TimeQuest Timing Analyzer report for Arquitectura_v1
Mon Nov 26 16:10:22 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 12. Slow Model Setup: 'CLOCK'
 13. Slow Model Hold: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 14. Slow Model Hold: 'CLOCK'
 15. Slow Model Minimum Pulse Width: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 16. Slow Model Minimum Pulse Width: 'CLOCK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 27. Fast Model Setup: 'CLOCK'
 28. Fast Model Hold: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 29. Fast Model Hold: 'CLOCK'
 30. Fast Model Minimum Pulse Width: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'
 31. Fast Model Minimum Pulse Width: 'CLOCK'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Arquitectura_v1                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK                                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK }                                                                                                                           ;
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                      ; Note                                                  ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 15.57 MHz  ; 13.83 MHz       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; limit due to hold check                               ;
; 324.89 MHz ; 195.01 MHz      ; CLOCK                                                                                                                           ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -31.603 ; -179.623      ;
; CLOCK                                                                                                                           ; -2.078  ; -32.842       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -36.159 ; -328.279      ;
; CLOCK                                                                                                                           ; 0.628   ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -30.065 ; -81873.376    ;
; CLOCK                                                                                                                           ; -2.064  ; -236.435      ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                      ; Launch Clock                                                                                                                    ; Latch Clock                                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -31.603 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.479    ; 0.474      ;
; -31.598 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.474    ; 0.474      ;
; -31.497 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.341    ; 0.475      ;
; -31.492 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.336    ; 0.475      ;
; -31.467 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.306    ; 0.481      ;
; -31.462 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.301    ; 0.481      ;
; -31.438 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.330    ; 0.471      ;
; -31.433 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.325    ; 0.471      ;
; -31.429 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.322    ; 0.470      ;
; -31.424 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -30.317    ; 0.470      ;
; -31.192 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.568    ; 0.474      ;
; -31.086 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.430    ; 0.475      ;
; -31.056 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.395    ; 0.481      ;
; -31.027 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.419    ; 0.471      ;
; -31.018 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.411    ; 0.470      ;
; -31.009 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.385    ; 0.474      ;
; -30.903 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.247    ; 0.475      ;
; -30.873 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.212    ; 0.481      ;
; -30.844 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.236    ; 0.471      ;
; -30.835 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -30.228    ; 0.470      ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -8.568  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 8.134      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -7.974  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.228      ; 16.063     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.794  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.960      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -6.200  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.054      ; 14.249     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.580  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.953      ; 12.007     ;
; -4.315  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 12.153     ; 16.063     ;
; -4.221  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 12.247     ; 16.063     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.986  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.047      ; 12.007     ;
; -3.815  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 12.153     ; 16.063     ;
; -3.721  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 12.247     ; 16.063     ;
; -2.541  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 11.979     ; 14.249     ;
; -2.447  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 12.073     ; 14.249     ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.247  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.951      ; 9.667      ;
; -2.041  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 11.979     ; 14.249     ;
; -1.947  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 12.073     ; 14.249     ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -1.653  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.045      ; 9.667      ;
; -0.327  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 11.972     ; 12.007     ;
; -0.233  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 12.066     ; 12.007     ;
; 0.173   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 11.972     ; 12.007     ;
; 0.267   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 12.066     ; 12.007     ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 0.575   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 7.981      ; 6.874      ;
; 1.169   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.075      ; 6.874      ;
; 1.169   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.075      ; 6.874      ;
; 1.169   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.075      ; 6.874      ;
; 1.169   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.075      ; 6.874      ;
; 1.169   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 8.075      ; 6.874      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -2.078 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.037     ; 3.001      ;
; -1.222 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.260      ;
; -1.159 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.197      ;
; -1.111 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.149      ;
; -1.048 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.086      ;
; -1.000 ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.038      ;
; -0.985 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.023      ;
; -0.968 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 2.006      ;
; -0.951 ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.989      ;
; -0.937 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.975      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[0]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.928 ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 1.958      ;
; -0.923 ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.961      ;
; -0.917 ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.955      ;
; -0.916 ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.954      ;
; -0.913 ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.951      ;
; -0.905 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.943      ;
; -0.888 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.926      ;
; -0.878 ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.916      ;
; -0.872 ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.910      ;
; -0.871 ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.909      ;
; -0.870 ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.908      ;
; -0.860 ; PC_v1:PC1|temp[6]                                                                                                              ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.894      ;
; -0.857 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.895      ;
; -0.826 ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.864      ;
; -0.825 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.863      ;
; -0.808 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.846      ;
; -0.808 ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.846      ;
; -0.777 ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.815      ;
; -0.777 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.815      ;
; -0.758 ; PC_v1:PC1|temp[6]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.796      ;
; -0.746 ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.784      ;
; -0.745 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.783      ;
; -0.728 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.766      ;
; -0.697 ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.735      ;
; -0.697 ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.735      ;
; -0.697 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.735      ;
; -0.675 ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.713      ;
; -0.669 ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.707      ;
; -0.668 ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.706      ;
; -0.667 ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.705      ;
; -0.666 ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.704      ;
; -0.665 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.703      ;
; -0.663 ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.701      ;
; -0.648 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.686      ;
; -0.644 ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.682      ;
; -0.643 ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.681      ;
; -0.642 ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.680      ;
; -0.641 ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.679      ;
; -0.638 ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.676      ;
; -0.638 ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.676      ;
; -0.637 ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.675      ;
; -0.529 ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.567      ;
; -0.526 ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.564      ;
; -0.525 ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.563      ;
; -0.518 ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.556      ;
; -0.454 ; PC_v1:PC1|temp[5]                                                                                                              ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.488      ;
; -0.450 ; PC_v1:PC1|temp[1]                                                                                                              ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.484      ;
; -0.448 ; PC_v1:PC1|temp[7]                                                                                                              ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.482      ;
; -0.444 ; PC_v1:PC1|temp[2]                                                                                                              ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.478      ;
; -0.440 ; PC_v1:PC1|temp[4]                                                                                                              ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.474      ;
; -0.439 ; PC_v1:PC1|temp[0]                                                                                                              ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.473      ;
; -0.398 ; PC_v1:PC1|temp[3]                                                                                                              ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 1.432      ;
; -0.352 ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.390      ;
; -0.351 ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.389      ;
; -0.350 ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.388      ;
; -0.346 ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.384      ;
; -0.264 ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.302      ;
; -0.264 ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.302      ;
; -0.264 ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.302      ;
; -0.234 ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.272      ;
; -0.233 ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.271      ;
; -0.231 ; UControl_v1:UControlC1|state.decode                                                                                            ; UControl_v1:UControlC1|nuevoEstado[2]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.269      ;
; -0.229 ; UControl_v1:UControlC1|state.fetch3                                                                                            ; UControl_v1:UControlC1|nuevoEstado[0]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.267      ;
; -0.229 ; UControl_v1:UControlC1|state.fetch3                                                                                            ; UControl_v1:UControlC1|nuevoEstado[1]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.267      ;
; -0.225 ; PC_v1:PC1|temp[6]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.263      ;
; -0.216 ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[0]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.254      ;
; -0.184 ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.222      ;
; -0.183 ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.221      ;
; -0.182 ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.220      ;
; -0.178 ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.216      ;
; -0.104 ; PC_v1:PC1|temp[7]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.142      ;
; -0.046 ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|state.fetch                                                                                             ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.084      ;
; -0.004 ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[2]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.042      ;
; -0.003 ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[4]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.041      ;
; 0.001  ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[0]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.037      ;
; 0.112  ; UControl_v1:UControlC1|state.add                                                                                               ; UControl_v1:UControlC1|nuevoEstado[2]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.926      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                      ; Launch Clock                                                                                                                    ; Latch Clock                                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -36.159 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.565     ; 6.640      ;
; -36.070 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.476     ; 6.640      ;
; -35.822 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.718     ; 7.130      ;
; -35.733 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.629     ; 7.130      ;
; -35.659 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.565     ; 6.640      ;
; -35.570 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.476     ; 6.640      ;
; -35.322 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.718     ; 7.130      ;
; -35.233 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.629     ; 7.130      ;
; -35.187 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.535     ; 7.582      ;
; -35.098 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.446     ; 7.582      ;
; -35.094 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.537     ; 7.677      ;
; -35.005 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.448     ; 7.677      ;
; -34.961 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.544     ; 7.817      ;
; -34.872 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 42.455     ; 7.817      ;
; -34.687 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.535     ; 7.582      ;
; -34.598 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.446     ; 7.582      ;
; -34.594 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.537     ; 7.677      ;
; -34.505 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.448     ; 7.677      ;
; -34.461 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.544     ; 7.817      ;
; -34.372 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 42.455     ; 7.817      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.817 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.457     ; 6.640      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.480 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.610     ; 7.130      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.406 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.546     ; 6.640      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -31.069 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.699     ; 7.130      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.845 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.427     ; 7.582      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.752 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.429     ; 7.677      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.619 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 38.436     ; 7.817      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.434 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.516     ; 7.582      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.341 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.518     ; 7.677      ;
; -30.254 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.735     ; 0.481      ;
; -30.249 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.719     ; 0.470      ;
; -30.240 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.711     ; 0.471      ;
; -30.225 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.700     ; 0.475      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.208 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 38.525     ; 7.817      ;
; -30.088 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.562     ; 0.474      ;
; -30.071 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.552     ; 0.481      ;
; -30.066 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.536     ; 0.470      ;
; -30.057 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.528     ; 0.471      ;
; -30.042 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.517     ; 0.475      ;
; -29.905 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 30.379     ; 0.474      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                          ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.628 ; UControl_v1:UControlC1|state.fetch       ; UControl_v1:UControlC1|state.fetch2      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; UControl_v1:UControlC1|state.fetch2      ; UControl_v1:UControlC1|state.fetch3      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.914      ;
; 0.631 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|state.decode      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; UControl_v1:UControlC1|state.fetch       ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; UControl_v1:UControlC1|state.decode      ; UControl_v1:UControlC1|state.add         ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; UControl_v1:UControlC1|state.fetch2      ; UControl_v1:UControlC1|nuevoEstado[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.919      ;
; 0.636 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|state.completionr ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.922      ;
; 0.639 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|nuevoEstado[4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.926      ;
; 0.751 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.037      ;
; 0.755 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.041      ;
; 0.756 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.042      ;
; 0.798 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|state.fetch       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.084      ;
; 0.856 ; PC_v1:PC1|temp[7]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.142      ;
; 0.930 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.216      ;
; 0.934 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.220      ;
; 0.935 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.221      ;
; 0.936 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.222      ;
; 0.968 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[0]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.254      ;
; 0.977 ; PC_v1:PC1|temp[6]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.263      ;
; 0.981 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|nuevoEstado[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.267      ;
; 0.983 ; UControl_v1:UControlC1|state.decode      ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.272      ;
; 1.016 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.302      ;
; 1.098 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.384      ;
; 1.102 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.388      ;
; 1.103 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.389      ;
; 1.104 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.390      ;
; 1.150 ; PC_v1:PC1|temp[3]                        ; Rom_v1:ROMC1|reg_address[3]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.432      ;
; 1.191 ; PC_v1:PC1|temp[0]                        ; Rom_v1:ROMC1|reg_address[0]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.473      ;
; 1.192 ; PC_v1:PC1|temp[4]                        ; Rom_v1:ROMC1|reg_address[4]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.474      ;
; 1.196 ; PC_v1:PC1|temp[2]                        ; Rom_v1:ROMC1|reg_address[2]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.478      ;
; 1.200 ; PC_v1:PC1|temp[7]                        ; Rom_v1:ROMC1|reg_address[7]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.482      ;
; 1.202 ; PC_v1:PC1|temp[1]                        ; Rom_v1:ROMC1|reg_address[1]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.484      ;
; 1.206 ; PC_v1:PC1|temp[5]                        ; Rom_v1:ROMC1|reg_address[5]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.488      ;
; 1.270 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.556      ;
; 1.277 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.563      ;
; 1.278 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.564      ;
; 1.281 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.567      ;
; 1.389 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.675      ;
; 1.390 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.676      ;
; 1.390 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.676      ;
; 1.393 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.679      ;
; 1.394 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.680      ;
; 1.395 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.681      ;
; 1.396 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.682      ;
; 1.400 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.686      ;
; 1.415 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.701      ;
; 1.417 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.703      ;
; 1.418 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.704      ;
; 1.419 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.705      ;
; 1.420 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.706      ;
; 1.421 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.707      ;
; 1.427 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.713      ;
; 1.449 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.735      ;
; 1.480 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.766      ;
; 1.497 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.783      ;
; 1.498 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.784      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[0]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.502 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.008     ; 1.780      ;
; 1.510 ; PC_v1:PC1|temp[6]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.796      ;
; 1.529 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.815      ;
; 1.560 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.846      ;
; 1.560 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.846      ;
; 1.577 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.863      ;
; 1.578 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.864      ;
; 1.609 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.895      ;
; 1.612 ; PC_v1:PC1|temp[6]                        ; Rom_v1:ROMC1|reg_address[6]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 1.894      ;
; 1.622 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.908      ;
; 1.623 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.909      ;
; 1.624 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.910      ;
; 1.630 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.916      ;
; 1.640 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.926      ;
; 1.657 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.943      ;
; 1.665 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.951      ;
; 1.668 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.954      ;
; 1.669 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.955      ;
; 1.675 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.961      ;
; 1.689 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.975      ;
; 1.703 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.989      ;
; 1.720 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.006      ;
; 1.737 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.023      ;
; 1.752 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.038      ;
; 1.800 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.086      ;
; 1.863 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.149      ;
; 1.911 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.197      ;
; 1.974 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.260      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                           ; Clock Edge ; Target                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|combout         ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|combout         ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[0]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[0]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[1]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[1]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[2]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[2]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[3]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[3]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[4]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[4]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[0]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[0]|datac               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[1]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[1]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[2]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[2]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[3]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[3]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[4]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[4]|datad               ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[0]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[0]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[1]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[1]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[2]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[2]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[3]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[3]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[4]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[4]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -30.065 ; -30.065      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -30.065 ; -30.065      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|combout         ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|combout         ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[0]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[0]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[1]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[1]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[2]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[2]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[3]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[3]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[4]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[4]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[0]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[0]|datac               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[1]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[1]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[2]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[2]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[3]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[3]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[4]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[4]|datad               ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[0]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[0]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[1]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[1]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[2]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[2]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[3]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[3]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[4]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[4]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -29.882 ; -29.882      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -29.882 ; -29.882      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -29.861 ; -29.861      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~7|combout         ;
; -29.861 ; -29.861      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~7|combout         ;
; -29.861 ; -29.861      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|combout         ;
; -29.861 ; -29.861      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|combout         ;
; -29.861 ; -29.861      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|datab           ;
; -29.861 ; -29.861      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|datab           ;
; -29.861 ; -29.861      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datac           ;
; -29.861 ; -29.861      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datac           ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[0]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[0]                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[1]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reseteo   ; CLOCK      ; 3.902 ; 3.902 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reseteo   ; CLOCK      ; -3.654 ; -3.654 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 6.905  ; 6.905  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 6.540  ; 6.540  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 6.905  ; 6.905  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 6.539  ; 6.539  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 6.887  ; 6.887  ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 7.150  ; 7.150  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 6.912  ; 6.912  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 6.881  ; 6.881  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 6.524  ; 6.524  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 6.911  ; 6.911  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 6.558  ; 6.558  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 7.150  ; 7.150  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 6.890  ; 6.890  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 6.550  ; 6.550  ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 7.128  ; 7.128  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 6.754  ; 6.754  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 7.115  ; 7.115  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 7.128  ; 7.128  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 6.896  ; 6.896  ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 8.656  ; 8.656  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 8.020  ; 8.020  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 8.035  ; 8.035  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 8.382  ; 8.382  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 8.656  ; 8.656  ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 10.617 ; 10.617 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 43.540 ; 43.540 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 43.588 ; 43.588 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 42.761 ; 42.761 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 43.459 ; 43.459 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.860 ; 48.860 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.840 ; 48.840 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.860 ; 48.860 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 47.300 ; 47.300 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.207 ; 48.207 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.264 ; 48.264 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.287 ; 39.287 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.335 ; 39.335 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 38.508 ; 38.508 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.206 ; 39.206 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.949 ; 48.949 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.929 ; 48.929 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.949 ; 48.949 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 47.389 ; 47.389 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.296 ; 48.296 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.353 ; 48.353 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.287 ; 39.287 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.335 ; 39.335 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 38.508 ; 38.508 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.206 ; 39.206 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                  ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 6.539  ; 6.539  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 6.540  ; 6.540  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 6.905  ; 6.905  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 6.539  ; 6.539  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 6.887  ; 6.887  ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 6.524  ; 6.524  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 6.912  ; 6.912  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 6.881  ; 6.881  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 6.524  ; 6.524  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 6.911  ; 6.911  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 6.558  ; 6.558  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 7.150  ; 7.150  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 6.890  ; 6.890  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 6.550  ; 6.550  ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 6.754  ; 6.754  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 6.754  ; 6.754  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 7.115  ; 7.115  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 7.128  ; 7.128  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 6.896  ; 6.896  ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 7.285  ; 7.285  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 7.285  ; 7.285  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 7.300  ; 7.300  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 7.643  ; 7.643  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 7.923  ; 7.923  ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 10.617 ; 10.617 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 10.617 ; 10.617 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 19.876 ; 19.876 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 16.573 ; 16.573 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 16.424 ; 16.424 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 17.304 ; 17.304 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 18.190 ; 18.190 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 20.191 ; 20.191 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.918 ; 16.918 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 18.458 ; 18.458 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 18.478 ; 18.478 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.918 ; 16.918 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 17.825 ; 17.825 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 17.882 ; 17.882 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.171 ; 12.171 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 15.623 ; 15.623 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.320 ; 12.320 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.171 ; 12.171 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 13.051 ; 13.051 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 13.937 ; 13.937 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 15.938 ; 15.938 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.824 ; 16.824 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 18.364 ; 18.364 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 18.384 ; 18.384 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.824 ; 16.824 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 17.731 ; 17.731 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 17.788 ; 17.788 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.171 ; 12.171 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 15.623 ; 15.623 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.320 ; 12.320 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 12.171 ; 12.171 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 13.051 ; 13.051 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 13.937 ; 13.937 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 15.938 ; 15.938 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -12.325 ; -67.769       ;
; CLOCK                                                                                                                           ; -1.457  ; -11.656       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -14.948 ; -134.136      ;
; CLOCK                                                                                                                           ; 0.244   ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -11.775 ; -31391.914    ;
; CLOCK                                                                                                                           ; -1.880  ; -202.752      ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                      ; Launch Clock                                                                                                                    ; Latch Clock                                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -12.325 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.264    ; 0.167      ;
; -12.286 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.221    ; 0.165      ;
; -12.270 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.199    ; 0.171      ;
; -12.265 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.214    ; 0.163      ;
; -12.262 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.211    ; 0.163      ;
; -12.249 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.188    ; 0.167      ;
; -12.210 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.145    ; 0.165      ;
; -12.194 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.123    ; 0.171      ;
; -12.189 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.138    ; 0.163      ;
; -12.186 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; -12.135    ; 0.163      ;
; -11.836 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.275    ; 0.167      ;
; -11.797 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.232    ; 0.165      ;
; -11.781 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.210    ; 0.171      ;
; -11.776 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.225    ; 0.163      ;
; -11.773 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.222    ; 0.163      ;
; -11.738 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.177    ; 0.167      ;
; -11.699 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.134    ; 0.165      ;
; -11.683 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.112    ; 0.171      ;
; -11.678 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.127    ; 0.163      ;
; -11.675 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; -12.124    ; 0.163      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.701  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.823      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.114  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.910      ; 6.631      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -2.037  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.757      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.450  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.844      ; 5.948      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -1.231  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 5.126      ;
; -0.658  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.744      ; 6.631      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.644  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 5.126      ;
; -0.571  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.831      ; 6.631      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.392  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.748      ; 4.284      ;
; -0.158  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 5.744      ; 6.631      ;
; -0.071  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 5.831      ; 6.631      ;
; 0.006   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.678      ; 5.948      ;
; 0.093   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.765      ; 5.948      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.195   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.835      ; 4.284      ;
; 0.506   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 5.678      ; 5.948      ;
; 0.593   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 5.765      ; 5.948      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.676   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 3.769      ; 3.239      ;
; 0.812   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.669      ; 5.126      ;
; 0.899   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.500        ; 5.756      ; 5.126      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
; 1.263   ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1.000        ; 3.856      ; 3.239      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 2.438      ;
; 0.118  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.914      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[0]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.133  ; UControl_v1:UControlC1|state.completionr                                                                                       ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 0.893      ;
; 0.145  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.887      ;
; 0.170  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.862      ;
; 0.212  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.820      ;
; 0.214  ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.818      ;
; 0.238  ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.794      ;
; 0.239  ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.793      ;
; 0.243  ; PC_v1:PC1|temp[6]                                                                                                              ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.785      ;
; 0.247  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.785      ;
; 0.254  ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.778      ;
; 0.264  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.768      ;
; 0.268  ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.764      ;
; 0.274  ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.758      ;
; 0.276  ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.756      ;
; 0.282  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.750      ;
; 0.282  ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.750      ;
; 0.288  ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.744      ;
; 0.290  ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.742      ;
; 0.299  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.733      ;
; 0.308  ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.723      ;
; 0.317  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.715      ;
; 0.320  ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.712      ;
; 0.321  ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.711      ;
; 0.322  ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.710      ;
; 0.324  ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.708      ;
; 0.326  ; PC_v1:PC1|temp[6]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.706      ;
; 0.326  ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.706      ;
; 0.333  ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.699      ;
; 0.334  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.698      ;
; 0.335  ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.697      ;
; 0.336  ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.696      ;
; 0.337  ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.695      ;
; 0.341  ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.691      ;
; 0.343  ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.689      ;
; 0.344  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.688      ;
; 0.346  ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.686      ;
; 0.349  ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.683      ;
; 0.350  ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.682      ;
; 0.352  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.680      ;
; 0.368  ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.663      ;
; 0.378  ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.654      ;
; 0.379  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.653      ;
; 0.381  ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.651      ;
; 0.387  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.645      ;
; 0.401  ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.631      ;
; 0.403  ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.629      ;
; 0.404  ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.628      ;
; 0.423  ; PC_v1:PC1|temp[5]                                                                                                              ; Rom_v1:ROMC1|reg_address[5]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.605      ;
; 0.425  ; PC_v1:PC1|temp[7]                                                                                                              ; Rom_v1:ROMC1|reg_address[7]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.603      ;
; 0.425  ; PC_v1:PC1|temp[1]                                                                                                              ; Rom_v1:ROMC1|reg_address[1]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.603      ;
; 0.427  ; PC_v1:PC1|temp[2]                                                                                                              ; Rom_v1:ROMC1|reg_address[2]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.601      ;
; 0.428  ; PC_v1:PC1|temp[4]                                                                                                              ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.600      ;
; 0.429  ; PC_v1:PC1|temp[0]                                                                                                              ; Rom_v1:ROMC1|reg_address[0]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.599      ;
; 0.435  ; PC_v1:PC1|temp[3]                                                                                                              ; Rom_v1:ROMC1|reg_address[3]                                                                                                    ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 0.593      ;
; 0.464  ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.568      ;
; 0.465  ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.567      ;
; 0.466  ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.566      ;
; 0.470  ; Rom_v1:ROMC1|reg_address[4]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.562      ;
; 0.487  ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[2]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.545      ;
; 0.488  ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[3]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.544      ;
; 0.489  ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[0]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.543      ;
; 0.493  ; Rom_v1:ROMC1|reg_address[6]                                                                                                    ; IR_v1:IRC1|outrd1[1]                                                                                                           ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.539      ;
; 0.508  ; PC_v1:PC1|temp[5]                                                                                                              ; PC_v1:PC1|temp[5]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; PC_v1:PC1|temp[4]                                                                                                              ; PC_v1:PC1|temp[4]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; PC_v1:PC1|temp[2]                                                                                                              ; PC_v1:PC1|temp[2]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.523      ;
; 0.513  ; UControl_v1:UControlC1|state.fetch3                                                                                            ; UControl_v1:UControlC1|nuevoEstado[0]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.519      ;
; 0.513  ; UControl_v1:UControlC1|state.fetch3                                                                                            ; UControl_v1:UControlC1|nuevoEstado[1]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.519      ;
; 0.513  ; UControl_v1:UControlC1|state.decode                                                                                            ; UControl_v1:UControlC1|nuevoEstado[2]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.519      ;
; 0.516  ; PC_v1:PC1|temp[3]                                                                                                              ; PC_v1:PC1|temp[3]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.516      ;
; 0.517  ; PC_v1:PC1|temp[1]                                                                                                              ; PC_v1:PC1|temp[1]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.515      ;
; 0.519  ; PC_v1:PC1|temp[6]                                                                                                              ; PC_v1:PC1|temp[6]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.513      ;
; 0.525  ; PC_v1:PC1|temp[0]                                                                                                              ; PC_v1:PC1|temp[0]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.507      ;
; 0.558  ; PC_v1:PC1|temp[7]                                                                                                              ; PC_v1:PC1|temp[7]                                                                                                              ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.474      ;
; 0.573  ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[4]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.459      ;
; 0.573  ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[2]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.459      ;
; 0.575  ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|state.fetch                                                                                             ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.457      ;
; 0.578  ; UControl_v1:UControlC1|state.completionr                                                                                       ; UControl_v1:UControlC1|nuevoEstado[0]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.454      ;
; 0.612  ; UControl_v1:UControlC1|state.fetch                                                                                             ; UControl_v1:UControlC1|nuevoEstado[0]                                                                                          ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.420      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                       ; To Node                      ; Launch Clock                                                                                                                    ; Latch Clock                                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -14.948 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.965     ; 3.139      ;
; -14.937 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.954     ; 3.139      ;
; -14.789 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 18.019     ; 3.352      ;
; -14.778 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 18.008     ; 3.352      ;
; -14.594 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.944     ; 3.472      ;
; -14.583 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.933     ; 3.472      ;
; -14.525 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.944     ; 3.541      ;
; -14.523 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.953     ; 3.552      ;
; -14.514 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.933     ; 3.541      ;
; -14.512 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 17.942     ; 3.552      ;
; -14.448 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.965     ; 3.139      ;
; -14.437 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.954     ; 3.139      ;
; -14.289 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 18.019     ; 3.352      ;
; -14.278 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 18.008     ; 3.352      ;
; -14.094 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.944     ; 3.472      ;
; -14.083 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.933     ; 3.472      ;
; -14.025 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.944     ; 3.541      ;
; -14.023 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.953     ; 3.552      ;
; -14.014 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.933     ; 3.541      ;
; -14.012 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; DataOut_v1:DataOutC1|tmp4[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 17.942     ; 3.552      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.894 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.033     ; 3.139      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.735 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.087     ; 3.352      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.540 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.472      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.471 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.012     ; 3.541      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.469 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 16.021     ; 3.552      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.405 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[4] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.044     ; 3.139      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.246 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[0] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.098     ; 3.352      ;
; -12.169 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.340     ; 0.171      ;
; -12.165 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.328     ; 0.163      ;
; -12.162 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.325     ; 0.163      ;
; -12.153 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.318     ; 0.165      ;
; -12.108 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.275     ; 0.167      ;
; -12.071 ; DataOut_v1:DataOutC1|tmp4[1]                                                                                                    ; DataOut_v1:DataOutC1|out1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.242     ; 0.171      ;
; -12.067 ; DataOut_v1:DataOutC1|tmp4[3]                                                                                                    ; DataOut_v1:DataOutC1|out1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.230     ; 0.163      ;
; -12.064 ; DataOut_v1:DataOutC1|tmp4[2]                                                                                                    ; DataOut_v1:DataOutC1|out1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.227     ; 0.163      ;
; -12.055 ; DataOut_v1:DataOutC1|tmp4[4]                                                                                                    ; DataOut_v1:DataOutC1|out1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.220     ; 0.165      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.051 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[3] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.472      ;
; -12.010 ; DataOut_v1:DataOutC1|tmp4[0]                                                                                                    ; DataOut_v1:DataOutC1|out1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 0.000        ; 12.177     ; 0.167      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.982 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[2] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.023     ; 3.541      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
; -11.980 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ; DataOut_v1:DataOutC1|tmp4[1] ; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -0.500       ; 16.032     ; 3.552      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                          ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.244 ; UControl_v1:UControlC1|state.fetch2      ; UControl_v1:UControlC1|state.fetch3      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|state.decode      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; UControl_v1:UControlC1|state.decode      ; UControl_v1:UControlC1|state.add         ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|state.completionr ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; UControl_v1:UControlC1|state.fetch2      ; UControl_v1:UControlC1|nuevoEstado[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|nuevoEstado[4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; UControl_v1:UControlC1|state.add         ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.405      ;
; 0.265 ; UControl_v1:UControlC1|state.fetch       ; UControl_v1:UControlC1|state.fetch2      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.417      ;
; 0.268 ; UControl_v1:UControlC1|state.fetch       ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.420      ;
; 0.302 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.454      ;
; 0.305 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|state.fetch       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.457      ;
; 0.307 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[4]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.459      ;
; 0.307 ; UControl_v1:UControlC1|state.completionr ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.459      ;
; 0.322 ; PC_v1:PC1|temp[7]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.474      ;
; 0.355 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[0]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; PC_v1:PC1|temp[6]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|nuevoEstado[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; UControl_v1:UControlC1|state.decode      ; UControl_v1:UControlC1|nuevoEstado[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; UControl_v1:UControlC1|state.fetch3      ; UControl_v1:UControlC1|nuevoEstado[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.524      ;
; 0.387 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.539      ;
; 0.391 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; Rom_v1:ROMC1|reg_address[6]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.545      ;
; 0.410 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.562      ;
; 0.414 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; Rom_v1:ROMC1|reg_address[4]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.568      ;
; 0.445 ; PC_v1:PC1|temp[3]                        ; Rom_v1:ROMC1|reg_address[3]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.593      ;
; 0.451 ; PC_v1:PC1|temp[0]                        ; Rom_v1:ROMC1|reg_address[0]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.599      ;
; 0.452 ; PC_v1:PC1|temp[4]                        ; Rom_v1:ROMC1|reg_address[4]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.600      ;
; 0.453 ; PC_v1:PC1|temp[2]                        ; Rom_v1:ROMC1|reg_address[2]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.601      ;
; 0.455 ; PC_v1:PC1|temp[7]                        ; Rom_v1:ROMC1|reg_address[7]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.603      ;
; 0.455 ; PC_v1:PC1|temp[1]                        ; Rom_v1:ROMC1|reg_address[1]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.603      ;
; 0.457 ; PC_v1:PC1|temp[5]                        ; Rom_v1:ROMC1|reg_address[5]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.605      ;
; 0.476 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.628      ;
; 0.477 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.631      ;
; 0.493 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.645      ;
; 0.499 ; Rom_v1:ROMC1|reg_address[0]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.654      ;
; 0.511 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.691      ;
; 0.543 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; Rom_v1:ROMC1|reg_address[5]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; PC_v1:PC1|temp[6]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; Rom_v1:ROMC1|reg_address[3]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.711      ;
; 0.560 ; Rom_v1:ROMC1|reg_address[7]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.712      ;
; 0.563 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.715      ;
; 0.571 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.724      ;
; 0.581 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.733      ;
; 0.590 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.742      ;
; 0.592 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.744      ;
; 0.598 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.750      ;
; 0.604 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[3]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; PC_v1:PC1|temp[5]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.758      ;
; 0.612 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[2]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.764      ;
; 0.616 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.768      ;
; 0.626 ; Rom_v1:ROMC1|reg_address[1]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.778      ;
; 0.633 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.785      ;
; 0.637 ; PC_v1:PC1|temp[6]                        ; Rom_v1:ROMC1|reg_address[6]              ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 0.785      ;
; 0.641 ; PC_v1:PC1|temp[4]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.793      ;
; 0.641 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; Rom_v1:ROMC1|reg_address[2]              ; IR_v1:IRC1|outrd1[1]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.794      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[0]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[1]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[2]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[3]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[4]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[5]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.661 ; UControl_v1:UControlC1|state.completionr ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 0.807      ;
; 0.666 ; PC_v1:PC1|temp[3]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.818      ;
; 0.668 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.820      ;
; 0.710 ; PC_v1:PC1|temp[2]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.862      ;
; 0.735 ; PC_v1:PC1|temp[1]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.887      ;
; 0.762 ; PC_v1:PC1|temp[0]                        ; PC_v1:PC1|temp[7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.914      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0'                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                           ; Clock Edge ; Target                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|combout         ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|combout         ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[0]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[0]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[1]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[1]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[2]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[2]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[3]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[3]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[4]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|out1[4]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[0]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[0]|datac               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[1]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[1]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[2]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[2]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[3]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[3]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[4]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|tmp4[4]|datad               ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[0]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[0]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[1]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[1]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[2]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[2]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[3]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[3]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[4]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|out1[4]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[1]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[2]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[3]          ;
; -11.775 ; -11.775      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -11.775 ; -11.775      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOut_v1:DataOutC1|tmp4[4]          ;
; -11.774 ; -11.774      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~7|combout         ;
; -11.774 ; -11.774      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~7|combout         ;
; -11.774 ; -11.774      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|combout         ;
; -11.774 ; -11.774      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|combout         ;
; -11.774 ; -11.774      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|datab           ;
; -11.774 ; -11.774      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~8|datab           ;
; -11.774 ; -11.774      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datac           ;
; -11.774 ; -11.774      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datac           ;
; -11.716 ; -11.716      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~3|combout         ;
; -11.716 ; -11.716      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~3|combout         ;
; -11.716 ; -11.716      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datad           ;
; -11.716 ; -11.716      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOutC1|LessThan0~9|datad           ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~3|combout         ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~3|combout         ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|inclk[0] ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9clkctrl|outclk   ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|combout         ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|combout         ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|datad           ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|LessThan0~9|datad           ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[0]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[0]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[1]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[1]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[2]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[2]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[3]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[3]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[4]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|out1[4]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[0]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[0]|datac               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[1]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[1]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[2]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[2]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[3]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[3]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[4]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Fall       ; DataOutC1|tmp4[4]|datad               ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[0]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[0]          ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[1]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[1]          ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[2]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[2]          ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[3]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[3]          ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[4]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|out1[4]          ;
; -11.677 ; -11.677      ; 0.000          ; High Pulse Width ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[0]          ;
; -11.677 ; -11.677      ; 0.000          ; Low Pulse Width  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Rise       ; DataOut_v1:DataOutC1|tmp4[0]          ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; IR_v1:IRC1|outrd1[1]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reseteo   ; CLOCK      ; 1.861 ; 1.861 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reseteo   ; CLOCK      ; -1.741 ; -1.741 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 3.737  ; 3.737  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 3.582  ; 3.582  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 3.737  ; 3.737  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 3.582  ; 3.582  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 3.733  ; 3.733  ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 3.831  ; 3.831  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 3.737  ; 3.737  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 3.715  ; 3.715  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 3.570  ; 3.570  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 3.729  ; 3.729  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 3.593  ; 3.593  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 3.831  ; 3.831  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 3.722  ; 3.722  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 3.588  ; 3.588  ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 3.816  ; 3.816  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 3.649  ; 3.649  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 3.806  ; 3.806  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 3.816  ; 3.816  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 3.728  ; 3.728  ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 4.343  ; 4.343  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 4.089  ; 4.089  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 4.144  ; 4.144  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 4.240  ; 4.240  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 4.343  ; 4.343  ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 18.758 ; 18.758 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 5.819  ; 5.819  ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 18.540 ; 18.540 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 18.758 ; 18.758 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 18.617 ; 18.617 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 18.674 ; 18.674 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 18.346 ; 18.346 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 18.751 ; 18.751 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.894 ; 20.894 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.894 ; 20.894 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.770 ; 20.770 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.202 ; 20.202 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.505 ; 20.505 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.592 ; 20.592 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.715 ; 16.715 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.497 ; 16.497 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.715 ; 16.715 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.574 ; 16.574 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.631 ; 16.631 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.303 ; 16.303 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.708 ; 16.708 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.905 ; 20.905 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.905 ; 20.905 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.781 ; 20.781 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.213 ; 20.213 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.516 ; 20.516 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 20.603 ; 20.603 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.715 ; 16.715 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.497 ; 16.497 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.715 ; 16.715 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.574 ; 16.574 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.631 ; 16.631 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.303 ; 16.303 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 16.708 ; 16.708 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 3.737 ; 3.737 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 3.733 ; 3.733 ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 3.570 ; 3.570 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 3.737 ; 3.737 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 3.715 ; 3.715 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 3.570 ; 3.570 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 3.729 ; 3.729 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 3.593 ; 3.593 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 3.831 ; 3.831 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 3.722 ; 3.722 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 3.588 ; 3.588 ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 3.649 ; 3.649 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 3.649 ; 3.649 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 3.806 ; 3.806 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 3.816 ; 3.816 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 3.728 ; 3.728 ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 3.874 ; 3.874 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 3.874 ; 3.874 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 3.889 ; 3.889 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 4.021 ; 4.021 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 4.131 ; 4.131 ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 5.819 ; 5.819 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 5.819 ; 5.819 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 8.881 ; 8.881 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 7.881 ; 7.881 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 7.581 ; 7.581 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 7.958 ; 7.958 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 8.324 ; 8.324 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 9.244 ; 9.244 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.025 ; 8.025 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.717 ; 8.717 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.593 ; 8.593 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.025 ; 8.025 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.328 ; 8.328 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.415 ; 8.415 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.838 ; 6.838 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.838 ; 5.838 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.915 ; 5.915 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.281 ; 6.281 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.201 ; 7.201 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.938 ; 7.938 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.630 ; 8.630 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.506 ; 8.506 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.938 ; 7.938 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.241 ; 8.241 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.328 ; 8.328 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.838 ; 6.838 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.838 ; 5.838 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.915 ; 5.915 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.281 ; 6.281 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.201 ; 7.201 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                                                                                            ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                 ; -31.603  ; -36.159  ; N/A      ; N/A     ; -30.065             ;
;  CLOCK                                                                                                                           ; -2.078   ; 0.244    ; N/A      ; N/A     ; -2.064              ;
;  Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -31.603  ; -36.159  ; N/A      ; N/A     ; -30.065             ;
; Design-wide TNS                                                                                                                  ; -212.465 ; -328.279 ; 0.0      ; 0.0     ; -82109.811          ;
;  CLOCK                                                                                                                           ; -32.842  ; 0.000    ; N/A      ; N/A     ; -236.435            ;
;  Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; -179.623 ; -328.279 ; N/A      ; N/A     ; -81873.376          ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reseteo   ; CLOCK      ; 3.902 ; 3.902 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reseteo   ; CLOCK      ; -1.741 ; -1.741 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 6.905  ; 6.905  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 6.540  ; 6.540  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 6.905  ; 6.905  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 6.539  ; 6.539  ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 6.887  ; 6.887  ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 7.150  ; 7.150  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 6.912  ; 6.912  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 6.881  ; 6.881  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 6.524  ; 6.524  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 6.911  ; 6.911  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 6.558  ; 6.558  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 7.150  ; 7.150  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 6.890  ; 6.890  ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 6.550  ; 6.550  ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 7.128  ; 7.128  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 6.754  ; 6.754  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 7.115  ; 7.115  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 7.128  ; 7.128  ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 6.896  ; 6.896  ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 8.656  ; 8.656  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 8.020  ; 8.020  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 8.035  ; 8.035  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 8.382  ; 8.382  ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 8.656  ; 8.656  ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 10.617 ; 10.617 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 43.540 ; 43.540 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 43.588 ; 43.588 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 43.695 ; 43.695 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 42.761 ; 42.761 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 43.459 ; 43.459 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.860 ; 48.860 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.840 ; 48.840 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.860 ; 48.860 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 47.300 ; 47.300 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.207 ; 48.207 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.264 ; 48.264 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.287 ; 39.287 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.335 ; 39.335 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 38.508 ; 38.508 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.206 ; 39.206 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.949 ; 48.949 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.929 ; 48.929 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.949 ; 48.949 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 47.389 ; 47.389 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.296 ; 48.296 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 48.353 ; 48.353 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.287 ; 39.287 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.335 ; 39.335 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.442 ; 39.442 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 38.508 ; 38.508 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 39.206 ; 39.206 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; ESTA[*]     ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[0]    ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[1]    ; CLOCK                                                                                                                           ; 3.737 ; 3.737 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[2]    ; CLOCK                                                                                                                           ; 3.582 ; 3.582 ; Rise       ; CLOCK                                                                                                                           ;
;  ESTA[4]    ; CLOCK                                                                                                                           ; 3.733 ; 3.733 ; Rise       ; CLOCK                                                                                                                           ;
; PCCONT[*]   ; CLOCK                                                                                                                           ; 3.570 ; 3.570 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[0]  ; CLOCK                                                                                                                           ; 3.737 ; 3.737 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[1]  ; CLOCK                                                                                                                           ; 3.715 ; 3.715 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[2]  ; CLOCK                                                                                                                           ; 3.570 ; 3.570 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[3]  ; CLOCK                                                                                                                           ; 3.729 ; 3.729 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[4]  ; CLOCK                                                                                                                           ; 3.593 ; 3.593 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[5]  ; CLOCK                                                                                                                           ; 3.831 ; 3.831 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[6]  ; CLOCK                                                                                                                           ; 3.722 ; 3.722 ; Rise       ; CLOCK                                                                                                                           ;
;  PCCONT[7]  ; CLOCK                                                                                                                           ; 3.588 ; 3.588 ; Rise       ; CLOCK                                                                                                                           ;
; RD[*]       ; CLOCK                                                                                                                           ; 3.649 ; 3.649 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[0]      ; CLOCK                                                                                                                           ; 3.649 ; 3.649 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[1]      ; CLOCK                                                                                                                           ; 3.806 ; 3.806 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[2]      ; CLOCK                                                                                                                           ; 3.816 ; 3.816 ; Rise       ; CLOCK                                                                                                                           ;
;  RD[3]      ; CLOCK                                                                                                                           ; 3.728 ; 3.728 ; Rise       ; CLOCK                                                                                                                           ;
; ROMI[*]     ; CLOCK                                                                                                                           ; 3.874 ; 3.874 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[0]    ; CLOCK                                                                                                                           ; 3.874 ; 3.874 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[1]    ; CLOCK                                                                                                                           ; 3.889 ; 3.889 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[2]    ; CLOCK                                                                                                                           ; 4.021 ; 4.021 ; Rise       ; CLOCK                                                                                                                           ;
;  ROMI[3]    ; CLOCK                                                                                                                           ; 4.131 ; 4.131 ; Rise       ; CLOCK                                                                                                                           ;
; salida2[*]  ; CLOCK                                                                                                                           ; 5.819 ; 5.819 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[0] ; CLOCK                                                                                                                           ; 5.819 ; 5.819 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[1] ; CLOCK                                                                                                                           ; 8.881 ; 8.881 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[2] ; CLOCK                                                                                                                           ; 7.881 ; 7.881 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[3] ; CLOCK                                                                                                                           ; 7.581 ; 7.581 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[4] ; CLOCK                                                                                                                           ; 7.958 ; 7.958 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[5] ; CLOCK                                                                                                                           ; 8.324 ; 8.324 ; Rise       ; CLOCK                                                                                                                           ;
;  salida2[6] ; CLOCK                                                                                                                           ; 9.244 ; 9.244 ; Rise       ; CLOCK                                                                                                                           ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.025 ; 8.025 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.717 ; 8.717 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.593 ; 8.593 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.025 ; 8.025 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.328 ; 8.328 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.415 ; 8.415 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.838 ; 6.838 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.838 ; 5.838 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.915 ; 5.915 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.281 ; 6.281 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.201 ; 7.201 ; Rise       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida1[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.938 ; 7.938 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[0] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.630 ; 8.630 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.506 ; 8.506 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.938 ; 7.938 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.241 ; 8.241 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida1[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 8.328 ; 8.328 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
; salida2[*]  ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[1] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.838 ; 6.838 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[2] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.838 ; 5.838 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[3] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.538 ; 5.538 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[4] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 5.915 ; 5.915 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[5] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 6.281 ; 6.281 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
;  salida2[6] ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 7.201 ; 7.201 ; Fall       ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ;
+-------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                      ; To Clock                                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                                                                           ; CLOCK                                                                                                                           ; 116      ; 0        ; 0        ; 0        ;
; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1360624  ; 0        ; 1360624  ; 0        ;
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 170088   ; 170088   ; 170088   ; 170088   ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                      ; To Clock                                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                                                                           ; CLOCK                                                                                                                           ; 116      ; 0        ; 0        ; 0        ;
; CLOCK                                                                                                                           ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 1360624  ; 0        ; 1360624  ; 0        ;
; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 ; 170088   ; 170088   ; 170088   ; 170088   ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 26 16:10:21 2018
Info: Command: quartus_sta Arquitectura_v1 -c Arquitectura_v1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Arquitectura_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
    Info (332105): create_clock -period 1.000 -name Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1000]~315  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1001]~314  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1002]~313  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1003]~312  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1004]~311  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1005]~310  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1006]~309  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1007]~308  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1008]~307  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1009]~306  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1010]~305  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1011]~304  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1012]~303  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1013]~302  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1014]~301  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1015]~300  from: datad  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1016]~299  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1017]~298  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1018]~297  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1019]~296  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1020]~295  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1021]~294  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1022]~293  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1023]~292  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[898]~378  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[899]~377  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[900]~376  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[930]~379  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[962]~380  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[993]~286  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[994]~287  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[995]~288  from: datad  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[996]~289  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[997]~290  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[998]~291  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[999]~316  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[31]~60  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[31]~60  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[9]~16  from: datab  to: combout
    Info (332098): From: Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0  to: RAMC1|my_ram_rtl_0|auto_generated|altsyncram1|ram_block2a1|portadataout[6]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -31.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -31.603      -179.623 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):    -2.078       -32.842 CLOCK 
Info (332146): Worst-case hold slack is -36.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -36.159      -328.279 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):     0.628         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -30.065
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -30.065    -81873.376 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):    -2.064      -236.435 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1000]~315  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1001]~314  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1002]~313  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1003]~312  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1004]~311  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1005]~310  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1006]~309  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1007]~308  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1008]~307  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1009]~306  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1010]~305  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1011]~304  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1012]~303  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1013]~302  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1014]~301  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1015]~300  from: datad  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1016]~299  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1017]~298  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1018]~297  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1019]~296  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1020]~295  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1021]~294  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1022]~293  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[1023]~292  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[898]~378  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[899]~377  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[900]~376  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[930]~379  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[962]~380  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[993]~286  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[994]~287  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[995]~288  from: datad  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[996]~289  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[997]~290  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[998]~291  from: datac  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|StageOut[999]~316  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14  from: datab  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[10]~18  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[10]~18  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[11]~20  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[11]~20  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[12]~22  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[12]~22  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[13]~24  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[13]~24  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[14]~26  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[14]~26  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[15]~28  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[15]~28  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[16]~30  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[16]~30  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[17]~32  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[17]~32  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[18]~34  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[18]~34  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[19]~36  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[19]~36  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[20]~38  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[20]~38  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[21]~40  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[21]~40  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[22]~42  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[22]~42  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[23]~44  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[23]~44  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[24]~46  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[24]~46  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[25]~48  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[25]~48  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[26]~50  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[26]~50  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[27]~52  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[27]~52  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[28]~54  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[28]~54  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[29]~56  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[29]~56  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[2]~2  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[30]~58  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[30]~58  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[31]~60  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[31]~60  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[3]~4  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[4]~6  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[5]~8  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[6]~10  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[7]~12  from: datab  to: combout
    Info (332098): Cell: DataOutC1|tmp3[8]~14  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[8]~14  from: dataa  to: combout
    Info (332098): Cell: DataOutC1|tmp3[9]~16  from: cin  to: combout
    Info (332098): Cell: DataOutC1|tmp3[9]~16  from: datab  to: combout
    Info (332098): From: Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0  to: RAMC1|my_ram_rtl_0|auto_generated|altsyncram1|ram_block2a1|portadataout[6]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.325       -67.769 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):    -1.457       -11.656 CLOCK 
Info (332146): Worst-case hold slack is -14.948
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.948      -134.136 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):     0.244         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -11.775
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.775    -31391.914 Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1~porta_address_reg0 
    Info (332119):    -1.880      -202.752 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4573 megabytes
    Info: Processing ended: Mon Nov 26 16:10:22 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


