# Tree input AND logic gate

.chipsets:
input in_1
input in_2
input in_3
output out
and gate_and_1
and gate_and_2

.links:
in_1:1 gate_and_1:1
in_2:1 gate_and_1:2
in_3:1 gate_and_2:1
gate_and_1:3 gate_and_2:2
gate_and_2:3 out:1

.circuit:
in_1    1
in_2    2
in_3    3
out     4