

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2'
================================================================
* Date:           Sun Jan 28 21:02:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.684 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      269|      269|  5.380 us|  5.380 us|  269|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2  |      267|      267|        13|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     176|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     492|     305|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     311|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     803|     681|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_5ns_5ns_8_1_1_U2          |mul_5ns_5ns_8_1_1          |        0|   0|    0|   17|    0|
    |sitofp_32ns_32_2_no_dsp_1_U1  |sitofp_32ns_32_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |urem_5ns_4ns_3_9_1_U5         |urem_5ns_4ns_3_9_1         |        0|   0|   99|   54|    0|
    |urem_5ns_5ns_4_9_1_U4         |urem_5ns_5ns_4_9_1         |        0|   0|   99|   54|    0|
    |urem_5ns_5ns_4_9_1_U6         |urem_5ns_5ns_4_9_1         |        0|   0|   99|   54|    0|
    |urem_8ns_4ns_3_12_1_U3        |urem_8ns_4ns_3_12_1        |        0|   0|  195|  126|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  492|  305|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_132_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln30_fu_106_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln31_fu_220_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln32_1_fu_182_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln32_fu_275_p2        |         +|   0|  0|  11|           3|           1|
    |empty_11_fu_196_p2        |         +|   0|  0|  13|           5|           5|
    |icmp_ln30_fu_100_p2       |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln31_fu_118_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln33_1_fu_255_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln33_2_fu_265_p2     |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln33_fu_245_p2       |      icmp|   0|  0|   9|           4|           1|
    |or_ln33_1_fu_294_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_290_p2         |        or|   0|  0|   2|           1|           1|
    |i_cast2_mid2_v_fu_138_p3  |    select|   0|  0|   5|           1|           5|
    |j_mid2_fu_124_p3          |    select|   0|  0|   5|           1|           1|
    |path_d0                   |    select|   0|  0|  32|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 176|          66|          77|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_58                               |   9|          2|    5|         10|
    |indvar_flatten_fu_62                  |   9|          2|    9|         18|
    |j_fu_54                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln32_1_reg_338                 |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_58                            |   5|   0|    5|          0|
    |icmp_ln33_1_reg_355                |   1|   0|    1|          0|
    |icmp_ln33_2_reg_360                |   1|   0|    1|          0|
    |icmp_ln33_reg_350                  |   1|   0|    1|          0|
    |indvar_flatten_fu_62               |   9|   0|    9|          0|
    |j_fu_54                            |   5|   0|    5|          0|
    |add_ln32_1_reg_338                 |  64|  32|    8|          0|
    |icmp_ln33_1_reg_355                |  64|  32|    1|          0|
    |icmp_ln33_2_reg_360                |  64|  32|    1|          0|
    |icmp_ln33_reg_350                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 311| 128|   66|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2|  return value|
|path_address0  |  out|    8|   ap_memory|                                         path|         array|
|path_ce0       |  out|    1|   ap_memory|                                         path|         array|
|path_we0       |  out|    1|   ap_memory|                                         path|         array|
|path_d0        |  out|   32|   ap_memory|                                         path|         array|
+---------------+-----+-----+------------+---------------------------------------------+--------------+

