{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 20:43:07 2018 " "Info: Processing started: Wed Jan 03 20:43:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xuanzeqi -c xuanzeqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xuanzeqi -c xuanzeqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[0\]\$latch " "Warning: Node \"ou\[0\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[1\]\$latch " "Warning: Node \"ou\[1\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[2\]\$latch " "Warning: Node \"ou\[2\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[3\]\$latch " "Warning: Node \"ou\[3\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[4\]\$latch " "Warning: Node \"ou\[4\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[5\]\$latch " "Warning: Node \"ou\[5\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[6\]\$latch " "Warning: Node \"ou\[6\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ou\[7\]\$latch " "Warning: Node \"ou\[7\]\$latch\" is a latch" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MADD\[1\] " "Info: Assuming node \"MADD\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MADD\[0\] " "Info: Assuming node \"MADD\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ou\[7\]~19 " "Info: Detected gated clock \"ou\[7\]~19\" as buffer" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ou\[7\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ou\[6\]\$latch MADD\[0\] MADD\[1\] 3.359 ns register " "Info: tsu for register \"ou\[6\]\$latch\" (data pin = \"MADD\[0\]\", clock pin = \"MADD\[1\]\") is 3.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns + Longest pin register " "Info: + Longest pin to register delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns MADD\[0\] 1 CLK PIN_Y15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.713 ns) + CELL(0.366 ns) 5.926 ns ou\[6\]~25 2 COMB LCCOMB_X25_Y6_N12 1 " "Info: 2: + IC(4.713 ns) + CELL(0.366 ns) = 5.926 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 1; COMB Node = 'ou\[6\]~25'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { MADD[0] ou[6]~25 } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.357 ns) 7.079 ns ou\[6\]\$latch 3 REG LCCOMB_X22_Y2_N16 1 " "Info: 3: + IC(0.796 ns) + CELL(0.357 ns) = 7.079 ns; Loc. = LCCOMB_X22_Y2_N16; Fanout = 1; REG Node = 'ou\[6\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { ou[6]~25 ou[6]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 22.18 % ) " "Info: Total cell delay = 1.570 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.509 ns ( 77.82 % ) " "Info: Total interconnect delay = 5.509 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MADD[0] ou[6]~25 ou[6]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MADD[0] {} MADD[0]~combout {} ou[6]~25 {} ou[6]$latch {} } { 0.000ns 0.000ns 4.713ns 0.796ns } { 0.000ns 0.847ns 0.366ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.501 ns + " "Info: + Micro setup delay of destination is 0.501 ns" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[1\] destination 4.221 ns - Shortest register " "Info: - Shortest clock path from clock \"MADD\[1\]\" to destination register is 4.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns MADD\[1\] 1 CLK PIN_R4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 9; CLK Node = 'MADD\[1\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.053 ns) 1.915 ns ou\[7\]~19 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.052 ns) + CELL(0.053 ns) = 1.915 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'ou\[7\]~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { MADD[1] ou[7]~19 } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.282 ns ou\[7\]~19clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.282 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'ou\[7\]~19clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ou[7]~19 ou[7]~19clkctrl } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 4.221 ns ou\[6\]\$latch 4 REG LCCOMB_X22_Y2_N16 1 " "Info: 4: + IC(0.886 ns) + CELL(0.053 ns) = 4.221 ns; Loc. = LCCOMB_X22_Y2_N16; Fanout = 1; REG Node = 'ou\[6\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { ou[7]~19clkctrl ou[6]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 21.70 % ) " "Info: Total cell delay = 0.916 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.305 ns ( 78.30 % ) " "Info: Total interconnect delay = 3.305 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { MADD[1] ou[7]~19 ou[7]~19clkctrl ou[6]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.221 ns" { MADD[1] {} MADD[1]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[6]$latch {} } { 0.000ns 0.000ns 1.052ns 1.367ns 0.886ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MADD[0] ou[6]~25 ou[6]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MADD[0] {} MADD[0]~combout {} ou[6]~25 {} ou[6]$latch {} } { 0.000ns 0.000ns 4.713ns 0.796ns } { 0.000ns 0.847ns 0.366ns 0.357ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { MADD[1] ou[7]~19 ou[7]~19clkctrl ou[6]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.221 ns" { MADD[1] {} MADD[1]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[6]$latch {} } { 0.000ns 0.000ns 1.052ns 1.367ns 0.886ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MADD\[0\] ou\[0\] ou\[0\]\$latch 9.390 ns register " "Info: tco from clock \"MADD\[0\]\" to destination pin \"ou\[0\]\" through register \"ou\[0\]\$latch\" is 9.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[0\] source 4.944 ns + Longest register " "Info: + Longest clock path from clock \"MADD\[0\]\" to source register is 4.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns MADD\[0\] 1 CLK PIN_Y15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.228 ns) 2.607 ns ou\[7\]~19 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.532 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'ou\[7\]~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { MADD[0] ou[7]~19 } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.974 ns ou\[7\]~19clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.974 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'ou\[7\]~19clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ou[7]~19 ou[7]~19clkctrl } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 4.944 ns ou\[0\]\$latch 4 REG LCCOMB_X25_Y6_N10 1 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 4.944 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 1; REG Node = 'ou\[0\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ou[7]~19clkctrl ou[0]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 22.82 % ) " "Info: Total cell delay = 1.128 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.816 ns ( 77.18 % ) " "Info: Total interconnect delay = 3.816 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { MADD[0] ou[7]~19 ou[7]~19clkctrl ou[0]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.944 ns" { MADD[0] {} MADD[0]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[0]$latch {} } { 0.000ns 0.000ns 1.532ns 1.367ns 0.917ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.446 ns + Longest register pin " "Info: + Longest register to pin delay is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ou\[0\]\$latch 1 REG LCCOMB_X25_Y6_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 1; REG Node = 'ou\[0\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ou[0]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(1.932 ns) 4.446 ns ou\[0\] 2 PIN PIN_H11 0 " "Info: 2: + IC(2.514 ns) + CELL(1.932 ns) = 4.446 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'ou\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { ou[0]$latch ou[0] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 43.45 % ) " "Info: Total cell delay = 1.932 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.514 ns ( 56.55 % ) " "Info: Total interconnect delay = 2.514 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { ou[0]$latch ou[0] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { ou[0]$latch {} ou[0] {} } { 0.000ns 2.514ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { MADD[0] ou[7]~19 ou[7]~19clkctrl ou[0]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.944 ns" { MADD[0] {} MADD[0]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[0]$latch {} } { 0.000ns 0.000ns 1.532ns 1.367ns 0.917ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { ou[0]$latch ou[0] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { ou[0]$latch {} ou[0] {} } { 0.000ns 2.514ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ou\[7\]\$latch MADD\[1\] MADD\[0\] -0.302 ns register " "Info: th for register \"ou\[7\]\$latch\" (data pin = \"MADD\[1\]\", clock pin = \"MADD\[0\]\") is -0.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[0\] destination 4.944 ns + Longest register " "Info: + Longest clock path from clock \"MADD\[0\]\" to destination register is 4.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns MADD\[0\] 1 CLK PIN_Y15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.228 ns) 2.607 ns ou\[7\]~19 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.532 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'ou\[7\]~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { MADD[0] ou[7]~19 } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.974 ns ou\[7\]~19clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.974 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'ou\[7\]~19clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ou[7]~19 ou[7]~19clkctrl } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 4.944 ns ou\[7\]\$latch 4 REG LCCOMB_X25_Y6_N16 1 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 4.944 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'ou\[7\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ou[7]~19clkctrl ou[7]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 22.82 % ) " "Info: Total cell delay = 1.128 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.816 ns ( 77.18 % ) " "Info: Total interconnect delay = 3.816 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { MADD[0] ou[7]~19 ou[7]~19clkctrl ou[7]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.944 ns" { MADD[0] {} MADD[0]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[7]$latch {} } { 0.000ns 0.000ns 1.532ns 1.367ns 0.917ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.246 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns MADD\[1\] 1 CLK PIN_R4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 9; CLK Node = 'MADD\[1\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.053 ns) 4.815 ns ou\[7\]~26 2 COMB LCCOMB_X25_Y6_N18 1 " "Info: 2: + IC(3.952 ns) + CELL(0.053 ns) = 4.815 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'ou\[7\]~26'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { MADD[1] ou[7]~26 } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 5.246 ns ou\[7\]\$latch 3 REG LCCOMB_X25_Y6_N16 1 " "Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 5.246 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'ou\[7\]\$latch'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { ou[7]~26 ou[7]$latch } "NODE_NAME" } } { "xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/xuanzeqi/xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 20.74 % ) " "Info: Total cell delay = 1.088 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.158 ns ( 79.26 % ) " "Info: Total interconnect delay = 4.158 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { MADD[1] ou[7]~26 ou[7]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { MADD[1] {} MADD[1]~combout {} ou[7]~26 {} ou[7]$latch {} } { 0.000ns 0.000ns 3.952ns 0.206ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { MADD[0] ou[7]~19 ou[7]~19clkctrl ou[7]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.944 ns" { MADD[0] {} MADD[0]~combout {} ou[7]~19 {} ou[7]~19clkctrl {} ou[7]$latch {} } { 0.000ns 0.000ns 1.532ns 1.367ns 0.917ns } { 0.000ns 0.847ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { MADD[1] ou[7]~26 ou[7]$latch } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { MADD[1] {} MADD[1]~combout {} ou[7]~26 {} ou[7]$latch {} } { 0.000ns 0.000ns 3.952ns 0.206ns } { 0.000ns 0.810ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 20:43:08 2018 " "Info: Processing ended: Wed Jan 03 20:43:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
