# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Adder_Tree_for_9_Numbers.srcs/sources_1/new/adder_tree.v" \
"../../../../Adder_Tree_for_9_Numbers.srcs/sim_1/new/adder_tree_test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
