
PwmGen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00000fec  00001080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  00800078  00800078  00001098  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001098  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000010f4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000118  00000000  00000000  00001130  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000ed2  00000000  00000000  00001248  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000737  00000000  00000000  0000211a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005b5  00000000  00000000  00002851  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000318  00000000  00000000  00002e08  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000057e  00000000  00000000  00003120  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000728  00000000  00000000  0000369e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00003dc6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2c 00 	jmp	0x58	; 0x58 <__dtors_end>
   4:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
   8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
   c:	0c 94 f1 02 	jmp	0x5e2	; 0x5e2 <__vector_3>
  10:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  24:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  28:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  30:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  34:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  38:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  3c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  40:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  50:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000054 <__ctors_start>:
  54:	6b 04       	cpc	r6, r11

00000056 <__ctors_end>:
  56:	70 04       	cpc	r7, r0

00000058 <__dtors_end>:
  58:	11 24       	eor	r1, r1
  5a:	1f be       	out	0x3f, r1	; 63
  5c:	cf e5       	ldi	r28, 0x5F	; 95
  5e:	d4 e0       	ldi	r29, 0x04	; 4
  60:	de bf       	out	0x3e, r29	; 62
  62:	cd bf       	out	0x3d, r28	; 61

00000064 <__do_copy_data>:
  64:	10 e0       	ldi	r17, 0x00	; 0
  66:	a0 e6       	ldi	r26, 0x60	; 96
  68:	b0 e0       	ldi	r27, 0x00	; 0
  6a:	ec ee       	ldi	r30, 0xEC	; 236
  6c:	ff e0       	ldi	r31, 0x0F	; 15
  6e:	02 c0       	rjmp	.+4      	; 0x74 <__do_copy_data+0x10>
  70:	05 90       	lpm	r0, Z+
  72:	0d 92       	st	X+, r0
  74:	a8 37       	cpi	r26, 0x78	; 120
  76:	b1 07       	cpc	r27, r17
  78:	d9 f7       	brne	.-10     	; 0x70 <__do_copy_data+0xc>

0000007a <__do_clear_bss>:
  7a:	20 e0       	ldi	r18, 0x00	; 0
  7c:	a8 e7       	ldi	r26, 0x78	; 120
  7e:	b0 e0       	ldi	r27, 0x00	; 0
  80:	01 c0       	rjmp	.+2      	; 0x84 <.do_clear_bss_start>

00000082 <.do_clear_bss_loop>:
  82:	1d 92       	st	X+, r1

00000084 <.do_clear_bss_start>:
  84:	a2 39       	cpi	r26, 0x92	; 146
  86:	b2 07       	cpc	r27, r18
  88:	e1 f7       	brne	.-8      	; 0x82 <.do_clear_bss_loop>

0000008a <__do_global_ctors>:
  8a:	10 e0       	ldi	r17, 0x00	; 0
  8c:	cb e2       	ldi	r28, 0x2B	; 43
  8e:	d0 e0       	ldi	r29, 0x00	; 0
  90:	04 c0       	rjmp	.+8      	; 0x9a <__do_global_ctors+0x10>
  92:	21 97       	sbiw	r28, 0x01	; 1
  94:	fe 01       	movw	r30, r28
  96:	0e 94 2e 05 	call	0xa5c	; 0xa5c <__tablejump2__>
  9a:	ca 32       	cpi	r28, 0x2A	; 42
  9c:	d1 07       	cpc	r29, r17
  9e:	c9 f7       	brne	.-14     	; 0x92 <__do_global_ctors+0x8>
  a0:	0e 94 43 04 	call	0x886	; 0x886 <main>
  a4:	0c 94 e9 07 	jmp	0xfd2	; 0xfd2 <__do_global_dtors>

000000a8 <__bad_interrupt>:
  a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <lcd_e_port_low>:
#if (LCD_DISPLAYS>1)
static unsigned char ActiveDisplay=1;
#endif

static inline void lcd_e_port_low()
{
  ac:	cf 93       	push	r28
  ae:	df 93       	push	r29
  b0:	cd b7       	in	r28, 0x3d	; 61
  b2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
  b4:	85 e3       	ldi	r24, 0x35	; 53
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	25 e3       	ldi	r18, 0x35	; 53
  ba:	30 e0       	ldi	r19, 0x00	; 0
  bc:	f9 01       	movw	r30, r18
  be:	20 81       	ld	r18, Z
  c0:	2f 7b       	andi	r18, 0xBF	; 191
  c2:	fc 01       	movw	r30, r24
  c4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
  c6:	df 91       	pop	r29
  c8:	cf 91       	pop	r28
  ca:	08 95       	ret

000000cc <lcd_e_port_high>:

static inline void lcd_e_port_high()
{
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
  d0:	cd b7       	in	r28, 0x3d	; 61
  d2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
  d4:	85 e3       	ldi	r24, 0x35	; 53
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	25 e3       	ldi	r18, 0x35	; 53
  da:	30 e0       	ldi	r19, 0x00	; 0
  dc:	f9 01       	movw	r30, r18
  de:	20 81       	ld	r18, Z
  e0:	20 64       	ori	r18, 0x40	; 64
  e2:	fc 01       	movw	r30, r24
  e4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
  e6:	df 91       	pop	r29
  e8:	cf 91       	pop	r28
  ea:	08 95       	ret

000000ec <lcd_e_ddr_high>:
    }
  #endif
}

static inline void lcd_e_ddr_high()
{
  ec:	cf 93       	push	r28
  ee:	df 93       	push	r29
  f0:	cd b7       	in	r28, 0x3d	; 61
  f2:	de b7       	in	r29, 0x3e	; 62
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
  f4:	84 e3       	ldi	r24, 0x34	; 52
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	24 e3       	ldi	r18, 0x34	; 52
  fa:	30 e0       	ldi	r19, 0x00	; 0
  fc:	f9 01       	movw	r30, r18
  fe:	20 81       	ld	r18, Z
 100:	20 64       	ori	r18, 0x40	; 64
 102:	fc 01       	movw	r30, r24
 104:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
 106:	df 91       	pop	r29
 108:	cf 91       	pop	r28
 10a:	08 95       	ret

0000010c <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	00 d0       	rcall	.+0      	; 0x112 <lcd_write+0x6>
 112:	cd b7       	in	r28, 0x3d	; 61
 114:	de b7       	in	r29, 0x3e	; 62
 116:	89 83       	std	Y+1, r24	; 0x01
 118:	6a 83       	std	Y+2, r22	; 0x02
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
 11a:	8a 81       	ldd	r24, Y+2	; 0x02
 11c:	88 23       	and	r24, r24
 11e:	51 f0       	breq	.+20     	; 0x134 <lcd_write+0x28>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
 120:	85 e3       	ldi	r24, 0x35	; 53
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	25 e3       	ldi	r18, 0x35	; 53
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	f9 01       	movw	r30, r18
 12a:	20 81       	ld	r18, Z
 12c:	20 61       	ori	r18, 0x10	; 16
 12e:	fc 01       	movw	r30, r24
 130:	20 83       	st	Z, r18
 132:	09 c0       	rjmp	.+18     	; 0x146 <lcd_write+0x3a>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
 134:	85 e3       	ldi	r24, 0x35	; 53
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	25 e3       	ldi	r18, 0x35	; 53
 13a:	30 e0       	ldi	r19, 0x00	; 0
 13c:	f9 01       	movw	r30, r18
 13e:	20 81       	ld	r18, Z
 140:	2f 7e       	andi	r18, 0xEF	; 239
 142:	fc 01       	movw	r30, r24
 144:	20 83       	st	Z, r18
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
 146:	89 81       	ldd	r24, Y+1	; 0x01
 148:	88 23       	and	r24, r24
 14a:	54 f4       	brge	.+20     	; 0x160 <lcd_write+0x54>
 14c:	85 e3       	ldi	r24, 0x35	; 53
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	25 e3       	ldi	r18, 0x35	; 53
 152:	30 e0       	ldi	r19, 0x00	; 0
 154:	f9 01       	movw	r30, r18
 156:	20 81       	ld	r18, Z
 158:	28 60       	ori	r18, 0x08	; 8
 15a:	fc 01       	movw	r30, r24
 15c:	20 83       	st	Z, r18
 15e:	09 c0       	rjmp	.+18     	; 0x172 <lcd_write+0x66>
 160:	85 e3       	ldi	r24, 0x35	; 53
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	25 e3       	ldi	r18, 0x35	; 53
 166:	30 e0       	ldi	r19, 0x00	; 0
 168:	f9 01       	movw	r30, r18
 16a:	20 81       	ld	r18, Z
 16c:	27 7f       	andi	r18, 0xF7	; 247
 16e:	fc 01       	movw	r30, r24
 170:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(6));
 172:	89 81       	ldd	r24, Y+1	; 0x01
 174:	88 2f       	mov	r24, r24
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	80 74       	andi	r24, 0x40	; 64
 17a:	99 27       	eor	r25, r25
 17c:	89 2b       	or	r24, r25
 17e:	51 f0       	breq	.+20     	; 0x194 <lcd_write+0x88>
 180:	85 e3       	ldi	r24, 0x35	; 53
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	25 e3       	ldi	r18, 0x35	; 53
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	f9 01       	movw	r30, r18
 18a:	20 81       	ld	r18, Z
 18c:	24 60       	ori	r18, 0x04	; 4
 18e:	fc 01       	movw	r30, r24
 190:	20 83       	st	Z, r18
 192:	09 c0       	rjmp	.+18     	; 0x1a6 <lcd_write+0x9a>
 194:	85 e3       	ldi	r24, 0x35	; 53
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	25 e3       	ldi	r18, 0x35	; 53
 19a:	30 e0       	ldi	r19, 0x00	; 0
 19c:	f9 01       	movw	r30, r18
 19e:	20 81       	ld	r18, Z
 1a0:	2b 7f       	andi	r18, 0xFB	; 251
 1a2:	fc 01       	movw	r30, r24
 1a4:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(5));
 1a6:	89 81       	ldd	r24, Y+1	; 0x01
 1a8:	88 2f       	mov	r24, r24
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	80 72       	andi	r24, 0x20	; 32
 1ae:	99 27       	eor	r25, r25
 1b0:	89 2b       	or	r24, r25
 1b2:	51 f0       	breq	.+20     	; 0x1c8 <lcd_write+0xbc>
 1b4:	85 e3       	ldi	r24, 0x35	; 53
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	25 e3       	ldi	r18, 0x35	; 53
 1ba:	30 e0       	ldi	r19, 0x00	; 0
 1bc:	f9 01       	movw	r30, r18
 1be:	20 81       	ld	r18, Z
 1c0:	22 60       	ori	r18, 0x02	; 2
 1c2:	fc 01       	movw	r30, r24
 1c4:	20 83       	st	Z, r18
 1c6:	09 c0       	rjmp	.+18     	; 0x1da <lcd_write+0xce>
 1c8:	85 e3       	ldi	r24, 0x35	; 53
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	25 e3       	ldi	r18, 0x35	; 53
 1ce:	30 e0       	ldi	r19, 0x00	; 0
 1d0:	f9 01       	movw	r30, r18
 1d2:	20 81       	ld	r18, Z
 1d4:	2d 7f       	andi	r18, 0xFD	; 253
 1d6:	fc 01       	movw	r30, r24
 1d8:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(4));
 1da:	89 81       	ldd	r24, Y+1	; 0x01
 1dc:	88 2f       	mov	r24, r24
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	80 71       	andi	r24, 0x10	; 16
 1e2:	99 27       	eor	r25, r25
 1e4:	89 2b       	or	r24, r25
 1e6:	51 f0       	breq	.+20     	; 0x1fc <lcd_write+0xf0>
 1e8:	85 e3       	ldi	r24, 0x35	; 53
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	25 e3       	ldi	r18, 0x35	; 53
 1ee:	30 e0       	ldi	r19, 0x00	; 0
 1f0:	f9 01       	movw	r30, r18
 1f2:	20 81       	ld	r18, Z
 1f4:	21 60       	ori	r18, 0x01	; 1
 1f6:	fc 01       	movw	r30, r24
 1f8:	20 83       	st	Z, r18
 1fa:	09 c0       	rjmp	.+18     	; 0x20e <lcd_write+0x102>
 1fc:	85 e3       	ldi	r24, 0x35	; 53
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	25 e3       	ldi	r18, 0x35	; 53
 202:	30 e0       	ldi	r19, 0x00	; 0
 204:	f9 01       	movw	r30, r18
 206:	20 81       	ld	r18, Z
 208:	2e 7f       	andi	r18, 0xFE	; 254
 20a:	fc 01       	movw	r30, r24
 20c:	20 83       	st	Z, r18

      Delay_ns(100);
 20e:	00 c0       	rjmp	.+0      	; 0x210 <lcd_write+0x104>
      lcd_e_port_high();
 210:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
 214:	f2 e0       	ldi	r31, 0x02	; 2
 216:	fa 95       	dec	r31
 218:	f1 f7       	brne	.-4      	; 0x216 <lcd_write+0x10a>
 21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_write+0x110>
      lcd_e_port_low();
 21c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
 220:	89 81       	ldd	r24, Y+1	; 0x01
 222:	88 2f       	mov	r24, r24
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	88 70       	andi	r24, 0x08	; 8
 228:	99 27       	eor	r25, r25
 22a:	89 2b       	or	r24, r25
 22c:	51 f0       	breq	.+20     	; 0x242 <lcd_write+0x136>
 22e:	85 e3       	ldi	r24, 0x35	; 53
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	25 e3       	ldi	r18, 0x35	; 53
 234:	30 e0       	ldi	r19, 0x00	; 0
 236:	f9 01       	movw	r30, r18
 238:	20 81       	ld	r18, Z
 23a:	28 60       	ori	r18, 0x08	; 8
 23c:	fc 01       	movw	r30, r24
 23e:	20 83       	st	Z, r18
 240:	09 c0       	rjmp	.+18     	; 0x254 <lcd_write+0x148>
 242:	85 e3       	ldi	r24, 0x35	; 53
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	25 e3       	ldi	r18, 0x35	; 53
 248:	30 e0       	ldi	r19, 0x00	; 0
 24a:	f9 01       	movw	r30, r18
 24c:	20 81       	ld	r18, Z
 24e:	27 7f       	andi	r18, 0xF7	; 247
 250:	fc 01       	movw	r30, r24
 252:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(2));
 254:	89 81       	ldd	r24, Y+1	; 0x01
 256:	88 2f       	mov	r24, r24
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	84 70       	andi	r24, 0x04	; 4
 25c:	99 27       	eor	r25, r25
 25e:	89 2b       	or	r24, r25
 260:	51 f0       	breq	.+20     	; 0x276 <lcd_write+0x16a>
 262:	85 e3       	ldi	r24, 0x35	; 53
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	25 e3       	ldi	r18, 0x35	; 53
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	f9 01       	movw	r30, r18
 26c:	20 81       	ld	r18, Z
 26e:	24 60       	ori	r18, 0x04	; 4
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18
 274:	09 c0       	rjmp	.+18     	; 0x288 <lcd_write+0x17c>
 276:	85 e3       	ldi	r24, 0x35	; 53
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	25 e3       	ldi	r18, 0x35	; 53
 27c:	30 e0       	ldi	r19, 0x00	; 0
 27e:	f9 01       	movw	r30, r18
 280:	20 81       	ld	r18, Z
 282:	2b 7f       	andi	r18, 0xFB	; 251
 284:	fc 01       	movw	r30, r24
 286:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(1));
 288:	89 81       	ldd	r24, Y+1	; 0x01
 28a:	88 2f       	mov	r24, r24
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	82 70       	andi	r24, 0x02	; 2
 290:	99 27       	eor	r25, r25
 292:	89 2b       	or	r24, r25
 294:	51 f0       	breq	.+20     	; 0x2aa <lcd_write+0x19e>
 296:	85 e3       	ldi	r24, 0x35	; 53
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	25 e3       	ldi	r18, 0x35	; 53
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	f9 01       	movw	r30, r18
 2a0:	20 81       	ld	r18, Z
 2a2:	22 60       	ori	r18, 0x02	; 2
 2a4:	fc 01       	movw	r30, r24
 2a6:	20 83       	st	Z, r18
 2a8:	09 c0       	rjmp	.+18     	; 0x2bc <lcd_write+0x1b0>
 2aa:	85 e3       	ldi	r24, 0x35	; 53
 2ac:	90 e0       	ldi	r25, 0x00	; 0
 2ae:	25 e3       	ldi	r18, 0x35	; 53
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	f9 01       	movw	r30, r18
 2b4:	20 81       	ld	r18, Z
 2b6:	2d 7f       	andi	r18, 0xFD	; 253
 2b8:	fc 01       	movw	r30, r24
 2ba:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(0));
 2bc:	89 81       	ldd	r24, Y+1	; 0x01
 2be:	88 2f       	mov	r24, r24
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	81 70       	andi	r24, 0x01	; 1
 2c4:	99 27       	eor	r25, r25
 2c6:	89 2b       	or	r24, r25
 2c8:	51 f0       	breq	.+20     	; 0x2de <lcd_write+0x1d2>
 2ca:	85 e3       	ldi	r24, 0x35	; 53
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	25 e3       	ldi	r18, 0x35	; 53
 2d0:	30 e0       	ldi	r19, 0x00	; 0
 2d2:	f9 01       	movw	r30, r18
 2d4:	20 81       	ld	r18, Z
 2d6:	21 60       	ori	r18, 0x01	; 1
 2d8:	fc 01       	movw	r30, r24
 2da:	20 83       	st	Z, r18
 2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lcd_write+0x1e4>
 2de:	85 e3       	ldi	r24, 0x35	; 53
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	25 e3       	ldi	r18, 0x35	; 53
 2e4:	30 e0       	ldi	r19, 0x00	; 0
 2e6:	f9 01       	movw	r30, r18
 2e8:	20 81       	ld	r18, Z
 2ea:	2e 7f       	andi	r18, 0xFE	; 254
 2ec:	fc 01       	movw	r30, r24
 2ee:	20 83       	st	Z, r18

      Delay_ns(100);
 2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <lcd_write+0x1e6>
      lcd_e_port_high();
 2f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
 2f6:	f2 e0       	ldi	r31, 0x02	; 2
 2f8:	fa 95       	dec	r31
 2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_write+0x1ec>
 2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_write+0x1f2>
      lcd_e_port_low();
 2fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
 302:	85 e3       	ldi	r24, 0x35	; 53
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	25 e3       	ldi	r18, 0x35	; 53
 308:	30 e0       	ldi	r19, 0x00	; 0
 30a:	f9 01       	movw	r30, r18
 30c:	20 81       	ld	r18, Z
 30e:	28 60       	ori	r18, 0x08	; 8
 310:	fc 01       	movw	r30, r24
 312:	20 83       	st	Z, r18
      lcd_db6_port_high();
 314:	85 e3       	ldi	r24, 0x35	; 53
 316:	90 e0       	ldi	r25, 0x00	; 0
 318:	25 e3       	ldi	r18, 0x35	; 53
 31a:	30 e0       	ldi	r19, 0x00	; 0
 31c:	f9 01       	movw	r30, r18
 31e:	20 81       	ld	r18, Z
 320:	24 60       	ori	r18, 0x04	; 4
 322:	fc 01       	movw	r30, r24
 324:	20 83       	st	Z, r18
      lcd_db5_port_high();
 326:	85 e3       	ldi	r24, 0x35	; 53
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	25 e3       	ldi	r18, 0x35	; 53
 32c:	30 e0       	ldi	r19, 0x00	; 0
 32e:	f9 01       	movw	r30, r18
 330:	20 81       	ld	r18, Z
 332:	22 60       	ori	r18, 0x02	; 2
 334:	fc 01       	movw	r30, r24
 336:	20 83       	st	Z, r18
      lcd_db4_port_high();
 338:	85 e3       	ldi	r24, 0x35	; 53
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	25 e3       	ldi	r18, 0x35	; 53
 33e:	30 e0       	ldi	r19, 0x00	; 0
 340:	f9 01       	movw	r30, r18
 342:	20 81       	ld	r18, Z
 344:	21 60       	ori	r18, 0x01	; 1
 346:	fc 01       	movw	r30, r24
 348:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
 34a:	8a 81       	ldd	r24, Y+2	; 0x02
 34c:	88 23       	and	r24, r24
 34e:	51 f4       	brne	.+20     	; 0x364 <lcd_write+0x258>
 350:	89 81       	ldd	r24, Y+1	; 0x01
 352:	84 30       	cpi	r24, 0x04	; 4
 354:	38 f4       	brcc	.+14     	; 0x364 <lcd_write+0x258>
        Delay_us(1640);
 356:	8f e9       	ldi	r24, 0x9F	; 159
 358:	99 e1       	ldi	r25, 0x19	; 25
 35a:	01 97       	sbiw	r24, 0x01	; 1
 35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_write+0x24e>
 35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_write+0x254>
 360:	00 00       	nop
 362:	04 c0       	rjmp	.+8      	; 0x36c <lcd_write+0x260>
      else Delay_us(40);
 364:	95 ed       	ldi	r25, 0xD5	; 213
 366:	9a 95       	dec	r25
 368:	f1 f7       	brne	.-4      	; 0x366 <lcd_write+0x25a>
 36a:	00 00       	nop
    #endif
  }
 36c:	0f 90       	pop	r0
 36e:	0f 90       	pop	r0
 370:	df 91       	pop	r29
 372:	cf 91       	pop	r28
 374:	08 95       	ret

00000376 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
 376:	cf 93       	push	r28
 378:	df 93       	push	r29
 37a:	1f 92       	push	r1
 37c:	cd b7       	in	r28, 0x3d	; 61
 37e:	de b7       	in	r29, 0x3e	; 62
 380:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(cmd,0);
 382:	60 e0       	ldi	r22, 0x00	; 0
 384:	89 81       	ldd	r24, Y+1	; 0x01
 386:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
 38a:	0f 90       	pop	r0
 38c:	df 91       	pop	r29
 38e:	cf 91       	pop	r28
 390:	08 95       	ret

00000392 <lcd_clrscr>:
Clear screen
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
 392:	cf 93       	push	r28
 394:	df 93       	push	r29
 396:	cd b7       	in	r28, 0x3d	; 61
 398:	de b7       	in	r29, 0x3e	; 62
    lcd_command(1<<LCD_CLR);
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
 3a0:	df 91       	pop	r29
 3a2:	cf 91       	pop	r28
 3a4:	08 95       	ret

000003a6 <lcd_putc>:
Display character
Input:    character to be displayed
Returns:  none
*************************************************************************/
void lcd_putc(char c)
  {
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	1f 92       	push	r1
 3ac:	cd b7       	in	r28, 0x3d	; 61
 3ae:	de b7       	in	r29, 0x3e	; 62
 3b0:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(c,1);
 3b2:	61 e0       	ldi	r22, 0x01	; 1
 3b4:	89 81       	ldd	r24, Y+1	; 0x01
 3b6:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
 3ba:	0f 90       	pop	r0
 3bc:	df 91       	pop	r29
 3be:	cf 91       	pop	r28
 3c0:	08 95       	ret

000003c2 <lcd_puts>:
Display string
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
  {
 3c2:	1f 93       	push	r17
 3c4:	cf 93       	push	r28
 3c6:	df 93       	push	r29
 3c8:	00 d0       	rcall	.+0      	; 0x3ca <lcd_puts+0x8>
 3ca:	cd b7       	in	r28, 0x3d	; 61
 3cc:	de b7       	in	r29, 0x3e	; 62
 3ce:	9a 83       	std	Y+2, r25	; 0x02
 3d0:	89 83       	std	Y+1, r24	; 0x01
    register char c;

    while ((c=*s++)) 
 3d2:	03 c0       	rjmp	.+6      	; 0x3da <lcd_puts+0x18>
      lcd_putc(c);
 3d4:	81 2f       	mov	r24, r17
 3d6:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <lcd_putc>
*************************************************************************/
void lcd_puts(const char *s)
  {
    register char c;

    while ((c=*s++)) 
 3da:	89 81       	ldd	r24, Y+1	; 0x01
 3dc:	9a 81       	ldd	r25, Y+2	; 0x02
 3de:	9c 01       	movw	r18, r24
 3e0:	2f 5f       	subi	r18, 0xFF	; 255
 3e2:	3f 4f       	sbci	r19, 0xFF	; 255
 3e4:	3a 83       	std	Y+2, r19	; 0x02
 3e6:	29 83       	std	Y+1, r18	; 0x01
 3e8:	fc 01       	movw	r30, r24
 3ea:	10 81       	ld	r17, Z
 3ec:	11 23       	and	r17, r17
 3ee:	91 f7       	brne	.-28     	; 0x3d4 <lcd_puts+0x12>
      lcd_putc(c);
  }
 3f0:	0f 90       	pop	r0
 3f2:	0f 90       	pop	r0
 3f4:	df 91       	pop	r29
 3f6:	cf 91       	pop	r28
 3f8:	1f 91       	pop	r17
 3fa:	08 95       	ret

000003fc <lcd_init>:
Initialize display
Input:    none
Returns:  none
*************************************************************************/
void lcd_init()
  {
 3fc:	cf 93       	push	r28
 3fe:	df 93       	push	r29
 400:	cd b7       	in	r28, 0x3d	; 61
 402:	de b7       	in	r29, 0x3e	; 62
    //Set All Pins as Output
    lcd_e_ddr_high();
 404:	0e 94 76 00 	call	0xec	; 0xec <lcd_e_ddr_high>
    lcd_rs_ddr_high();
 408:	84 e3       	ldi	r24, 0x34	; 52
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	24 e3       	ldi	r18, 0x34	; 52
 40e:	30 e0       	ldi	r19, 0x00	; 0
 410:	f9 01       	movw	r30, r18
 412:	20 81       	ld	r18, Z
 414:	20 61       	ori	r18, 0x10	; 16
 416:	fc 01       	movw	r30, r24
 418:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
 41a:	84 e3       	ldi	r24, 0x34	; 52
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	24 e3       	ldi	r18, 0x34	; 52
 420:	30 e0       	ldi	r19, 0x00	; 0
 422:	f9 01       	movw	r30, r18
 424:	20 81       	ld	r18, Z
 426:	28 60       	ori	r18, 0x08	; 8
 428:	fc 01       	movw	r30, r24
 42a:	20 83       	st	Z, r18
    lcd_db6_ddr_high();
 42c:	84 e3       	ldi	r24, 0x34	; 52
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	24 e3       	ldi	r18, 0x34	; 52
 432:	30 e0       	ldi	r19, 0x00	; 0
 434:	f9 01       	movw	r30, r18
 436:	20 81       	ld	r18, Z
 438:	24 60       	ori	r18, 0x04	; 4
 43a:	fc 01       	movw	r30, r24
 43c:	20 83       	st	Z, r18
    lcd_db5_ddr_high();
 43e:	84 e3       	ldi	r24, 0x34	; 52
 440:	90 e0       	ldi	r25, 0x00	; 0
 442:	24 e3       	ldi	r18, 0x34	; 52
 444:	30 e0       	ldi	r19, 0x00	; 0
 446:	f9 01       	movw	r30, r18
 448:	20 81       	ld	r18, Z
 44a:	22 60       	ori	r18, 0x02	; 2
 44c:	fc 01       	movw	r30, r24
 44e:	20 83       	st	Z, r18
    lcd_db4_ddr_high();
 450:	84 e3       	ldi	r24, 0x34	; 52
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	24 e3       	ldi	r18, 0x34	; 52
 456:	30 e0       	ldi	r19, 0x00	; 0
 458:	f9 01       	movw	r30, r18
 45a:	20 81       	ld	r18, Z
 45c:	21 60       	ori	r18, 0x01	; 1
 45e:	fc 01       	movw	r30, r24
 460:	20 83       	st	Z, r18
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
 462:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
    lcd_rs_port_low();
 466:	85 e3       	ldi	r24, 0x35	; 53
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	25 e3       	ldi	r18, 0x35	; 53
 46c:	30 e0       	ldi	r19, 0x00	; 0
 46e:	f9 01       	movw	r30, r18
 470:	20 81       	ld	r18, Z
 472:	2f 7e       	andi	r18, 0xEF	; 239
 474:	fc 01       	movw	r30, r24
 476:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
 478:	85 e3       	ldi	r24, 0x35	; 53
 47a:	90 e0       	ldi	r25, 0x00	; 0
 47c:	25 e3       	ldi	r18, 0x35	; 53
 47e:	30 e0       	ldi	r19, 0x00	; 0
 480:	f9 01       	movw	r30, r18
 482:	20 81       	ld	r18, Z
 484:	28 60       	ori	r18, 0x08	; 8
 486:	fc 01       	movw	r30, r24
 488:	20 83       	st	Z, r18
    lcd_db6_port_high();
 48a:	85 e3       	ldi	r24, 0x35	; 53
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	25 e3       	ldi	r18, 0x35	; 53
 490:	30 e0       	ldi	r19, 0x00	; 0
 492:	f9 01       	movw	r30, r18
 494:	20 81       	ld	r18, Z
 496:	24 60       	ori	r18, 0x04	; 4
 498:	fc 01       	movw	r30, r24
 49a:	20 83       	st	Z, r18
    lcd_db5_port_high();
 49c:	85 e3       	ldi	r24, 0x35	; 53
 49e:	90 e0       	ldi	r25, 0x00	; 0
 4a0:	25 e3       	ldi	r18, 0x35	; 53
 4a2:	30 e0       	ldi	r19, 0x00	; 0
 4a4:	f9 01       	movw	r30, r18
 4a6:	20 81       	ld	r18, Z
 4a8:	22 60       	ori	r18, 0x02	; 2
 4aa:	fc 01       	movw	r30, r24
 4ac:	20 83       	st	Z, r18
    lcd_db4_port_high();
 4ae:	85 e3       	ldi	r24, 0x35	; 53
 4b0:	90 e0       	ldi	r25, 0x00	; 0
 4b2:	25 e3       	ldi	r18, 0x35	; 53
 4b4:	30 e0       	ldi	r19, 0x00	; 0
 4b6:	f9 01       	movw	r30, r18
 4b8:	20 81       	ld	r18, Z
 4ba:	21 60       	ori	r18, 0x01	; 1
 4bc:	fc 01       	movw	r30, r24
 4be:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
 4c0:	8f e5       	ldi	r24, 0x5F	; 95
 4c2:	9a ee       	ldi	r25, 0xEA	; 234
 4c4:	01 97       	sbiw	r24, 0x01	; 1
 4c6:	f1 f7       	brne	.-4      	; 0x4c4 <__stack+0x65>
 4c8:	00 c0       	rjmp	.+0      	; 0x4ca <__stack+0x6b>
 4ca:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
 4cc:	85 e3       	ldi	r24, 0x35	; 53
 4ce:	90 e0       	ldi	r25, 0x00	; 0
 4d0:	25 e3       	ldi	r18, 0x35	; 53
 4d2:	30 e0       	ldi	r19, 0x00	; 0
 4d4:	f9 01       	movw	r30, r18
 4d6:	20 81       	ld	r18, Z
 4d8:	27 7f       	andi	r18, 0xF7	; 247
 4da:	fc 01       	movw	r30, r24
 4dc:	20 83       	st	Z, r18
    lcd_db6_port_low();
 4de:	85 e3       	ldi	r24, 0x35	; 53
 4e0:	90 e0       	ldi	r25, 0x00	; 0
 4e2:	25 e3       	ldi	r18, 0x35	; 53
 4e4:	30 e0       	ldi	r19, 0x00	; 0
 4e6:	f9 01       	movw	r30, r18
 4e8:	20 81       	ld	r18, Z
 4ea:	2b 7f       	andi	r18, 0xFB	; 251
 4ec:	fc 01       	movw	r30, r24
 4ee:	20 83       	st	Z, r18
    Delay_ns(100);
 4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <__stack+0x93>
    lcd_e_port_high();
 4f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 4f6:	f2 e0       	ldi	r31, 0x02	; 2
 4f8:	fa 95       	dec	r31
 4fa:	f1 f7       	brne	.-4      	; 0x4f8 <__stack+0x99>
 4fc:	00 c0       	rjmp	.+0      	; 0x4fe <__stack+0x9f>
    lcd_e_port_low();
 4fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(4100);
 502:	8f e0       	ldi	r24, 0x0F	; 15
 504:	90 e4       	ldi	r25, 0x40	; 64
 506:	01 97       	sbiw	r24, 0x01	; 1
 508:	f1 f7       	brne	.-4      	; 0x506 <__stack+0xa7>
 50a:	00 c0       	rjmp	.+0      	; 0x50c <__stack+0xad>
 50c:	00 00       	nop

    lcd_e_port_high();
 50e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 512:	92 e0       	ldi	r25, 0x02	; 2
 514:	9a 95       	dec	r25
 516:	f1 f7       	brne	.-4      	; 0x514 <__stack+0xb5>
 518:	00 c0       	rjmp	.+0      	; 0x51a <__stack+0xbb>
    lcd_e_port_low();
 51a:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(100);
 51e:	ef e8       	ldi	r30, 0x8F	; 143
 520:	f1 e0       	ldi	r31, 0x01	; 1
 522:	31 97       	sbiw	r30, 0x01	; 1
 524:	f1 f7       	brne	.-4      	; 0x522 <__stack+0xc3>
 526:	00 c0       	rjmp	.+0      	; 0x528 <__stack+0xc9>
 528:	00 00       	nop

    lcd_e_port_high();
 52a:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 52e:	f2 e0       	ldi	r31, 0x02	; 2
 530:	fa 95       	dec	r31
 532:	f1 f7       	brne	.-4      	; 0x530 <__stack+0xd1>
 534:	00 c0       	rjmp	.+0      	; 0x536 <__stack+0xd7>
    lcd_e_port_low();
 536:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(40);
 53a:	85 ed       	ldi	r24, 0xD5	; 213
 53c:	8a 95       	dec	r24
 53e:	f1 f7       	brne	.-4      	; 0x53c <__stack+0xdd>
 540:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
 542:	85 e3       	ldi	r24, 0x35	; 53
 544:	90 e0       	ldi	r25, 0x00	; 0
 546:	25 e3       	ldi	r18, 0x35	; 53
 548:	30 e0       	ldi	r19, 0x00	; 0
 54a:	f9 01       	movw	r30, r18
 54c:	20 81       	ld	r18, Z
 54e:	2e 7f       	andi	r18, 0xFE	; 254
 550:	fc 01       	movw	r30, r24
 552:	20 83       	st	Z, r18
      Delay_ns(100);
 554:	00 c0       	rjmp	.+0      	; 0x556 <__stack+0xf7>
      lcd_e_port_high();
 556:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 55a:	f2 e0       	ldi	r31, 0x02	; 2
 55c:	fa 95       	dec	r31
 55e:	f1 f7       	brne	.-4      	; 0x55c <__stack+0xfd>
 560:	00 c0       	rjmp	.+0      	; 0x562 <__stack+0x103>
      lcd_e_port_low();
 562:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
 566:	85 ed       	ldi	r24, 0xD5	; 213
 568:	8a 95       	dec	r24
 56a:	f1 f7       	brne	.-4      	; 0x568 <__stack+0x109>
 56c:	00 00       	nop

      lcd_db4_port_low();
 56e:	85 e3       	ldi	r24, 0x35	; 53
 570:	90 e0       	ldi	r25, 0x00	; 0
 572:	25 e3       	ldi	r18, 0x35	; 53
 574:	30 e0       	ldi	r19, 0x00	; 0
 576:	f9 01       	movw	r30, r18
 578:	20 81       	ld	r18, Z
 57a:	2e 7f       	andi	r18, 0xFE	; 254
 57c:	fc 01       	movw	r30, r24
 57e:	20 83       	st	Z, r18
      Delay_ns(100);
 580:	00 c0       	rjmp	.+0      	; 0x582 <__stack+0x123>
      lcd_e_port_high();
 582:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 586:	f2 e0       	ldi	r31, 0x02	; 2
 588:	fa 95       	dec	r31
 58a:	f1 f7       	brne	.-4      	; 0x588 <__stack+0x129>
 58c:	00 c0       	rjmp	.+0      	; 0x58e <__stack+0x12f>
      lcd_e_port_low();
 58e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_ns(500);
 592:	82 e0       	ldi	r24, 0x02	; 2
 594:	8a 95       	dec	r24
 596:	f1 f7       	brne	.-4      	; 0x594 <__stack+0x135>
 598:	00 c0       	rjmp	.+0      	; 0x59a <__stack+0x13b>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
 59a:	85 e3       	ldi	r24, 0x35	; 53
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	25 e3       	ldi	r18, 0x35	; 53
 5a0:	30 e0       	ldi	r19, 0x00	; 0
 5a2:	f9 01       	movw	r30, r18
 5a4:	20 81       	ld	r18, Z
 5a6:	28 60       	ori	r18, 0x08	; 8
 5a8:	fc 01       	movw	r30, r24
 5aa:	20 83       	st	Z, r18
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
 5ac:	00 c0       	rjmp	.+0      	; 0x5ae <__stack+0x14f>
      lcd_e_port_high();
 5ae:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 5b2:	f2 e0       	ldi	r31, 0x02	; 2
 5b4:	fa 95       	dec	r31
 5b6:	f1 f7       	brne	.-4      	; 0x5b4 <__stack+0x155>
 5b8:	00 c0       	rjmp	.+0      	; 0x5ba <__stack+0x15b>
      lcd_e_port_low();
 5ba:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
 5be:	85 ed       	ldi	r24, 0xD5	; 213
 5c0:	8a 95       	dec	r24
 5c2:	f1 f7       	brne	.-4      	; 0x5c0 <__stack+0x161>
 5c4:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
 5c6:	88 e0       	ldi	r24, 0x08	; 8
 5c8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display Clear
    lcd_clrscr();
 5cc:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
 5d0:	86 e0       	ldi	r24, 0x06	; 6
 5d2:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
 5d6:	8c e0       	ldi	r24, 0x0C	; 12
 5d8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
 5dc:	df 91       	pop	r29
 5de:	cf 91       	pop	r28
 5e0:	08 95       	ret

000005e2 <__vector_3>:
Button pwm_mode_select = {0,70};
Encoder enc = {0,0,0};

/* Диспетчер */
ISR(TIMER2_COMP_vect)
{
 5e2:	1f 92       	push	r1
 5e4:	0f 92       	push	r0
 5e6:	0f b6       	in	r0, 0x3f	; 63
 5e8:	0f 92       	push	r0
 5ea:	11 24       	eor	r1, r1
 5ec:	2f 93       	push	r18
 5ee:	3f 93       	push	r19
 5f0:	4f 93       	push	r20
 5f2:	5f 93       	push	r21
 5f4:	6f 93       	push	r22
 5f6:	7f 93       	push	r23
 5f8:	8f 93       	push	r24
 5fa:	9f 93       	push	r25
 5fc:	af 93       	push	r26
 5fe:	bf 93       	push	r27
 600:	ef 93       	push	r30
 602:	ff 93       	push	r31
 604:	cf 93       	push	r28
 606:	df 93       	push	r29
 608:	1f 92       	push	r1
 60a:	cd b7       	in	r28, 0x3d	; 61
 60c:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
 60e:	12 be       	out	0x32, r1	; 50
	//делитель clk
	if(push_button(PIND, 6, freq_div))
 610:	80 b3       	in	r24, 0x10	; 16
 612:	44 e6       	ldi	r20, 0x64	; 100
 614:	50 e0       	ldi	r21, 0x00	; 0
 616:	66 e0       	ldi	r22, 0x06	; 6
 618:	0e 94 4d 04 	call	0x89a	; 0x89a <_Z11push_buttonhhR6Button>
 61c:	88 23       	and	r24, r24
 61e:	f1 f0       	breq	.+60     	; 0x65c <__vector_3+0x7a>
	{
		if(state.prescaller > 4)
 620:	80 91 7b 00 	lds	r24, 0x007B
 624:	87 70       	andi	r24, 0x07	; 7
 626:	90 e0       	ldi	r25, 0x00	; 0
 628:	05 97       	sbiw	r24, 0x05	; 5
 62a:	2c f0       	brlt	.+10     	; 0x636 <__vector_3+0x54>
			state.prescaller = 0;
 62c:	eb e7       	ldi	r30, 0x7B	; 123
 62e:	f0 e0       	ldi	r31, 0x00	; 0
 630:	80 81       	ld	r24, Z
 632:	88 7f       	andi	r24, 0xF8	; 248
 634:	80 83       	st	Z, r24
		pwm.set_prescaler(state.prescaller++);
 636:	eb e7       	ldi	r30, 0x7B	; 123
 638:	f0 e0       	ldi	r31, 0x00	; 0
 63a:	80 81       	ld	r24, Z
 63c:	28 2f       	mov	r18, r24
 63e:	27 70       	andi	r18, 0x07	; 7
 640:	91 e0       	ldi	r25, 0x01	; 1
 642:	92 0f       	add	r25, r18
 644:	97 70       	andi	r25, 0x07	; 7
 646:	88 7f       	andi	r24, 0xF8	; 248
 648:	89 2b       	or	r24, r25
 64a:	80 83       	st	Z, r24
 64c:	29 83       	std	Y+1, r18	; 0x01
 64e:	be 01       	movw	r22, r28
 650:	6f 5f       	subi	r22, 0xFF	; 255
 652:	7f 4f       	sbci	r23, 0xFF	; 255
 654:	8d e7       	ldi	r24, 0x7D	; 125
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	0e 94 96 04 	call	0x92c	; 0x92c <_ZN3PWM13set_prescalerERKh>
	}
	
	//коэфф. инкремента 
	if (push_button(PIND, 3, mult_div))
 65c:	80 b3       	in	r24, 0x10	; 16
 65e:	42 e6       	ldi	r20, 0x62	; 98
 660:	50 e0       	ldi	r21, 0x00	; 0
 662:	63 e0       	ldi	r22, 0x03	; 3
 664:	0e 94 4d 04 	call	0x89a	; 0x89a <_Z11push_buttonhhR6Button>
 668:	88 23       	and	r24, r24
 66a:	09 f4       	brne	.+2      	; 0x66e <__vector_3+0x8c>
 66c:	47 c0       	rjmp	.+142    	; 0x6fc <__vector_3+0x11a>
	{
		if(state.coeff > 4)
 66e:	80 91 7b 00 	lds	r24, 0x007B
 672:	86 95       	lsr	r24
 674:	86 95       	lsr	r24
 676:	86 95       	lsr	r24
 678:	87 70       	andi	r24, 0x07	; 7
 67a:	28 2f       	mov	r18, r24
 67c:	30 e0       	ldi	r19, 0x00	; 0
 67e:	25 30       	cpi	r18, 0x05	; 5
 680:	31 05       	cpc	r19, r1
 682:	3c f0       	brlt	.+14     	; 0x692 <__vector_3+0xb0>
			state.coeff = 0;
		switch(state.coeff++)
 684:	eb e7       	ldi	r30, 0x7B	; 123
 686:	f0 e0       	ldi	r31, 0x00	; 0
 688:	80 81       	ld	r24, Z
 68a:	87 7c       	andi	r24, 0xC7	; 199
 68c:	88 60       	ori	r24, 0x08	; 8
 68e:	80 83       	st	Z, r24
 690:	1a c0       	rjmp	.+52     	; 0x6c6 <__vector_3+0xe4>
 692:	8f 5f       	subi	r24, 0xFF	; 255
 694:	87 70       	andi	r24, 0x07	; 7
 696:	eb e7       	ldi	r30, 0x7B	; 123
 698:	f0 e0       	ldi	r31, 0x00	; 0
 69a:	98 2f       	mov	r25, r24
 69c:	99 0f       	add	r25, r25
 69e:	99 0f       	add	r25, r25
 6a0:	99 0f       	add	r25, r25
 6a2:	80 81       	ld	r24, Z
 6a4:	87 7c       	andi	r24, 0xC7	; 199
 6a6:	89 2b       	or	r24, r25
 6a8:	80 83       	st	Z, r24
 6aa:	21 30       	cpi	r18, 0x01	; 1
 6ac:	31 05       	cpc	r19, r1
 6ae:	91 f0       	breq	.+36     	; 0x6d4 <__vector_3+0xf2>
 6b0:	1c f4       	brge	.+6      	; 0x6b8 <__vector_3+0xd6>
 6b2:	23 2b       	or	r18, r19
 6b4:	19 f5       	brne	.+70     	; 0x6fc <__vector_3+0x11a>
 6b6:	07 c0       	rjmp	.+14     	; 0x6c6 <__vector_3+0xe4>
 6b8:	22 30       	cpi	r18, 0x02	; 2
 6ba:	31 05       	cpc	r19, r1
 6bc:	91 f0       	breq	.+36     	; 0x6e2 <__vector_3+0x100>
 6be:	23 30       	cpi	r18, 0x03	; 3
 6c0:	31 05       	cpc	r19, r1
 6c2:	b1 f0       	breq	.+44     	; 0x6f0 <__vector_3+0x10e>
 6c4:	1b c0       	rjmp	.+54     	; 0x6fc <__vector_3+0x11a>
		{
			case 0: coeff = 1;		break;
 6c6:	81 e0       	ldi	r24, 0x01	; 1
 6c8:	90 e0       	ldi	r25, 0x00	; 0
 6ca:	90 93 67 00 	sts	0x0067, r25
 6ce:	80 93 66 00 	sts	0x0066, r24
 6d2:	14 c0       	rjmp	.+40     	; 0x6fc <__vector_3+0x11a>
			case 1: coeff = 10;		break;
 6d4:	8a e0       	ldi	r24, 0x0A	; 10
 6d6:	90 e0       	ldi	r25, 0x00	; 0
 6d8:	90 93 67 00 	sts	0x0067, r25
 6dc:	80 93 66 00 	sts	0x0066, r24
 6e0:	0d c0       	rjmp	.+26     	; 0x6fc <__vector_3+0x11a>
			case 2: coeff = 100;	break;
 6e2:	84 e6       	ldi	r24, 0x64	; 100
 6e4:	90 e0       	ldi	r25, 0x00	; 0
 6e6:	90 93 67 00 	sts	0x0067, r25
 6ea:	80 93 66 00 	sts	0x0066, r24
 6ee:	06 c0       	rjmp	.+12     	; 0x6fc <__vector_3+0x11a>
			case 3: coeff = 1000;	break;
 6f0:	88 ee       	ldi	r24, 0xE8	; 232
 6f2:	93 e0       	ldi	r25, 0x03	; 3
 6f4:	90 93 67 00 	sts	0x0067, r25
 6f8:	80 93 66 00 	sts	0x0066, r24
		}
	}
	
	if(push_button(PIND, 2, pwm_mode_select))
 6fc:	80 b3       	in	r24, 0x10	; 16
 6fe:	40 e6       	ldi	r20, 0x60	; 96
 700:	50 e0       	ldi	r21, 0x00	; 0
 702:	62 e0       	ldi	r22, 0x02	; 2
 704:	0e 94 4d 04 	call	0x89a	; 0x89a <_Z11push_buttonhhR6Button>
 708:	88 23       	and	r24, r24
 70a:	09 f4       	brne	.+2      	; 0x70e <__vector_3+0x12c>
 70c:	58 c0       	rjmp	.+176    	; 0x7be <__vector_3+0x1dc>
	{
		if(state.pwm_mode > 3)
 70e:	80 91 7b 00 	lds	r24, 0x007B
 712:	98 2f       	mov	r25, r24
 714:	92 95       	swap	r25
 716:	96 95       	lsr	r25
 718:	96 95       	lsr	r25
 71a:	93 70       	andi	r25, 0x03	; 3
 71c:	80 91 7c 00 	lds	r24, 0x007C
 720:	81 70       	andi	r24, 0x01	; 1
 722:	88 0f       	add	r24, r24
 724:	88 0f       	add	r24, r24
 726:	89 2b       	or	r24, r25
 728:	28 2f       	mov	r18, r24
 72a:	30 e0       	ldi	r19, 0x00	; 0
 72c:	24 30       	cpi	r18, 0x04	; 4
 72e:	31 05       	cpc	r19, r1
 730:	64 f0       	brlt	.+24     	; 0x74a <__vector_3+0x168>
			state.pwm_mode = 0;
		switch(state.pwm_mode++)
 732:	eb e7       	ldi	r30, 0x7B	; 123
 734:	f0 e0       	ldi	r31, 0x00	; 0
 736:	80 81       	ld	r24, Z
 738:	8f 73       	andi	r24, 0x3F	; 63
 73a:	80 64       	ori	r24, 0x40	; 64
 73c:	80 83       	st	Z, r24
 73e:	ec e7       	ldi	r30, 0x7C	; 124
 740:	f0 e0       	ldi	r31, 0x00	; 0
 742:	80 81       	ld	r24, Z
 744:	8e 7f       	andi	r24, 0xFE	; 254
 746:	80 83       	st	Z, r24
 748:	23 c0       	rjmp	.+70     	; 0x790 <__vector_3+0x1ae>
 74a:	8f 5f       	subi	r24, 0xFF	; 255
 74c:	eb e7       	ldi	r30, 0x7B	; 123
 74e:	f0 e0       	ldi	r31, 0x00	; 0
 750:	48 2f       	mov	r20, r24
 752:	42 95       	swap	r20
 754:	44 0f       	add	r20, r20
 756:	44 0f       	add	r20, r20
 758:	40 7c       	andi	r20, 0xC0	; 192
 75a:	90 81       	ld	r25, Z
 75c:	9f 73       	andi	r25, 0x3F	; 63
 75e:	94 2b       	or	r25, r20
 760:	90 83       	st	Z, r25
 762:	82 fb       	bst	r24, 2
 764:	99 27       	eor	r25, r25
 766:	90 f9       	bld	r25, 0
 768:	ec e7       	ldi	r30, 0x7C	; 124
 76a:	f0 e0       	ldi	r31, 0x00	; 0
 76c:	80 81       	ld	r24, Z
 76e:	8e 7f       	andi	r24, 0xFE	; 254
 770:	89 2b       	or	r24, r25
 772:	80 83       	st	Z, r24
 774:	21 30       	cpi	r18, 0x01	; 1
 776:	31 05       	cpc	r19, r1
 778:	89 f0       	breq	.+34     	; 0x79c <__vector_3+0x1ba>
 77a:	1c f4       	brge	.+6      	; 0x782 <__vector_3+0x1a0>
 77c:	23 2b       	or	r18, r19
 77e:	f9 f4       	brne	.+62     	; 0x7be <__vector_3+0x1dc>
 780:	07 c0       	rjmp	.+14     	; 0x790 <__vector_3+0x1ae>
 782:	22 30       	cpi	r18, 0x02	; 2
 784:	31 05       	cpc	r19, r1
 786:	81 f0       	breq	.+32     	; 0x7a8 <__vector_3+0x1c6>
 788:	23 30       	cpi	r18, 0x03	; 3
 78a:	31 05       	cpc	r19, r1
 78c:	99 f0       	breq	.+38     	; 0x7b4 <__vector_3+0x1d2>
 78e:	17 c0       	rjmp	.+46     	; 0x7be <__vector_3+0x1dc>
		{
			case 0: pwm.set_mode_pwm(PWM::CTC);					break;
 790:	64 e0       	ldi	r22, 0x04	; 4
 792:	8d e7       	ldi	r24, 0x7D	; 125
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 79a:	11 c0       	rjmp	.+34     	; 0x7be <__vector_3+0x1dc>
			case 1: pwm.set_mode_pwm(PWM::FAST_PWM);			break;
 79c:	61 e0       	ldi	r22, 0x01	; 1
 79e:	8d e7       	ldi	r24, 0x7D	; 125
 7a0:	90 e0       	ldi	r25, 0x00	; 0
 7a2:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 7a6:	0b c0       	rjmp	.+22     	; 0x7be <__vector_3+0x1dc>
			case 2: pwm.set_mode_pwm(PWM::PHASE_CORRECT);		break;
 7a8:	62 e0       	ldi	r22, 0x02	; 2
 7aa:	8d e7       	ldi	r24, 0x7D	; 125
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 7b2:	05 c0       	rjmp	.+10     	; 0x7be <__vector_3+0x1dc>
			case 3: pwm.set_mode_pwm(PWM::PHASE_FREQ_CORRECT);	break;
 7b4:	63 e0       	ldi	r22, 0x03	; 3
 7b6:	8d e7       	ldi	r24, 0x7D	; 125
 7b8:	90 e0       	ldi	r25, 0x00	; 0
 7ba:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
		}
	}
	
	//проверка энкодера
	if((!(PINA & BIT1) || !(PINA & BIT2)) || (enc.detect == true))
 7be:	c9 9b       	sbis	0x19, 1	; 25
 7c0:	07 c0       	rjmp	.+14     	; 0x7d0 <__vector_3+0x1ee>
 7c2:	ca 9b       	sbis	0x19, 2	; 25
 7c4:	05 c0       	rjmp	.+10     	; 0x7d0 <__vector_3+0x1ee>
 7c6:	80 91 78 00 	lds	r24, 0x0078
 7ca:	88 23       	and	r24, r24
 7cc:	09 f4       	brne	.+2      	; 0x7d0 <__vector_3+0x1ee>
 7ce:	45 c0       	rjmp	.+138    	; 0x85a <__vector_3+0x278>
	{
		if(enc.init == false)
 7d0:	80 91 79 00 	lds	r24, 0x0079
 7d4:	81 11       	cpse	r24, r1
 7d6:	30 c0       	rjmp	.+96     	; 0x838 <__vector_3+0x256>
		{
			enc.detect = true;
 7d8:	81 e0       	ldi	r24, 0x01	; 1
 7da:	80 93 78 00 	sts	0x0078, r24
			uint16_t tmp = OCR1AH<<8 | OCR1AL;
 7de:	2b b5       	in	r18, 0x2b	; 43
 7e0:	8a b5       	in	r24, 0x2a	; 42
 7e2:	90 e0       	ldi	r25, 0x00	; 0
 7e4:	92 2b       	or	r25, r18
			if(PINA & BIT1)
 7e6:	c9 9b       	sbis	0x19, 1	; 25
 7e8:	13 c0       	rjmp	.+38     	; 0x810 <__vector_3+0x22e>
			{
				if(coeff <= 0xFFFF - tmp)
 7ea:	20 91 66 00 	lds	r18, 0x0066
 7ee:	30 91 67 00 	lds	r19, 0x0067
 7f2:	ac 01       	movw	r20, r24
 7f4:	40 95       	com	r20
 7f6:	50 95       	com	r21
 7f8:	42 17       	cp	r20, r18
 7fa:	53 07       	cpc	r21, r19
 7fc:	28 f0       	brcs	.+10     	; 0x808 <__vector_3+0x226>
				{
					tmp += coeff;
 7fe:	82 0f       	add	r24, r18
 800:	93 1f       	adc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
 802:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
 804:	8a bd       	out	0x2a, r24	; 42
 806:	12 c0       	rjmp	.+36     	; 0x82c <__vector_3+0x24a>
					//lcd_puts_P((uint8_t&)(tmp = &(F_CPU / (*tmp))));
				}
				else
				{
					OCR1AH = 0xFF;
 808:	8f ef       	ldi	r24, 0xFF	; 255
 80a:	8b bd       	out	0x2b, r24	; 43
					OCR1AL = 0xFF;
 80c:	8a bd       	out	0x2a, r24	; 42
 80e:	0e c0       	rjmp	.+28     	; 0x82c <__vector_3+0x24a>
				}
			}
			else
			{	
				if(tmp >= coeff)
 810:	20 91 66 00 	lds	r18, 0x0066
 814:	30 91 67 00 	lds	r19, 0x0067
 818:	82 17       	cp	r24, r18
 81a:	93 07       	cpc	r25, r19
 81c:	28 f0       	brcs	.+10     	; 0x828 <__vector_3+0x246>
				{
					tmp -= coeff;
 81e:	82 1b       	sub	r24, r18
 820:	93 0b       	sbc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
 822:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
 824:	8a bd       	out	0x2a, r24	; 42
 826:	02 c0       	rjmp	.+4      	; 0x82c <__vector_3+0x24a>
				}
				else
				{
					OCR1AH = 0x00;
 828:	1b bc       	out	0x2b, r1	; 43
					OCR1AL = 0x00;
 82a:	1a bc       	out	0x2a, r1	; 42
				}
			}
								
			enc.delay = 10;
 82c:	e8 e7       	ldi	r30, 0x78	; 120
 82e:	f0 e0       	ldi	r31, 0x00	; 0
 830:	8a e0       	ldi	r24, 0x0A	; 10
 832:	82 83       	std	Z+2, r24	; 0x02
			enc.init = true;
 834:	81 e0       	ldi	r24, 0x01	; 1
 836:	81 83       	std	Z+1, r24	; 0x01
		}
		if((PINA & BIT1) && (PINA & BIT2) && !(enc.delay ? --enc.delay : 0))
 838:	c9 9b       	sbis	0x19, 1	; 25
 83a:	0f c0       	rjmp	.+30     	; 0x85a <__vector_3+0x278>
 83c:	ca 9b       	sbis	0x19, 2	; 25
 83e:	0d c0       	rjmp	.+26     	; 0x85a <__vector_3+0x278>
 840:	80 91 7a 00 	lds	r24, 0x007A
 844:	88 23       	and	r24, r24
 846:	29 f0       	breq	.+10     	; 0x852 <__vector_3+0x270>
 848:	81 50       	subi	r24, 0x01	; 1
 84a:	80 93 7a 00 	sts	0x007A, r24
 84e:	81 11       	cpse	r24, r1
 850:	04 c0       	rjmp	.+8      	; 0x85a <__vector_3+0x278>
		{
			enc.detect = false;
 852:	e8 e7       	ldi	r30, 0x78	; 120
 854:	f0 e0       	ldi	r31, 0x00	; 0
 856:	10 82       	st	Z, r1
			enc.init = false;
 858:	11 82       	std	Z+1, r1	; 0x01
		}
	}
	

	// запуск преобразований ADC
	if(!(ADCSRA & 1<<ADSC))
 85a:	86 b1       	in	r24, 0x06	; 6
	{	
								
	}
	ADCSRA |= 1<<ADSC;					
 85c:	36 9a       	sbi	0x06, 6	; 6
}
 85e:	0f 90       	pop	r0
 860:	df 91       	pop	r29
 862:	cf 91       	pop	r28
 864:	ff 91       	pop	r31
 866:	ef 91       	pop	r30
 868:	bf 91       	pop	r27
 86a:	af 91       	pop	r26
 86c:	9f 91       	pop	r25
 86e:	8f 91       	pop	r24
 870:	7f 91       	pop	r23
 872:	6f 91       	pop	r22
 874:	5f 91       	pop	r21
 876:	4f 91       	pop	r20
 878:	3f 91       	pop	r19
 87a:	2f 91       	pop	r18
 87c:	0f 90       	pop	r0
 87e:	0f be       	out	0x3f, r0	; 63
 880:	0f 90       	pop	r0
 882:	1f 90       	pop	r1
 884:	18 95       	reti

00000886 <main>:

int main( void )
{
	//peiph_init();

	lcd_init();
 886:	0e 94 fe 01 	call	0x3fc	; 0x3fc <lcd_init>
	lcd_clrscr();
 88a:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>
	lcd_puts("Hello World...");
 88e:	88 e6       	ldi	r24, 0x68	; 104
 890:	90 e0       	ldi	r25, 0x00	; 0
 892:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_puts>
	
	sei();
 896:	78 94       	sei
#include "Main.h"
PWM pwm;

int main( void )
 898:	ff cf       	rjmp	.-2      	; 0x898 <main+0x12>

0000089a <_Z11push_buttonhhR6Button>:
	}
}

bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
 89a:	90 e0       	ldi	r25, 0x00	; 0
 89c:	02 c0       	rjmp	.+4      	; 0x8a2 <_Z11push_buttonhhR6Button+0x8>
 89e:	95 95       	asr	r25
 8a0:	87 95       	ror	r24
 8a2:	6a 95       	dec	r22
 8a4:	e2 f7       	brpl	.-8      	; 0x89e <_Z11push_buttonhhR6Button+0x4>
 8a6:	80 fd       	sbrc	r24, 0
 8a8:	05 c0       	rjmp	.+10     	; 0x8b4 <_Z11push_buttonhhR6Button+0x1a>
		but.detect = true;
 8aa:	81 e0       	ldi	r24, 0x01	; 1
 8ac:	fa 01       	movw	r30, r20
 8ae:	80 83       	st	Z, r24
		{
			but.time = 70;
			but.detect = false;
			return true;
		}
	return false;
 8b0:	80 e0       	ldi	r24, 0x00	; 0
 8b2:	08 95       	ret
bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
		but.detect = true;
	else
		if ((but.detect == true) && !(but.time ? but.time-- : 0))
 8b4:	fa 01       	movw	r30, r20
 8b6:	80 81       	ld	r24, Z
 8b8:	88 23       	and	r24, r24
 8ba:	59 f0       	breq	.+22     	; 0x8d2 <_Z11push_buttonhhR6Button+0x38>
 8bc:	91 81       	ldd	r25, Z+1	; 0x01
 8be:	99 23       	and	r25, r25
 8c0:	19 f0       	breq	.+6      	; 0x8c8 <_Z11push_buttonhhR6Button+0x2e>
 8c2:	91 50       	subi	r25, 0x01	; 1
 8c4:	91 83       	std	Z+1, r25	; 0x01
 8c6:	05 c0       	rjmp	.+10     	; 0x8d2 <_Z11push_buttonhhR6Button+0x38>
		{
			but.time = 70;
 8c8:	96 e4       	ldi	r25, 0x46	; 70
 8ca:	fa 01       	movw	r30, r20
 8cc:	91 83       	std	Z+1, r25	; 0x01
			but.detect = false;
 8ce:	10 82       	st	Z, r1
			return true;
 8d0:	08 95       	ret
		}
	return false;
 8d2:	80 e0       	ldi	r24, 0x00	; 0
}
 8d4:	08 95       	ret

000008d6 <_GLOBAL__sub_I_pwm>:
#include "Main.h"
PWM pwm;
 8d6:	8d e7       	ldi	r24, 0x7D	; 125
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	0e 94 75 04 	call	0x8ea	; 0x8ea <_ZN3PWMC1Ev>
 8de:	08 95       	ret

000008e0 <_GLOBAL__sub_D_pwm>:
 8e0:	8d e7       	ldi	r24, 0x7D	; 125
 8e2:	90 e0       	ldi	r25, 0x00	; 0
 8e4:	0e 94 23 05 	call	0xa46	; 0xa46 <_ZN3PWMD1Ev>
 8e8:	08 95       	ret

000008ea <_ZN3PWMC1Ev>:
#include "PWM.h"

PWM::PWM()
 8ea:	fc 01       	movw	r30, r24
{
	mode = INITIAL;
 8ec:	80 81       	ld	r24, Z
 8ee:	88 7f       	andi	r24, 0xF8	; 248
 8f0:	80 83       	st	Z, r24
	
	FastPWM_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 8f2:	81 e8       	ldi	r24, 0x81	; 129
 8f4:	86 83       	std	Z+6, r24	; 0x06
	FastPWM_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
 8f6:	99 e0       	ldi	r25, 0x09	; 9
 8f8:	97 83       	std	Z+7, r25	; 0x07
	FastPWM_settings._OCR1AH = 0;
 8fa:	10 86       	std	Z+8, r1	; 0x08
	FastPWM_settings._OCR1AL = 0;
 8fc:	11 86       	std	Z+9, r1	; 0x09
	
	CTC_settings._TCCR1A = 0<<WGM11 | 0<< WGM10 | 0<<COM1A1 | 1<<COM1A0;
 8fe:	20 e4       	ldi	r18, 0x40	; 64
 900:	21 83       	std	Z+1, r18	; 0x01
	CTC_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
 902:	92 83       	std	Z+2, r25	; 0x02
	CTC_settings._OCR1AH = 0;
 904:	13 82       	std	Z+3, r1	; 0x03
	CTC_settings._OCR1AL = 0;
 906:	14 82       	std	Z+4, r1	; 0x04
	
	PhaseCorrect_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 908:	83 87       	std	Z+11, r24	; 0x0b
	PhaseCorrect_settings._TCCR1B = 0<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
 90a:	91 e0       	ldi	r25, 0x01	; 1
 90c:	94 87       	std	Z+12, r25	; 0x0c
	PhaseCorrect_settings._OCR1AH = 0;
 90e:	15 86       	std	Z+13, r1	; 0x0d
	PhaseCorrect_settings._OCR1AL = 0;
 910:	16 86       	std	Z+14, r1	; 0x0e

	PhaseCorrectFreq_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 912:	80 8b       	std	Z+16, r24	; 0x10
	PhaseCorrectFreq_settings._TCCR1B = 1<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
 914:	81 e1       	ldi	r24, 0x11	; 17
 916:	81 8b       	std	Z+17, r24	; 0x11
	PhaseCorrectFreq_settings._OCR1AH = 0;
 918:	12 8a       	std	Z+18, r1	; 0x12
	PhaseCorrectFreq_settings._OCR1AL = 0;
 91a:	13 8a       	std	Z+19, r1	; 0x13


	TCCR1A = 0;
 91c:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
 91e:	1e bc       	out	0x2e, r1	; 46
	TCNT1H = 0;	TCNT1L = 0;									// обнуление счётного регистра
 920:	1d bc       	out	0x2d, r1	; 45
 922:	1c bc       	out	0x2c, r1	; 44
	OCR1AH = 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
 924:	1b bc       	out	0x2b, r1	; 43
 926:	1a bc       	out	0x2a, r1	; 42
	
	DDRD	|=	OC1A_bit;									// OC1A ON
 928:	8d 9a       	sbi	0x11, 5	; 17
 92a:	08 95       	ret

0000092c <_ZN3PWM13set_prescalerERKh>:
}

// выбор деления входной частоты 
void PWM::set_prescaler(const uint8_t &state)
{
	TCCR1B &=~ ((1<<CS12) | (1<<CS11) | (1<<CS10));
 92c:	8e b5       	in	r24, 0x2e	; 46
 92e:	88 7f       	andi	r24, 0xF8	; 248
 930:	8e bd       	out	0x2e, r24	; 46
	switch(state)
 932:	fb 01       	movw	r30, r22
 934:	80 81       	ld	r24, Z
 936:	82 30       	cpi	r24, 0x02	; 2
 938:	99 f0       	breq	.+38     	; 0x960 <_ZN3PWM13set_prescalerERKh+0x34>
 93a:	28 f4       	brcc	.+10     	; 0x946 <_ZN3PWM13set_prescalerERKh+0x1a>
 93c:	88 23       	and	r24, r24
 93e:	41 f0       	breq	.+16     	; 0x950 <_ZN3PWM13set_prescalerERKh+0x24>
 940:	81 30       	cpi	r24, 0x01	; 1
 942:	51 f0       	breq	.+20     	; 0x958 <_ZN3PWM13set_prescalerERKh+0x2c>
 944:	08 95       	ret
 946:	83 30       	cpi	r24, 0x03	; 3
 948:	79 f0       	breq	.+30     	; 0x968 <_ZN3PWM13set_prescalerERKh+0x3c>
 94a:	84 30       	cpi	r24, 0x04	; 4
 94c:	89 f0       	breq	.+34     	; 0x970 <_ZN3PWM13set_prescalerERKh+0x44>
 94e:	08 95       	ret
	{
		case 0: TCCR1B |= (0<<CS12) | (0<<CS11) | (1<<CS10);  break;
 950:	8e b5       	in	r24, 0x2e	; 46
 952:	81 60       	ori	r24, 0x01	; 1
 954:	8e bd       	out	0x2e, r24	; 46
 956:	08 95       	ret
		case 1: TCCR1B |= (0<<CS12) | (1<<CS11) | (0<<CS10);  break;
 958:	8e b5       	in	r24, 0x2e	; 46
 95a:	82 60       	ori	r24, 0x02	; 2
 95c:	8e bd       	out	0x2e, r24	; 46
 95e:	08 95       	ret
		case 2: TCCR1B |= (0<<CS12) | (1<<CS11) | (1<<CS10);  break;
 960:	8e b5       	in	r24, 0x2e	; 46
 962:	83 60       	ori	r24, 0x03	; 3
 964:	8e bd       	out	0x2e, r24	; 46
 966:	08 95       	ret
		case 3: TCCR1B |= (1<<CS12) | (0<<CS11) | (0<<CS10);  break;
 968:	8e b5       	in	r24, 0x2e	; 46
 96a:	84 60       	ori	r24, 0x04	; 4
 96c:	8e bd       	out	0x2e, r24	; 46
 96e:	08 95       	ret
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
 970:	8e b5       	in	r24, 0x2e	; 46
 972:	85 60       	ori	r24, 0x05	; 5
 974:	8e bd       	out	0x2e, r24	; 46
 976:	08 95       	ret

00000978 <_ZN3PWM11select_modeERKh>:
		OCR1AL = 0;
	}
}

settings* PWM::select_mode(const uint8_t &mode)
{
 978:	9c 01       	movw	r18, r24
	settings* tmp;
	switch(mode)
 97a:	fb 01       	movw	r30, r22
 97c:	90 81       	ld	r25, Z
 97e:	92 30       	cpi	r25, 0x02	; 2
 980:	79 f0       	breq	.+30     	; 0x9a0 <_ZN3PWM11select_modeERKh+0x28>
 982:	18 f4       	brcc	.+6      	; 0x98a <_ZN3PWM11select_modeERKh+0x12>
 984:	91 30       	cpi	r25, 0x01	; 1
 986:	31 f0       	breq	.+12     	; 0x994 <_ZN3PWM11select_modeERKh+0x1c>
 988:	11 c0       	rjmp	.+34     	; 0x9ac <_ZN3PWM11select_modeERKh+0x34>
 98a:	93 30       	cpi	r25, 0x03	; 3
 98c:	61 f0       	breq	.+24     	; 0x9a6 <_ZN3PWM11select_modeERKh+0x2e>
 98e:	94 30       	cpi	r25, 0x04	; 4
 990:	21 f0       	breq	.+8      	; 0x99a <_ZN3PWM11select_modeERKh+0x22>
 992:	0c c0       	rjmp	.+24     	; 0x9ac <_ZN3PWM11select_modeERKh+0x34>
	{
		case FAST_PWM:				tmp = &FastPWM_settings;			break;
 994:	c9 01       	movw	r24, r18
 996:	06 96       	adiw	r24, 0x06	; 6
 998:	08 95       	ret
		case CTC:					tmp = &CTC_settings;				break;
 99a:	c9 01       	movw	r24, r18
 99c:	01 96       	adiw	r24, 0x01	; 1
 99e:	08 95       	ret
		case PHASE_CORRECT:			tmp = &PhaseCorrect_settings;		break;
 9a0:	c9 01       	movw	r24, r18
 9a2:	0b 96       	adiw	r24, 0x0b	; 11
 9a4:	08 95       	ret
		case PHASE_FREQ_CORRECT:	tmp = &PhaseCorrectFreq_settings;	break;
 9a6:	c9 01       	movw	r24, r18
 9a8:	40 96       	adiw	r24, 0x10	; 16
 9aa:	08 95       	ret
		default: return 0;
 9ac:	80 e0       	ldi	r24, 0x00	; 0
 9ae:	90 e0       	ldi	r25, 0x00	; 0
	}
	return tmp;
}
 9b0:	08 95       	ret

000009b2 <_ZN3PWM13save_settingsEv>:
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
	}
}

void PWM::save_settings()
{
 9b2:	cf 93       	push	r28
 9b4:	df 93       	push	r29
 9b6:	1f 92       	push	r1
 9b8:	cd b7       	in	r28, 0x3d	; 61
 9ba:	de b7       	in	r29, 0x3e	; 62
 9bc:	fc 01       	movw	r30, r24
	settings *tmp;
	tmp = select_mode(mode);	
 9be:	90 81       	ld	r25, Z
 9c0:	97 70       	andi	r25, 0x07	; 7
 9c2:	99 83       	std	Y+1, r25	; 0x01
 9c4:	be 01       	movw	r22, r28
 9c6:	6f 5f       	subi	r22, 0xFF	; 255
 9c8:	7f 4f       	sbci	r23, 0xFF	; 255
 9ca:	cf 01       	movw	r24, r30
 9cc:	0e 94 bc 04 	call	0x978	; 0x978 <_ZN3PWM11select_modeERKh>
 9d0:	fc 01       	movw	r30, r24
	tmp->_OCR1AH = OCR1AH;
 9d2:	8b b5       	in	r24, 0x2b	; 43
 9d4:	82 83       	std	Z+2, r24	; 0x02
	tmp->_OCR1AL = OCR1AL;
 9d6:	8a b5       	in	r24, 0x2a	; 42
 9d8:	83 83       	std	Z+3, r24	; 0x03
	tmp->save	 = true;
 9da:	81 e0       	ldi	r24, 0x01	; 1
 9dc:	84 83       	std	Z+4, r24	; 0x04
}
 9de:	0f 90       	pop	r0
 9e0:	df 91       	pop	r29
 9e2:	cf 91       	pop	r28
 9e4:	08 95       	ret

000009e6 <_ZN3PWM12set_mode_pwmENS_5_MODEE>:

void PWM::set_mode_pwm(_MODE _M)
{
 9e6:	ff 92       	push	r15
 9e8:	0f 93       	push	r16
 9ea:	1f 93       	push	r17
 9ec:	cf 93       	push	r28
 9ee:	df 93       	push	r29
 9f0:	1f 92       	push	r1
 9f2:	cd b7       	in	r28, 0x3d	; 61
 9f4:	de b7       	in	r29, 0x3e	; 62
 9f6:	8c 01       	movw	r16, r24
 9f8:	f6 2e       	mov	r15, r22
	save_settings();
 9fa:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <_ZN3PWM13save_settingsEv>
	mode = _M;
 9fe:	6f 2d       	mov	r22, r15
 a00:	67 70       	andi	r22, 0x07	; 7
 a02:	f8 01       	movw	r30, r16
 a04:	90 81       	ld	r25, Z
 a06:	98 7f       	andi	r25, 0xF8	; 248
 a08:	96 2b       	or	r25, r22
 a0a:	90 83       	st	Z, r25
	settings *mode_setting;
	mode_setting = select_mode(mode);
 a0c:	69 83       	std	Y+1, r22	; 0x01
 a0e:	be 01       	movw	r22, r28
 a10:	6f 5f       	subi	r22, 0xFF	; 255
 a12:	7f 4f       	sbci	r23, 0xFF	; 255
 a14:	c8 01       	movw	r24, r16
 a16:	0e 94 bc 04 	call	0x978	; 0x978 <_ZN3PWM11select_modeERKh>
 a1a:	fc 01       	movw	r30, r24

	TCCR1A = mode_setting->_TCCR1A;
 a1c:	80 81       	ld	r24, Z
 a1e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = mode_setting->_TCCR1B;
 a20:	81 81       	ldd	r24, Z+1	; 0x01
 a22:	8e bd       	out	0x2e, r24	; 46
	
	if (mode_setting->save)
 a24:	84 81       	ldd	r24, Z+4	; 0x04
 a26:	88 23       	and	r24, r24
 a28:	29 f0       	breq	.+10     	; 0xa34 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x4e>
	{
		OCR1AH = mode_setting->_OCR1AH;
 a2a:	82 81       	ldd	r24, Z+2	; 0x02
 a2c:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = mode_setting->_OCR1AL;
 a2e:	83 81       	ldd	r24, Z+3	; 0x03
 a30:	8a bd       	out	0x2a, r24	; 42
 a32:	02 c0       	rjmp	.+4      	; 0xa38 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x52>
	}
	else
	{
		OCR1AH = 0;
 a34:	1b bc       	out	0x2b, r1	; 43
		OCR1AL = 0;
 a36:	1a bc       	out	0x2a, r1	; 42
	}
}
 a38:	0f 90       	pop	r0
 a3a:	df 91       	pop	r29
 a3c:	cf 91       	pop	r28
 a3e:	1f 91       	pop	r17
 a40:	0f 91       	pop	r16
 a42:	ff 90       	pop	r15
 a44:	08 95       	ret

00000a46 <_ZN3PWMD1Ev>:
}


PWM::~PWM()
{
	TIMSK	&=~ (1<<OCIE1A);
 a46:	89 b7       	in	r24, 0x39	; 57
 a48:	8f 7e       	andi	r24, 0xEF	; 239
 a4a:	89 bf       	out	0x39, r24	; 57
	TCCR1A	= 0;
 a4c:	1f bc       	out	0x2f, r1	; 47
	TCCR1B	= 0;
 a4e:	1e bc       	out	0x2e, r1	; 46
	DDRD	&=~ OC1A_bit;
 a50:	8d 98       	cbi	0x11, 5	; 17
	TCNT1H	= 0;	TCNT1L = 0;									// обнуление счётного регистра
 a52:	1d bc       	out	0x2d, r1	; 45
 a54:	1c bc       	out	0x2c, r1	; 44
	OCR1AH	= 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
 a56:	1b bc       	out	0x2b, r1	; 43
 a58:	1a bc       	out	0x2a, r1	; 42
 a5a:	08 95       	ret

00000a5c <__tablejump2__>:
 a5c:	ee 0f       	add	r30, r30
 a5e:	ff 1f       	adc	r31, r31
 a60:	05 90       	lpm	r0, Z+
 a62:	f4 91       	lpm	r31, Z
 a64:	e0 2d       	mov	r30, r0
 a66:	09 94       	ijmp

00000a68 <vfprintf>:
 a68:	ac e0       	ldi	r26, 0x0C	; 12
 a6a:	b0 e0       	ldi	r27, 0x00	; 0
 a6c:	ea e3       	ldi	r30, 0x3A	; 58
 a6e:	f5 e0       	ldi	r31, 0x05	; 5
 a70:	0c 94 b2 07 	jmp	0xf64	; 0xf64 <__prologue_saves__>
 a74:	7c 01       	movw	r14, r24
 a76:	6b 01       	movw	r12, r22
 a78:	8a 01       	movw	r16, r20
 a7a:	fc 01       	movw	r30, r24
 a7c:	17 82       	std	Z+7, r1	; 0x07
 a7e:	16 82       	std	Z+6, r1	; 0x06
 a80:	83 81       	ldd	r24, Z+3	; 0x03
 a82:	81 ff       	sbrs	r24, 1
 a84:	bd c1       	rjmp	.+890    	; 0xe00 <vfprintf+0x398>
 a86:	ce 01       	movw	r24, r28
 a88:	01 96       	adiw	r24, 0x01	; 1
 a8a:	4c 01       	movw	r8, r24
 a8c:	f7 01       	movw	r30, r14
 a8e:	93 81       	ldd	r25, Z+3	; 0x03
 a90:	f6 01       	movw	r30, r12
 a92:	93 fd       	sbrc	r25, 3
 a94:	85 91       	lpm	r24, Z+
 a96:	93 ff       	sbrs	r25, 3
 a98:	81 91       	ld	r24, Z+
 a9a:	6f 01       	movw	r12, r30
 a9c:	88 23       	and	r24, r24
 a9e:	09 f4       	brne	.+2      	; 0xaa2 <vfprintf+0x3a>
 aa0:	ab c1       	rjmp	.+854    	; 0xdf8 <vfprintf+0x390>
 aa2:	85 32       	cpi	r24, 0x25	; 37
 aa4:	39 f4       	brne	.+14     	; 0xab4 <vfprintf+0x4c>
 aa6:	93 fd       	sbrc	r25, 3
 aa8:	85 91       	lpm	r24, Z+
 aaa:	93 ff       	sbrs	r25, 3
 aac:	81 91       	ld	r24, Z+
 aae:	6f 01       	movw	r12, r30
 ab0:	85 32       	cpi	r24, 0x25	; 37
 ab2:	29 f4       	brne	.+10     	; 0xabe <vfprintf+0x56>
 ab4:	b7 01       	movw	r22, r14
 ab6:	90 e0       	ldi	r25, 0x00	; 0
 ab8:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 abc:	e7 cf       	rjmp	.-50     	; 0xa8c <vfprintf+0x24>
 abe:	51 2c       	mov	r5, r1
 ac0:	31 2c       	mov	r3, r1
 ac2:	20 e0       	ldi	r18, 0x00	; 0
 ac4:	20 32       	cpi	r18, 0x20	; 32
 ac6:	a0 f4       	brcc	.+40     	; 0xaf0 <vfprintf+0x88>
 ac8:	8b 32       	cpi	r24, 0x2B	; 43
 aca:	69 f0       	breq	.+26     	; 0xae6 <vfprintf+0x7e>
 acc:	30 f4       	brcc	.+12     	; 0xada <vfprintf+0x72>
 ace:	80 32       	cpi	r24, 0x20	; 32
 ad0:	59 f0       	breq	.+22     	; 0xae8 <vfprintf+0x80>
 ad2:	83 32       	cpi	r24, 0x23	; 35
 ad4:	69 f4       	brne	.+26     	; 0xaf0 <vfprintf+0x88>
 ad6:	20 61       	ori	r18, 0x10	; 16
 ad8:	2c c0       	rjmp	.+88     	; 0xb32 <vfprintf+0xca>
 ada:	8d 32       	cpi	r24, 0x2D	; 45
 adc:	39 f0       	breq	.+14     	; 0xaec <vfprintf+0x84>
 ade:	80 33       	cpi	r24, 0x30	; 48
 ae0:	39 f4       	brne	.+14     	; 0xaf0 <vfprintf+0x88>
 ae2:	21 60       	ori	r18, 0x01	; 1
 ae4:	26 c0       	rjmp	.+76     	; 0xb32 <vfprintf+0xca>
 ae6:	22 60       	ori	r18, 0x02	; 2
 ae8:	24 60       	ori	r18, 0x04	; 4
 aea:	23 c0       	rjmp	.+70     	; 0xb32 <vfprintf+0xca>
 aec:	28 60       	ori	r18, 0x08	; 8
 aee:	21 c0       	rjmp	.+66     	; 0xb32 <vfprintf+0xca>
 af0:	27 fd       	sbrc	r18, 7
 af2:	27 c0       	rjmp	.+78     	; 0xb42 <vfprintf+0xda>
 af4:	30 ed       	ldi	r19, 0xD0	; 208
 af6:	38 0f       	add	r19, r24
 af8:	3a 30       	cpi	r19, 0x0A	; 10
 afa:	78 f4       	brcc	.+30     	; 0xb1a <vfprintf+0xb2>
 afc:	26 ff       	sbrs	r18, 6
 afe:	06 c0       	rjmp	.+12     	; 0xb0c <vfprintf+0xa4>
 b00:	fa e0       	ldi	r31, 0x0A	; 10
 b02:	5f 9e       	mul	r5, r31
 b04:	30 0d       	add	r19, r0
 b06:	11 24       	eor	r1, r1
 b08:	53 2e       	mov	r5, r19
 b0a:	13 c0       	rjmp	.+38     	; 0xb32 <vfprintf+0xca>
 b0c:	8a e0       	ldi	r24, 0x0A	; 10
 b0e:	38 9e       	mul	r3, r24
 b10:	30 0d       	add	r19, r0
 b12:	11 24       	eor	r1, r1
 b14:	33 2e       	mov	r3, r19
 b16:	20 62       	ori	r18, 0x20	; 32
 b18:	0c c0       	rjmp	.+24     	; 0xb32 <vfprintf+0xca>
 b1a:	8e 32       	cpi	r24, 0x2E	; 46
 b1c:	21 f4       	brne	.+8      	; 0xb26 <vfprintf+0xbe>
 b1e:	26 fd       	sbrc	r18, 6
 b20:	6b c1       	rjmp	.+726    	; 0xdf8 <vfprintf+0x390>
 b22:	20 64       	ori	r18, 0x40	; 64
 b24:	06 c0       	rjmp	.+12     	; 0xb32 <vfprintf+0xca>
 b26:	8c 36       	cpi	r24, 0x6C	; 108
 b28:	11 f4       	brne	.+4      	; 0xb2e <vfprintf+0xc6>
 b2a:	20 68       	ori	r18, 0x80	; 128
 b2c:	02 c0       	rjmp	.+4      	; 0xb32 <vfprintf+0xca>
 b2e:	88 36       	cpi	r24, 0x68	; 104
 b30:	41 f4       	brne	.+16     	; 0xb42 <vfprintf+0xda>
 b32:	f6 01       	movw	r30, r12
 b34:	93 fd       	sbrc	r25, 3
 b36:	85 91       	lpm	r24, Z+
 b38:	93 ff       	sbrs	r25, 3
 b3a:	81 91       	ld	r24, Z+
 b3c:	6f 01       	movw	r12, r30
 b3e:	81 11       	cpse	r24, r1
 b40:	c1 cf       	rjmp	.-126    	; 0xac4 <vfprintf+0x5c>
 b42:	98 2f       	mov	r25, r24
 b44:	9f 7d       	andi	r25, 0xDF	; 223
 b46:	95 54       	subi	r25, 0x45	; 69
 b48:	93 30       	cpi	r25, 0x03	; 3
 b4a:	28 f4       	brcc	.+10     	; 0xb56 <vfprintf+0xee>
 b4c:	0c 5f       	subi	r16, 0xFC	; 252
 b4e:	1f 4f       	sbci	r17, 0xFF	; 255
 b50:	ff e3       	ldi	r31, 0x3F	; 63
 b52:	f9 83       	std	Y+1, r31	; 0x01
 b54:	0d c0       	rjmp	.+26     	; 0xb70 <vfprintf+0x108>
 b56:	83 36       	cpi	r24, 0x63	; 99
 b58:	31 f0       	breq	.+12     	; 0xb66 <vfprintf+0xfe>
 b5a:	83 37       	cpi	r24, 0x73	; 115
 b5c:	71 f0       	breq	.+28     	; 0xb7a <vfprintf+0x112>
 b5e:	83 35       	cpi	r24, 0x53	; 83
 b60:	09 f0       	breq	.+2      	; 0xb64 <vfprintf+0xfc>
 b62:	5b c0       	rjmp	.+182    	; 0xc1a <vfprintf+0x1b2>
 b64:	22 c0       	rjmp	.+68     	; 0xbaa <vfprintf+0x142>
 b66:	f8 01       	movw	r30, r16
 b68:	80 81       	ld	r24, Z
 b6a:	89 83       	std	Y+1, r24	; 0x01
 b6c:	0e 5f       	subi	r16, 0xFE	; 254
 b6e:	1f 4f       	sbci	r17, 0xFF	; 255
 b70:	44 24       	eor	r4, r4
 b72:	43 94       	inc	r4
 b74:	51 2c       	mov	r5, r1
 b76:	54 01       	movw	r10, r8
 b78:	15 c0       	rjmp	.+42     	; 0xba4 <vfprintf+0x13c>
 b7a:	38 01       	movw	r6, r16
 b7c:	f2 e0       	ldi	r31, 0x02	; 2
 b7e:	6f 0e       	add	r6, r31
 b80:	71 1c       	adc	r7, r1
 b82:	f8 01       	movw	r30, r16
 b84:	a0 80       	ld	r10, Z
 b86:	b1 80       	ldd	r11, Z+1	; 0x01
 b88:	26 ff       	sbrs	r18, 6
 b8a:	03 c0       	rjmp	.+6      	; 0xb92 <vfprintf+0x12a>
 b8c:	65 2d       	mov	r22, r5
 b8e:	70 e0       	ldi	r23, 0x00	; 0
 b90:	02 c0       	rjmp	.+4      	; 0xb96 <vfprintf+0x12e>
 b92:	6f ef       	ldi	r22, 0xFF	; 255
 b94:	7f ef       	ldi	r23, 0xFF	; 255
 b96:	c5 01       	movw	r24, r10
 b98:	2c 87       	std	Y+12, r18	; 0x0c
 b9a:	0e 94 11 07 	call	0xe22	; 0xe22 <strnlen>
 b9e:	2c 01       	movw	r4, r24
 ba0:	83 01       	movw	r16, r6
 ba2:	2c 85       	ldd	r18, Y+12	; 0x0c
 ba4:	2f 77       	andi	r18, 0x7F	; 127
 ba6:	22 2e       	mov	r2, r18
 ba8:	17 c0       	rjmp	.+46     	; 0xbd8 <vfprintf+0x170>
 baa:	38 01       	movw	r6, r16
 bac:	f2 e0       	ldi	r31, 0x02	; 2
 bae:	6f 0e       	add	r6, r31
 bb0:	71 1c       	adc	r7, r1
 bb2:	f8 01       	movw	r30, r16
 bb4:	a0 80       	ld	r10, Z
 bb6:	b1 80       	ldd	r11, Z+1	; 0x01
 bb8:	26 ff       	sbrs	r18, 6
 bba:	03 c0       	rjmp	.+6      	; 0xbc2 <vfprintf+0x15a>
 bbc:	65 2d       	mov	r22, r5
 bbe:	70 e0       	ldi	r23, 0x00	; 0
 bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <vfprintf+0x15e>
 bc2:	6f ef       	ldi	r22, 0xFF	; 255
 bc4:	7f ef       	ldi	r23, 0xFF	; 255
 bc6:	c5 01       	movw	r24, r10
 bc8:	2c 87       	std	Y+12, r18	; 0x0c
 bca:	0e 94 06 07 	call	0xe0c	; 0xe0c <strnlen_P>
 bce:	2c 01       	movw	r4, r24
 bd0:	2c 85       	ldd	r18, Y+12	; 0x0c
 bd2:	20 68       	ori	r18, 0x80	; 128
 bd4:	22 2e       	mov	r2, r18
 bd6:	83 01       	movw	r16, r6
 bd8:	23 fc       	sbrc	r2, 3
 bda:	1b c0       	rjmp	.+54     	; 0xc12 <vfprintf+0x1aa>
 bdc:	83 2d       	mov	r24, r3
 bde:	90 e0       	ldi	r25, 0x00	; 0
 be0:	48 16       	cp	r4, r24
 be2:	59 06       	cpc	r5, r25
 be4:	b0 f4       	brcc	.+44     	; 0xc12 <vfprintf+0x1aa>
 be6:	b7 01       	movw	r22, r14
 be8:	80 e2       	ldi	r24, 0x20	; 32
 bea:	90 e0       	ldi	r25, 0x00	; 0
 bec:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 bf0:	3a 94       	dec	r3
 bf2:	f4 cf       	rjmp	.-24     	; 0xbdc <vfprintf+0x174>
 bf4:	f5 01       	movw	r30, r10
 bf6:	27 fc       	sbrc	r2, 7
 bf8:	85 91       	lpm	r24, Z+
 bfa:	27 fe       	sbrs	r2, 7
 bfc:	81 91       	ld	r24, Z+
 bfe:	5f 01       	movw	r10, r30
 c00:	b7 01       	movw	r22, r14
 c02:	90 e0       	ldi	r25, 0x00	; 0
 c04:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 c08:	31 10       	cpse	r3, r1
 c0a:	3a 94       	dec	r3
 c0c:	f1 e0       	ldi	r31, 0x01	; 1
 c0e:	4f 1a       	sub	r4, r31
 c10:	51 08       	sbc	r5, r1
 c12:	41 14       	cp	r4, r1
 c14:	51 04       	cpc	r5, r1
 c16:	71 f7       	brne	.-36     	; 0xbf4 <vfprintf+0x18c>
 c18:	e5 c0       	rjmp	.+458    	; 0xde4 <vfprintf+0x37c>
 c1a:	84 36       	cpi	r24, 0x64	; 100
 c1c:	11 f0       	breq	.+4      	; 0xc22 <vfprintf+0x1ba>
 c1e:	89 36       	cpi	r24, 0x69	; 105
 c20:	39 f5       	brne	.+78     	; 0xc70 <vfprintf+0x208>
 c22:	f8 01       	movw	r30, r16
 c24:	27 ff       	sbrs	r18, 7
 c26:	07 c0       	rjmp	.+14     	; 0xc36 <vfprintf+0x1ce>
 c28:	60 81       	ld	r22, Z
 c2a:	71 81       	ldd	r23, Z+1	; 0x01
 c2c:	82 81       	ldd	r24, Z+2	; 0x02
 c2e:	93 81       	ldd	r25, Z+3	; 0x03
 c30:	0c 5f       	subi	r16, 0xFC	; 252
 c32:	1f 4f       	sbci	r17, 0xFF	; 255
 c34:	08 c0       	rjmp	.+16     	; 0xc46 <vfprintf+0x1de>
 c36:	60 81       	ld	r22, Z
 c38:	71 81       	ldd	r23, Z+1	; 0x01
 c3a:	07 2e       	mov	r0, r23
 c3c:	00 0c       	add	r0, r0
 c3e:	88 0b       	sbc	r24, r24
 c40:	99 0b       	sbc	r25, r25
 c42:	0e 5f       	subi	r16, 0xFE	; 254
 c44:	1f 4f       	sbci	r17, 0xFF	; 255
 c46:	2f 76       	andi	r18, 0x6F	; 111
 c48:	72 2e       	mov	r7, r18
 c4a:	97 ff       	sbrs	r25, 7
 c4c:	09 c0       	rjmp	.+18     	; 0xc60 <vfprintf+0x1f8>
 c4e:	90 95       	com	r25
 c50:	80 95       	com	r24
 c52:	70 95       	com	r23
 c54:	61 95       	neg	r22
 c56:	7f 4f       	sbci	r23, 0xFF	; 255
 c58:	8f 4f       	sbci	r24, 0xFF	; 255
 c5a:	9f 4f       	sbci	r25, 0xFF	; 255
 c5c:	20 68       	ori	r18, 0x80	; 128
 c5e:	72 2e       	mov	r7, r18
 c60:	2a e0       	ldi	r18, 0x0A	; 10
 c62:	30 e0       	ldi	r19, 0x00	; 0
 c64:	a4 01       	movw	r20, r8
 c66:	0e 94 54 07 	call	0xea8	; 0xea8 <__ultoa_invert>
 c6a:	a8 2e       	mov	r10, r24
 c6c:	a8 18       	sub	r10, r8
 c6e:	44 c0       	rjmp	.+136    	; 0xcf8 <vfprintf+0x290>
 c70:	85 37       	cpi	r24, 0x75	; 117
 c72:	29 f4       	brne	.+10     	; 0xc7e <vfprintf+0x216>
 c74:	2f 7e       	andi	r18, 0xEF	; 239
 c76:	b2 2e       	mov	r11, r18
 c78:	2a e0       	ldi	r18, 0x0A	; 10
 c7a:	30 e0       	ldi	r19, 0x00	; 0
 c7c:	25 c0       	rjmp	.+74     	; 0xcc8 <vfprintf+0x260>
 c7e:	f2 2f       	mov	r31, r18
 c80:	f9 7f       	andi	r31, 0xF9	; 249
 c82:	bf 2e       	mov	r11, r31
 c84:	8f 36       	cpi	r24, 0x6F	; 111
 c86:	c1 f0       	breq	.+48     	; 0xcb8 <vfprintf+0x250>
 c88:	18 f4       	brcc	.+6      	; 0xc90 <vfprintf+0x228>
 c8a:	88 35       	cpi	r24, 0x58	; 88
 c8c:	79 f0       	breq	.+30     	; 0xcac <vfprintf+0x244>
 c8e:	b4 c0       	rjmp	.+360    	; 0xdf8 <vfprintf+0x390>
 c90:	80 37       	cpi	r24, 0x70	; 112
 c92:	19 f0       	breq	.+6      	; 0xc9a <vfprintf+0x232>
 c94:	88 37       	cpi	r24, 0x78	; 120
 c96:	21 f0       	breq	.+8      	; 0xca0 <vfprintf+0x238>
 c98:	af c0       	rjmp	.+350    	; 0xdf8 <vfprintf+0x390>
 c9a:	2f 2f       	mov	r18, r31
 c9c:	20 61       	ori	r18, 0x10	; 16
 c9e:	b2 2e       	mov	r11, r18
 ca0:	b4 fe       	sbrs	r11, 4
 ca2:	0d c0       	rjmp	.+26     	; 0xcbe <vfprintf+0x256>
 ca4:	8b 2d       	mov	r24, r11
 ca6:	84 60       	ori	r24, 0x04	; 4
 ca8:	b8 2e       	mov	r11, r24
 caa:	09 c0       	rjmp	.+18     	; 0xcbe <vfprintf+0x256>
 cac:	24 ff       	sbrs	r18, 4
 cae:	0a c0       	rjmp	.+20     	; 0xcc4 <vfprintf+0x25c>
 cb0:	9f 2f       	mov	r25, r31
 cb2:	96 60       	ori	r25, 0x06	; 6
 cb4:	b9 2e       	mov	r11, r25
 cb6:	06 c0       	rjmp	.+12     	; 0xcc4 <vfprintf+0x25c>
 cb8:	28 e0       	ldi	r18, 0x08	; 8
 cba:	30 e0       	ldi	r19, 0x00	; 0
 cbc:	05 c0       	rjmp	.+10     	; 0xcc8 <vfprintf+0x260>
 cbe:	20 e1       	ldi	r18, 0x10	; 16
 cc0:	30 e0       	ldi	r19, 0x00	; 0
 cc2:	02 c0       	rjmp	.+4      	; 0xcc8 <vfprintf+0x260>
 cc4:	20 e1       	ldi	r18, 0x10	; 16
 cc6:	32 e0       	ldi	r19, 0x02	; 2
 cc8:	f8 01       	movw	r30, r16
 cca:	b7 fe       	sbrs	r11, 7
 ccc:	07 c0       	rjmp	.+14     	; 0xcdc <vfprintf+0x274>
 cce:	60 81       	ld	r22, Z
 cd0:	71 81       	ldd	r23, Z+1	; 0x01
 cd2:	82 81       	ldd	r24, Z+2	; 0x02
 cd4:	93 81       	ldd	r25, Z+3	; 0x03
 cd6:	0c 5f       	subi	r16, 0xFC	; 252
 cd8:	1f 4f       	sbci	r17, 0xFF	; 255
 cda:	06 c0       	rjmp	.+12     	; 0xce8 <vfprintf+0x280>
 cdc:	60 81       	ld	r22, Z
 cde:	71 81       	ldd	r23, Z+1	; 0x01
 ce0:	80 e0       	ldi	r24, 0x00	; 0
 ce2:	90 e0       	ldi	r25, 0x00	; 0
 ce4:	0e 5f       	subi	r16, 0xFE	; 254
 ce6:	1f 4f       	sbci	r17, 0xFF	; 255
 ce8:	a4 01       	movw	r20, r8
 cea:	0e 94 54 07 	call	0xea8	; 0xea8 <__ultoa_invert>
 cee:	a8 2e       	mov	r10, r24
 cf0:	a8 18       	sub	r10, r8
 cf2:	fb 2d       	mov	r31, r11
 cf4:	ff 77       	andi	r31, 0x7F	; 127
 cf6:	7f 2e       	mov	r7, r31
 cf8:	76 fe       	sbrs	r7, 6
 cfa:	0b c0       	rjmp	.+22     	; 0xd12 <vfprintf+0x2aa>
 cfc:	37 2d       	mov	r19, r7
 cfe:	3e 7f       	andi	r19, 0xFE	; 254
 d00:	a5 14       	cp	r10, r5
 d02:	50 f4       	brcc	.+20     	; 0xd18 <vfprintf+0x2b0>
 d04:	74 fe       	sbrs	r7, 4
 d06:	0a c0       	rjmp	.+20     	; 0xd1c <vfprintf+0x2b4>
 d08:	72 fc       	sbrc	r7, 2
 d0a:	08 c0       	rjmp	.+16     	; 0xd1c <vfprintf+0x2b4>
 d0c:	37 2d       	mov	r19, r7
 d0e:	3e 7e       	andi	r19, 0xEE	; 238
 d10:	05 c0       	rjmp	.+10     	; 0xd1c <vfprintf+0x2b4>
 d12:	ba 2c       	mov	r11, r10
 d14:	37 2d       	mov	r19, r7
 d16:	03 c0       	rjmp	.+6      	; 0xd1e <vfprintf+0x2b6>
 d18:	ba 2c       	mov	r11, r10
 d1a:	01 c0       	rjmp	.+2      	; 0xd1e <vfprintf+0x2b6>
 d1c:	b5 2c       	mov	r11, r5
 d1e:	34 ff       	sbrs	r19, 4
 d20:	0d c0       	rjmp	.+26     	; 0xd3c <vfprintf+0x2d4>
 d22:	fe 01       	movw	r30, r28
 d24:	ea 0d       	add	r30, r10
 d26:	f1 1d       	adc	r31, r1
 d28:	80 81       	ld	r24, Z
 d2a:	80 33       	cpi	r24, 0x30	; 48
 d2c:	11 f4       	brne	.+4      	; 0xd32 <vfprintf+0x2ca>
 d2e:	39 7e       	andi	r19, 0xE9	; 233
 d30:	09 c0       	rjmp	.+18     	; 0xd44 <vfprintf+0x2dc>
 d32:	32 ff       	sbrs	r19, 2
 d34:	06 c0       	rjmp	.+12     	; 0xd42 <vfprintf+0x2da>
 d36:	b3 94       	inc	r11
 d38:	b3 94       	inc	r11
 d3a:	04 c0       	rjmp	.+8      	; 0xd44 <vfprintf+0x2dc>
 d3c:	83 2f       	mov	r24, r19
 d3e:	86 78       	andi	r24, 0x86	; 134
 d40:	09 f0       	breq	.+2      	; 0xd44 <vfprintf+0x2dc>
 d42:	b3 94       	inc	r11
 d44:	33 fd       	sbrc	r19, 3
 d46:	13 c0       	rjmp	.+38     	; 0xd6e <vfprintf+0x306>
 d48:	30 ff       	sbrs	r19, 0
 d4a:	06 c0       	rjmp	.+12     	; 0xd58 <vfprintf+0x2f0>
 d4c:	5a 2c       	mov	r5, r10
 d4e:	b3 14       	cp	r11, r3
 d50:	18 f4       	brcc	.+6      	; 0xd58 <vfprintf+0x2f0>
 d52:	53 0c       	add	r5, r3
 d54:	5b 18       	sub	r5, r11
 d56:	b3 2c       	mov	r11, r3
 d58:	b3 14       	cp	r11, r3
 d5a:	68 f4       	brcc	.+26     	; 0xd76 <vfprintf+0x30e>
 d5c:	b7 01       	movw	r22, r14
 d5e:	80 e2       	ldi	r24, 0x20	; 32
 d60:	90 e0       	ldi	r25, 0x00	; 0
 d62:	3c 87       	std	Y+12, r19	; 0x0c
 d64:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 d68:	b3 94       	inc	r11
 d6a:	3c 85       	ldd	r19, Y+12	; 0x0c
 d6c:	f5 cf       	rjmp	.-22     	; 0xd58 <vfprintf+0x2f0>
 d6e:	b3 14       	cp	r11, r3
 d70:	10 f4       	brcc	.+4      	; 0xd76 <vfprintf+0x30e>
 d72:	3b 18       	sub	r3, r11
 d74:	01 c0       	rjmp	.+2      	; 0xd78 <vfprintf+0x310>
 d76:	31 2c       	mov	r3, r1
 d78:	34 ff       	sbrs	r19, 4
 d7a:	12 c0       	rjmp	.+36     	; 0xda0 <vfprintf+0x338>
 d7c:	b7 01       	movw	r22, r14
 d7e:	80 e3       	ldi	r24, 0x30	; 48
 d80:	90 e0       	ldi	r25, 0x00	; 0
 d82:	3c 87       	std	Y+12, r19	; 0x0c
 d84:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 d88:	3c 85       	ldd	r19, Y+12	; 0x0c
 d8a:	32 ff       	sbrs	r19, 2
 d8c:	17 c0       	rjmp	.+46     	; 0xdbc <vfprintf+0x354>
 d8e:	31 fd       	sbrc	r19, 1
 d90:	03 c0       	rjmp	.+6      	; 0xd98 <vfprintf+0x330>
 d92:	88 e7       	ldi	r24, 0x78	; 120
 d94:	90 e0       	ldi	r25, 0x00	; 0
 d96:	02 c0       	rjmp	.+4      	; 0xd9c <vfprintf+0x334>
 d98:	88 e5       	ldi	r24, 0x58	; 88
 d9a:	90 e0       	ldi	r25, 0x00	; 0
 d9c:	b7 01       	movw	r22, r14
 d9e:	0c c0       	rjmp	.+24     	; 0xdb8 <vfprintf+0x350>
 da0:	83 2f       	mov	r24, r19
 da2:	86 78       	andi	r24, 0x86	; 134
 da4:	59 f0       	breq	.+22     	; 0xdbc <vfprintf+0x354>
 da6:	31 ff       	sbrs	r19, 1
 da8:	02 c0       	rjmp	.+4      	; 0xdae <vfprintf+0x346>
 daa:	8b e2       	ldi	r24, 0x2B	; 43
 dac:	01 c0       	rjmp	.+2      	; 0xdb0 <vfprintf+0x348>
 dae:	80 e2       	ldi	r24, 0x20	; 32
 db0:	37 fd       	sbrc	r19, 7
 db2:	8d e2       	ldi	r24, 0x2D	; 45
 db4:	b7 01       	movw	r22, r14
 db6:	90 e0       	ldi	r25, 0x00	; 0
 db8:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 dbc:	a5 14       	cp	r10, r5
 dbe:	38 f4       	brcc	.+14     	; 0xdce <vfprintf+0x366>
 dc0:	b7 01       	movw	r22, r14
 dc2:	80 e3       	ldi	r24, 0x30	; 48
 dc4:	90 e0       	ldi	r25, 0x00	; 0
 dc6:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 dca:	5a 94       	dec	r5
 dcc:	f7 cf       	rjmp	.-18     	; 0xdbc <vfprintf+0x354>
 dce:	aa 94       	dec	r10
 dd0:	f4 01       	movw	r30, r8
 dd2:	ea 0d       	add	r30, r10
 dd4:	f1 1d       	adc	r31, r1
 dd6:	80 81       	ld	r24, Z
 dd8:	b7 01       	movw	r22, r14
 dda:	90 e0       	ldi	r25, 0x00	; 0
 ddc:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 de0:	a1 10       	cpse	r10, r1
 de2:	f5 cf       	rjmp	.-22     	; 0xdce <vfprintf+0x366>
 de4:	33 20       	and	r3, r3
 de6:	09 f4       	brne	.+2      	; 0xdea <vfprintf+0x382>
 de8:	51 ce       	rjmp	.-862    	; 0xa8c <vfprintf+0x24>
 dea:	b7 01       	movw	r22, r14
 dec:	80 e2       	ldi	r24, 0x20	; 32
 dee:	90 e0       	ldi	r25, 0x00	; 0
 df0:	0e 94 1c 07 	call	0xe38	; 0xe38 <fputc>
 df4:	3a 94       	dec	r3
 df6:	f6 cf       	rjmp	.-20     	; 0xde4 <vfprintf+0x37c>
 df8:	f7 01       	movw	r30, r14
 dfa:	86 81       	ldd	r24, Z+6	; 0x06
 dfc:	97 81       	ldd	r25, Z+7	; 0x07
 dfe:	02 c0       	rjmp	.+4      	; 0xe04 <vfprintf+0x39c>
 e00:	8f ef       	ldi	r24, 0xFF	; 255
 e02:	9f ef       	ldi	r25, 0xFF	; 255
 e04:	2c 96       	adiw	r28, 0x0c	; 12
 e06:	e2 e1       	ldi	r30, 0x12	; 18
 e08:	0c 94 ce 07 	jmp	0xf9c	; 0xf9c <__epilogue_restores__>

00000e0c <strnlen_P>:
 e0c:	fc 01       	movw	r30, r24
 e0e:	05 90       	lpm	r0, Z+
 e10:	61 50       	subi	r22, 0x01	; 1
 e12:	70 40       	sbci	r23, 0x00	; 0
 e14:	01 10       	cpse	r0, r1
 e16:	d8 f7       	brcc	.-10     	; 0xe0e <strnlen_P+0x2>
 e18:	80 95       	com	r24
 e1a:	90 95       	com	r25
 e1c:	8e 0f       	add	r24, r30
 e1e:	9f 1f       	adc	r25, r31
 e20:	08 95       	ret

00000e22 <strnlen>:
 e22:	fc 01       	movw	r30, r24
 e24:	61 50       	subi	r22, 0x01	; 1
 e26:	70 40       	sbci	r23, 0x00	; 0
 e28:	01 90       	ld	r0, Z+
 e2a:	01 10       	cpse	r0, r1
 e2c:	d8 f7       	brcc	.-10     	; 0xe24 <strnlen+0x2>
 e2e:	80 95       	com	r24
 e30:	90 95       	com	r25
 e32:	8e 0f       	add	r24, r30
 e34:	9f 1f       	adc	r25, r31
 e36:	08 95       	ret

00000e38 <fputc>:
 e38:	0f 93       	push	r16
 e3a:	1f 93       	push	r17
 e3c:	cf 93       	push	r28
 e3e:	df 93       	push	r29
 e40:	fb 01       	movw	r30, r22
 e42:	23 81       	ldd	r18, Z+3	; 0x03
 e44:	21 fd       	sbrc	r18, 1
 e46:	03 c0       	rjmp	.+6      	; 0xe4e <fputc+0x16>
 e48:	8f ef       	ldi	r24, 0xFF	; 255
 e4a:	9f ef       	ldi	r25, 0xFF	; 255
 e4c:	28 c0       	rjmp	.+80     	; 0xe9e <fputc+0x66>
 e4e:	22 ff       	sbrs	r18, 2
 e50:	16 c0       	rjmp	.+44     	; 0xe7e <fputc+0x46>
 e52:	46 81       	ldd	r20, Z+6	; 0x06
 e54:	57 81       	ldd	r21, Z+7	; 0x07
 e56:	24 81       	ldd	r18, Z+4	; 0x04
 e58:	35 81       	ldd	r19, Z+5	; 0x05
 e5a:	42 17       	cp	r20, r18
 e5c:	53 07       	cpc	r21, r19
 e5e:	44 f4       	brge	.+16     	; 0xe70 <fputc+0x38>
 e60:	a0 81       	ld	r26, Z
 e62:	b1 81       	ldd	r27, Z+1	; 0x01
 e64:	9d 01       	movw	r18, r26
 e66:	2f 5f       	subi	r18, 0xFF	; 255
 e68:	3f 4f       	sbci	r19, 0xFF	; 255
 e6a:	31 83       	std	Z+1, r19	; 0x01
 e6c:	20 83       	st	Z, r18
 e6e:	8c 93       	st	X, r24
 e70:	26 81       	ldd	r18, Z+6	; 0x06
 e72:	37 81       	ldd	r19, Z+7	; 0x07
 e74:	2f 5f       	subi	r18, 0xFF	; 255
 e76:	3f 4f       	sbci	r19, 0xFF	; 255
 e78:	37 83       	std	Z+7, r19	; 0x07
 e7a:	26 83       	std	Z+6, r18	; 0x06
 e7c:	10 c0       	rjmp	.+32     	; 0xe9e <fputc+0x66>
 e7e:	eb 01       	movw	r28, r22
 e80:	09 2f       	mov	r16, r25
 e82:	18 2f       	mov	r17, r24
 e84:	00 84       	ldd	r0, Z+8	; 0x08
 e86:	f1 85       	ldd	r31, Z+9	; 0x09
 e88:	e0 2d       	mov	r30, r0
 e8a:	09 95       	icall
 e8c:	89 2b       	or	r24, r25
 e8e:	e1 f6       	brne	.-72     	; 0xe48 <fputc+0x10>
 e90:	8e 81       	ldd	r24, Y+6	; 0x06
 e92:	9f 81       	ldd	r25, Y+7	; 0x07
 e94:	01 96       	adiw	r24, 0x01	; 1
 e96:	9f 83       	std	Y+7, r25	; 0x07
 e98:	8e 83       	std	Y+6, r24	; 0x06
 e9a:	81 2f       	mov	r24, r17
 e9c:	90 2f       	mov	r25, r16
 e9e:	df 91       	pop	r29
 ea0:	cf 91       	pop	r28
 ea2:	1f 91       	pop	r17
 ea4:	0f 91       	pop	r16
 ea6:	08 95       	ret

00000ea8 <__ultoa_invert>:
 ea8:	fa 01       	movw	r30, r20
 eaa:	aa 27       	eor	r26, r26
 eac:	28 30       	cpi	r18, 0x08	; 8
 eae:	51 f1       	breq	.+84     	; 0xf04 <__ultoa_invert+0x5c>
 eb0:	20 31       	cpi	r18, 0x10	; 16
 eb2:	81 f1       	breq	.+96     	; 0xf14 <__ultoa_invert+0x6c>
 eb4:	e8 94       	clt
 eb6:	6f 93       	push	r22
 eb8:	6e 7f       	andi	r22, 0xFE	; 254
 eba:	6e 5f       	subi	r22, 0xFE	; 254
 ebc:	7f 4f       	sbci	r23, 0xFF	; 255
 ebe:	8f 4f       	sbci	r24, 0xFF	; 255
 ec0:	9f 4f       	sbci	r25, 0xFF	; 255
 ec2:	af 4f       	sbci	r26, 0xFF	; 255
 ec4:	b1 e0       	ldi	r27, 0x01	; 1
 ec6:	3e d0       	rcall	.+124    	; 0xf44 <__ultoa_invert+0x9c>
 ec8:	b4 e0       	ldi	r27, 0x04	; 4
 eca:	3c d0       	rcall	.+120    	; 0xf44 <__ultoa_invert+0x9c>
 ecc:	67 0f       	add	r22, r23
 ece:	78 1f       	adc	r23, r24
 ed0:	89 1f       	adc	r24, r25
 ed2:	9a 1f       	adc	r25, r26
 ed4:	a1 1d       	adc	r26, r1
 ed6:	68 0f       	add	r22, r24
 ed8:	79 1f       	adc	r23, r25
 eda:	8a 1f       	adc	r24, r26
 edc:	91 1d       	adc	r25, r1
 ede:	a1 1d       	adc	r26, r1
 ee0:	6a 0f       	add	r22, r26
 ee2:	71 1d       	adc	r23, r1
 ee4:	81 1d       	adc	r24, r1
 ee6:	91 1d       	adc	r25, r1
 ee8:	a1 1d       	adc	r26, r1
 eea:	20 d0       	rcall	.+64     	; 0xf2c <__ultoa_invert+0x84>
 eec:	09 f4       	brne	.+2      	; 0xef0 <__ultoa_invert+0x48>
 eee:	68 94       	set
 ef0:	3f 91       	pop	r19
 ef2:	2a e0       	ldi	r18, 0x0A	; 10
 ef4:	26 9f       	mul	r18, r22
 ef6:	11 24       	eor	r1, r1
 ef8:	30 19       	sub	r19, r0
 efa:	30 5d       	subi	r19, 0xD0	; 208
 efc:	31 93       	st	Z+, r19
 efe:	de f6       	brtc	.-74     	; 0xeb6 <__ultoa_invert+0xe>
 f00:	cf 01       	movw	r24, r30
 f02:	08 95       	ret
 f04:	46 2f       	mov	r20, r22
 f06:	47 70       	andi	r20, 0x07	; 7
 f08:	40 5d       	subi	r20, 0xD0	; 208
 f0a:	41 93       	st	Z+, r20
 f0c:	b3 e0       	ldi	r27, 0x03	; 3
 f0e:	0f d0       	rcall	.+30     	; 0xf2e <__ultoa_invert+0x86>
 f10:	c9 f7       	brne	.-14     	; 0xf04 <__ultoa_invert+0x5c>
 f12:	f6 cf       	rjmp	.-20     	; 0xf00 <__ultoa_invert+0x58>
 f14:	46 2f       	mov	r20, r22
 f16:	4f 70       	andi	r20, 0x0F	; 15
 f18:	40 5d       	subi	r20, 0xD0	; 208
 f1a:	4a 33       	cpi	r20, 0x3A	; 58
 f1c:	18 f0       	brcs	.+6      	; 0xf24 <__ultoa_invert+0x7c>
 f1e:	49 5d       	subi	r20, 0xD9	; 217
 f20:	31 fd       	sbrc	r19, 1
 f22:	40 52       	subi	r20, 0x20	; 32
 f24:	41 93       	st	Z+, r20
 f26:	02 d0       	rcall	.+4      	; 0xf2c <__ultoa_invert+0x84>
 f28:	a9 f7       	brne	.-22     	; 0xf14 <__ultoa_invert+0x6c>
 f2a:	ea cf       	rjmp	.-44     	; 0xf00 <__ultoa_invert+0x58>
 f2c:	b4 e0       	ldi	r27, 0x04	; 4
 f2e:	a6 95       	lsr	r26
 f30:	97 95       	ror	r25
 f32:	87 95       	ror	r24
 f34:	77 95       	ror	r23
 f36:	67 95       	ror	r22
 f38:	ba 95       	dec	r27
 f3a:	c9 f7       	brne	.-14     	; 0xf2e <__ultoa_invert+0x86>
 f3c:	00 97       	sbiw	r24, 0x00	; 0
 f3e:	61 05       	cpc	r22, r1
 f40:	71 05       	cpc	r23, r1
 f42:	08 95       	ret
 f44:	9b 01       	movw	r18, r22
 f46:	ac 01       	movw	r20, r24
 f48:	0a 2e       	mov	r0, r26
 f4a:	06 94       	lsr	r0
 f4c:	57 95       	ror	r21
 f4e:	47 95       	ror	r20
 f50:	37 95       	ror	r19
 f52:	27 95       	ror	r18
 f54:	ba 95       	dec	r27
 f56:	c9 f7       	brne	.-14     	; 0xf4a <__ultoa_invert+0xa2>
 f58:	62 0f       	add	r22, r18
 f5a:	73 1f       	adc	r23, r19
 f5c:	84 1f       	adc	r24, r20
 f5e:	95 1f       	adc	r25, r21
 f60:	a0 1d       	adc	r26, r0
 f62:	08 95       	ret

00000f64 <__prologue_saves__>:
 f64:	2f 92       	push	r2
 f66:	3f 92       	push	r3
 f68:	4f 92       	push	r4
 f6a:	5f 92       	push	r5
 f6c:	6f 92       	push	r6
 f6e:	7f 92       	push	r7
 f70:	8f 92       	push	r8
 f72:	9f 92       	push	r9
 f74:	af 92       	push	r10
 f76:	bf 92       	push	r11
 f78:	cf 92       	push	r12
 f7a:	df 92       	push	r13
 f7c:	ef 92       	push	r14
 f7e:	ff 92       	push	r15
 f80:	0f 93       	push	r16
 f82:	1f 93       	push	r17
 f84:	cf 93       	push	r28
 f86:	df 93       	push	r29
 f88:	cd b7       	in	r28, 0x3d	; 61
 f8a:	de b7       	in	r29, 0x3e	; 62
 f8c:	ca 1b       	sub	r28, r26
 f8e:	db 0b       	sbc	r29, r27
 f90:	0f b6       	in	r0, 0x3f	; 63
 f92:	f8 94       	cli
 f94:	de bf       	out	0x3e, r29	; 62
 f96:	0f be       	out	0x3f, r0	; 63
 f98:	cd bf       	out	0x3d, r28	; 61
 f9a:	09 94       	ijmp

00000f9c <__epilogue_restores__>:
 f9c:	2a 88       	ldd	r2, Y+18	; 0x12
 f9e:	39 88       	ldd	r3, Y+17	; 0x11
 fa0:	48 88       	ldd	r4, Y+16	; 0x10
 fa2:	5f 84       	ldd	r5, Y+15	; 0x0f
 fa4:	6e 84       	ldd	r6, Y+14	; 0x0e
 fa6:	7d 84       	ldd	r7, Y+13	; 0x0d
 fa8:	8c 84       	ldd	r8, Y+12	; 0x0c
 faa:	9b 84       	ldd	r9, Y+11	; 0x0b
 fac:	aa 84       	ldd	r10, Y+10	; 0x0a
 fae:	b9 84       	ldd	r11, Y+9	; 0x09
 fb0:	c8 84       	ldd	r12, Y+8	; 0x08
 fb2:	df 80       	ldd	r13, Y+7	; 0x07
 fb4:	ee 80       	ldd	r14, Y+6	; 0x06
 fb6:	fd 80       	ldd	r15, Y+5	; 0x05
 fb8:	0c 81       	ldd	r16, Y+4	; 0x04
 fba:	1b 81       	ldd	r17, Y+3	; 0x03
 fbc:	aa 81       	ldd	r26, Y+2	; 0x02
 fbe:	b9 81       	ldd	r27, Y+1	; 0x01
 fc0:	ce 0f       	add	r28, r30
 fc2:	d1 1d       	adc	r29, r1
 fc4:	0f b6       	in	r0, 0x3f	; 63
 fc6:	f8 94       	cli
 fc8:	de bf       	out	0x3e, r29	; 62
 fca:	0f be       	out	0x3f, r0	; 63
 fcc:	cd bf       	out	0x3d, r28	; 61
 fce:	ed 01       	movw	r28, r26
 fd0:	08 95       	ret

00000fd2 <__do_global_dtors>:
 fd2:	10 e0       	ldi	r17, 0x00	; 0
 fd4:	cb e2       	ldi	r28, 0x2B	; 43
 fd6:	d0 e0       	ldi	r29, 0x00	; 0
 fd8:	04 c0       	rjmp	.+8      	; 0xfe2 <__do_global_dtors+0x10>
 fda:	fe 01       	movw	r30, r28
 fdc:	0e 94 2e 05 	call	0xa5c	; 0xa5c <__tablejump2__>
 fe0:	21 96       	adiw	r28, 0x01	; 1
 fe2:	cc 32       	cpi	r28, 0x2C	; 44
 fe4:	d1 07       	cpc	r29, r17
 fe6:	c9 f7       	brne	.-14     	; 0xfda <__do_global_dtors+0x8>
 fe8:	f8 94       	cli

00000fea <__stop_program>:
 fea:	ff cf       	rjmp	.-2      	; 0xfea <__stop_program>
