Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Nov  1 01:07:47 2019
| Host             : WIN-24CL6JQ3LHK running 64-bit major release  (build 9200)
| Command          : report_power -file schema_power_routed.rpt -pb schema_power_summary_routed.pb -rpx schema_power_routed.rpx
| Design           : schema
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.998        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.827        |
| Device Static (W)        | 0.171        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 73.8         |
| Junction Temperature (C) | 36.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.250 |      154 |       --- |             --- |
|   LUT as Logic |     0.206 |       39 |    133800 |            0.03 |
|   Register     |     0.022 |       61 |    267600 |            0.02 |
|   CARRY4       |     0.017 |        8 |     33450 |            0.02 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     0.487 |      134 |       --- |             --- |
| I/O            |     5.089 |       18 |       400 |            4.50 |
| Static Power   |     0.171 |          |           |                 |
| Total          |     5.998 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.909 |       0.862 |      0.047 |
| Vccaux    |       1.800 |     0.247 |       0.215 |      0.032 |
| Vcco33    |       3.300 |     0.830 |       0.825 |      0.005 |
| Vcco25    |       2.500 |     0.747 |       0.742 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| schema           |     5.827 |
|   counter1       |     0.505 |
|     D2           |     0.007 |
|       JK_trigger |     0.007 |
|     D4           |     0.005 |
|       JK_trigger |     0.005 |
|     D5           |     0.006 |
|       JK_trigger |     0.006 |
|     D7           |     0.007 |
|       JK_trigger |     0.007 |
|     TFF1         |     0.082 |
|       JK_trigger |     0.082 |
|     TFF2         |     0.054 |
|       JK_trigger |     0.054 |
|     TFF3         |     0.063 |
|       JK_trigger |     0.063 |
|     TFF4         |     0.060 |
|       JK_trigger |     0.060 |
|     TFF5         |     0.066 |
|       JK_trigger |     0.066 |
|     TFF6         |     0.051 |
|       JK_trigger |     0.051 |
|     TFF7         |     0.090 |
|       JK_trigger |     0.090 |
|     TFF8         |     0.013 |
|       JK_trigger |     0.013 |
|   div            |     0.173 |
+------------------+-----------+


