// generated by newgenasym  Wed Mar 10 15:14:39 2010


module lpc2129 (\ain0/p0.27 , \ain1/p0.28 , \ain2/p0.29 , \ain3/p0.30 ,
        \cap0.0/p0.22 , \cts1/p0.11 , \dco1/p0.14 , \dsr1/p0.12 ,
        \dtr1/p0.13 , \eint0/p0.16 , \eint2/p0.7 , \miso/p0.5 ,
        \miso1/p0.18 , \mosi/p0.6 , \mosi1/p0.19 , \p1.16 , \p1.17 , \p1.18 ,
        \p1.19 , \p1.20 , \p1.21 , \p1.22 , \p1.23 , \p1.24 , \p1.25/extino ,
        \p1.26/rtck , \p1.27/tdo , \p1.28/tdi , \p1.29/tck , \p1.30/tms ,
        \p1.31/trst , \pwm5/p0.21 , \rd1/p0.25 , \rd2/p0.23 , \ri1/p0.15 ,
        rst, \rts1/p0.10 , \rxd0/p0.1 , \rxd1/p0.9 , \sck0/p0.3 ,
        \sck1/p0.17 , \scl/p0.2 , \sda/p0.3 , \ssel1/p0.20 , td1,
        \td2/p0.24 , \txd0/p0.0 , \txd1/p0.8 , \vdd1.8-1 , \vdd1.8-2 ,
        \vdd1.8-a , \vdd3-1 , \vdd3-2 , \vdd3-3 , \vdd3-a , vss1, vss2, vss3,
        vss4, vss5, vss_pll, vssa, x1, x2);
    inout \ain0/p0.27 ;
    inout \ain1/p0.28 ;
    inout \ain2/p0.29 ;
    inout \ain3/p0.30 ;
    inout \cap0.0/p0.22 ;
    inout \cts1/p0.11 ;
    inout \dco1/p0.14 ;
    inout \dsr1/p0.12 ;
    inout \dtr1/p0.13 ;
    inout \eint0/p0.16 ;
    inout \eint2/p0.7 ;
    inout \miso/p0.5 ;
    inout \miso1/p0.18 ;
    inout \mosi/p0.6 ;
    inout \mosi1/p0.19 ;
    inout \p1.16 ;
    inout \p1.17 ;
    inout \p1.18 ;
    inout \p1.19 ;
    inout \p1.20 ;
    inout \p1.21 ;
    inout \p1.22 ;
    inout \p1.23 ;
    inout \p1.24 ;
    inout \p1.25/extino ;
    inout \p1.26/rtck ;
    inout \p1.27/tdo ;
    inout \p1.28/tdi ;
    inout \p1.29/tck ;
    inout \p1.30/tms ;
    inout \p1.31/trst ;
    inout \pwm5/p0.21 ;
    inout \rd1/p0.25 ;
    inout \rd2/p0.23 ;
    inout \ri1/p0.15 ;
    inout rst;
    inout \rts1/p0.10 ;
    inout \rxd0/p0.1 ;
    inout \rxd1/p0.9 ;
    inout \sck0/p0.3 ;
    inout \sck1/p0.17 ;
    inout \scl/p0.2 ;
    inout \sda/p0.3 ;
    inout \ssel1/p0.20 ;
    inout td1;
    inout \td2/p0.24 ;
    inout \txd0/p0.0 ;
    inout \txd1/p0.8 ;
    inout \vdd1.8-1 ;
    inout \vdd1.8-2 ;
    inout \vdd1.8-a ;
    inout \vdd3-1 ;
    inout \vdd3-2 ;
    inout \vdd3-3 ;
    inout \vdd3-a ;
    inout vss1;
    inout vss2;
    inout vss3;
    inout vss4;
    inout vss5;
    inout vss_pll;
    inout vssa;
    inout x1;
    inout x2;


    initial
        begin
        end

endmodule
