// Seed: 2589579142
module module_0 (
    input wand id_0,
    output wire id_1,
    output uwire id_2 id_7,
    input tri1 id_3,
    input supply1 id_4,
    output wire id_5
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output wor   id_2,
    output logic id_3
);
  initial id_3 <= id_0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
endmodule
module module_3 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output uwire id_10,
    output supply0 id_11,
    output wand id_12,
    output tri id_13,
    output wand id_14,
    input wire id_15,
    input wire id_16,
    input wor id_17,
    input tri0 id_18,
    input supply0 id_19
);
  assign id_13 = id_9;
  wire id_21;
  wire id_22;
  wire id_23 = id_21;
  assign id_5  = id_13++;
  assign id_10 = id_9 - 1;
  id_24(
      1, id_16
  );
  integer id_25 = id_24;
  module_2 modCall_1 (
      id_21,
      id_21,
      id_25,
      id_22,
      id_23,
      id_25,
      id_24,
      id_23,
      id_24,
      id_24,
      id_22,
      id_24,
      id_21
  );
endmodule
