

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Thu Nov  9 21:00:19 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.958 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      381|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      260|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      641|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+--------------------------+---------+-------+---+----+-----+
    |            Instance            |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+--------------------------+---------+-------+---+----+-----+
    |myproject_mux_124_18_1_1_U1372  |myproject_mux_124_18_1_1  |        0|      0|  0|  65|    0|
    |myproject_mux_124_18_1_1_U1373  |myproject_mux_124_18_1_1  |        0|      0|  0|  65|    0|
    |myproject_mux_124_18_1_1_U1374  |myproject_mux_124_18_1_1  |        0|      0|  0|  65|    0|
    |myproject_mux_124_18_1_1_U1375  |myproject_mux_124_18_1_1  |        0|      0|  0|  65|    0|
    +--------------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                           |                          |        0|      0|  0| 260|    0|
    +--------------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_386_p2       |     +    |      0|  0|  11|           2|           3|
    |add_ln43_fu_216_p2         |     +    |      0|  0|  11|           1|           3|
    |add_ln45_fu_346_p2         |     +    |      0|  0|  11|           2|           3|
    |p_Val2_17_fu_278_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_20_fu_448_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_24_fu_538_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_434_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_2_fu_524_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_264_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_1_fu_468_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_558_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_298_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_316_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_486_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_576_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_21_fu_338_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_22_fu_508_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_24_fu_322_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_26_fu_492_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_582_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_12_fu_330_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_13_fu_500_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_590_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_24_fu_304_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_310_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_26_fu_474_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_480_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_564_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_570_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_292_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_462_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_552_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 381|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_10_V      |  in |   17|   ap_none  |                                  x_10_V                                 |    pointer   |
|x_11_V      |  in |   17|   ap_none  |                                  x_11_V                                 |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x_V_offset)" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 2 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = trunc i5 %x_V_offset_read to i3" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 3 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %x_V_offset_read to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_0_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_0_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %x_0_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_1_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i17 %x_1_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_2_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_2_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i17 %x_2_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_3_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_3_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i17 %x_3_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_4_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i17 %x_4_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_5_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i17 %x_5_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_6_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_6_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i17 %x_6_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_7_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_7_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i17 %x_7_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i17 %x_8_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i17 %x_9_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_10_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_10_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'read' 'x_10_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i17 %x_10_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_11_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_11_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'read' 'x_11_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i17 %x_11_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'zext' 'zext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.12i18.i4(i18 %zext_ln43, i18 %zext_ln43_1, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i4 %trunc_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln43 = add i3 1, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'add' 'add_ln43' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i3 %add_ln43 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'zext' 'zext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.61ns)   --->   "%p_Val2_15 = call i18 @_ssdm_op_Mux.ap_auto.12i18.i4(i18 %zext_ln43, i18 %zext_ln43_1, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i4 %zext_ln43_12)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'mux' 'p_Val2_15' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %p_Val2_15 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%ret_V = add nsw i19 %rhs_V_1, %lhs_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%p_Val2_17 = add i18 %p_Val2_s, %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'add' 'p_Val2_17' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %p_Result_13, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'xor' 'xor_ln786_12' <Predicate = (!or_ln340_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'and' 'underflow' <Predicate = (!or_ln340_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%xor_ln340_24 = xor i1 %p_Result_s, %p_Result_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'xor' 'xor_ln340_24' <Predicate = (or_ln340_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%xor_ln340_25 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_12 = or i1 %p_Result_13, %xor_ln340_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%select_ln340_24 = select i1 %xor_ln340_24, i18 131071, i18 %p_Val2_17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'select' 'select_ln340_24' <Predicate = (or_ln340_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow, i18 -131072, i18 %p_Val2_17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'select' 'select_ln388_12' <Predicate = (!or_ln340_12)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_21 = select i1 %or_ln340_12, i18 %select_ln340_24, i18 %select_ln388_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln45 = add i3 2, %empty" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'add' 'add_ln45' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %add_ln45 to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.61ns)   --->   "%p_Val2_18 = call i18 @_ssdm_op_Mux.ap_auto.12i18.i4(i18 %zext_ln43, i18 %zext_ln43_1, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i4 %zext_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'mux' 'p_Val2_18' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.57ns)   --->   "%add_ln43_1 = add i3 3, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i3 %add_ln43_1 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'zext' 'zext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%p_Val2_1 = call i18 @_ssdm_op_Mux.ap_auto.12i18.i4(i18 %zext_ln43, i18 %zext_ln43_1, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i18 %zext_ln43_11, i4 %zext_ln43_13)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'mux' 'p_Val2_1' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i18 %p_Val2_18 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %p_Val2_1 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%ret_V_1 = add nsw i19 %rhs_V_2, %lhs_V_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'add' 'ret_V_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %p_Val2_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'add' 'p_Val2_20' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'xor' 'xor_ln786_13' <Predicate = (!or_ln340_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%underflow_1 = and i1 %p_Result_14, %xor_ln786_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'and' 'underflow_1' <Predicate = (!or_ln340_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%xor_ln340_26 = xor i1 %p_Result_14, %p_Result_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'xor' 'xor_ln340_26' <Predicate = (or_ln340_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%xor_ln340_27 = xor i1 %p_Result_14, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%or_ln340_13 = or i1 %p_Result_15, %xor_ln340_27" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%select_ln340_26 = select i1 %xor_ln340_26, i18 131071, i18 %p_Val2_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'select' 'select_ln340_26' <Predicate = (or_ln340_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'select' 'select_ln388_13' <Predicate = (!or_ln340_13)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_22 = select i1 %or_ln340_13, i18 %select_ln340_26, i18 %select_ln388_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'select' 'p_Val2_22' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_21 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 67 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_22 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 68 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%ret_V_2 = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 69 'add' 'ret_V_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 70 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%p_Val2_24 = add i18 %p_Val2_22, %p_Val2_21" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 71 'add' 'p_Val2_24' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 72 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 73 'xor' 'xor_ln786' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_2 = and i1 %p_Result_16, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 74 'and' 'underflow_2' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%xor_ln340_28 = xor i1 %p_Result_16, %p_Result_17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 75 'xor' 'xor_ln340_28' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%xor_ln340 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 76 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340 = or i1 %p_Result_17, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 77 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%select_ln340 = select i1 %xor_ln340_28, i18 131071, i18 %p_Val2_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 78 'select' 'select_ln340' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 79 'select' 'select_ln388' <Predicate = (!or_ln340)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 80 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "ret i18 %select_ln340_28" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_offset_read (read     ) [ 00]
empty           (trunc    ) [ 00]
trunc_ln36      (trunc    ) [ 00]
x_0_V_read      (read     ) [ 00]
zext_ln43       (zext     ) [ 00]
x_1_V_read      (read     ) [ 00]
zext_ln43_1     (zext     ) [ 00]
x_2_V_read      (read     ) [ 00]
zext_ln43_2     (zext     ) [ 00]
x_3_V_read      (read     ) [ 00]
zext_ln43_3     (zext     ) [ 00]
x_4_V_read      (read     ) [ 00]
zext_ln43_4     (zext     ) [ 00]
x_5_V_read      (read     ) [ 00]
zext_ln43_5     (zext     ) [ 00]
x_6_V_read      (read     ) [ 00]
zext_ln43_6     (zext     ) [ 00]
x_7_V_read      (read     ) [ 00]
zext_ln43_7     (zext     ) [ 00]
x_8_V_read      (read     ) [ 00]
zext_ln43_8     (zext     ) [ 00]
x_9_V_read      (read     ) [ 00]
zext_ln43_9     (zext     ) [ 00]
x_10_V_read     (read     ) [ 00]
zext_ln43_10    (zext     ) [ 00]
x_11_V_read     (read     ) [ 00]
zext_ln43_11    (zext     ) [ 00]
p_Val2_s        (mux      ) [ 00]
add_ln43        (add      ) [ 00]
zext_ln43_12    (zext     ) [ 00]
p_Val2_15       (mux      ) [ 00]
lhs_V_1         (sext     ) [ 00]
rhs_V_1         (sext     ) [ 00]
ret_V           (add      ) [ 00]
p_Result_s      (bitselect) [ 00]
p_Val2_17       (add      ) [ 00]
p_Result_13     (bitselect) [ 00]
xor_ln786_12    (xor      ) [ 00]
underflow       (and      ) [ 00]
xor_ln340_24    (xor      ) [ 00]
xor_ln340_25    (xor      ) [ 00]
or_ln340_12     (or       ) [ 01]
select_ln340_24 (select   ) [ 00]
select_ln388_12 (select   ) [ 00]
p_Val2_21       (select   ) [ 00]
add_ln45        (add      ) [ 00]
zext_ln36       (zext     ) [ 00]
p_Val2_18       (mux      ) [ 00]
add_ln43_1      (add      ) [ 00]
zext_ln43_13    (zext     ) [ 00]
p_Val2_1        (mux      ) [ 00]
lhs_V_2         (sext     ) [ 00]
rhs_V_2         (sext     ) [ 00]
ret_V_1         (add      ) [ 00]
p_Result_14     (bitselect) [ 00]
p_Val2_20       (add      ) [ 00]
p_Result_15     (bitselect) [ 00]
xor_ln786_13    (xor      ) [ 00]
underflow_1     (and      ) [ 00]
xor_ln340_26    (xor      ) [ 00]
xor_ln340_27    (xor      ) [ 00]
or_ln340_13     (or       ) [ 01]
select_ln340_26 (select   ) [ 00]
select_ln388_13 (select   ) [ 00]
p_Val2_22       (select   ) [ 00]
lhs_V           (sext     ) [ 00]
rhs_V           (sext     ) [ 00]
ret_V_2         (add      ) [ 00]
p_Result_16     (bitselect) [ 00]
p_Val2_24       (add      ) [ 00]
p_Result_17     (bitselect) [ 00]
xor_ln786       (xor      ) [ 00]
underflow_2     (and      ) [ 00]
xor_ln340_28    (xor      ) [ 00]
xor_ln340       (xor      ) [ 00]
or_ln340        (or       ) [ 01]
select_ln340    (select   ) [ 00]
select_ln388    (select   ) [ 00]
select_ln340_28 (select   ) [ 00]
ret_ln45        (ret      ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i18.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_V_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_0_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="17" slack="0"/>
<pin id="60" dir="0" index="1" bw="17" slack="0"/>
<pin id="61" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_1_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="17" slack="0"/>
<pin id="66" dir="0" index="1" bw="17" slack="0"/>
<pin id="67" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_2_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="17" slack="0"/>
<pin id="73" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_3_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="17" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_4_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_5_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_6_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_7_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="17" slack="0"/>
<pin id="102" dir="0" index="1" bw="17" slack="0"/>
<pin id="103" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_8_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="17" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="0"/>
<pin id="109" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_9_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="17" slack="0"/>
<pin id="114" dir="0" index="1" bw="17" slack="0"/>
<pin id="115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_10_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="0"/>
<pin id="121" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_11_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="17" slack="0"/>
<pin id="127" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln36_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln43_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln43_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln43_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln43_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln43_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln43_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln43_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln43_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln43_8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln43_9_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln43_10_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_10/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln43_11_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Val2_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="17" slack="0"/>
<pin id="189" dir="0" index="2" bw="17" slack="0"/>
<pin id="190" dir="0" index="3" bw="17" slack="0"/>
<pin id="191" dir="0" index="4" bw="17" slack="0"/>
<pin id="192" dir="0" index="5" bw="17" slack="0"/>
<pin id="193" dir="0" index="6" bw="17" slack="0"/>
<pin id="194" dir="0" index="7" bw="17" slack="0"/>
<pin id="195" dir="0" index="8" bw="17" slack="0"/>
<pin id="196" dir="0" index="9" bw="17" slack="0"/>
<pin id="197" dir="0" index="10" bw="17" slack="0"/>
<pin id="198" dir="0" index="11" bw="17" slack="0"/>
<pin id="199" dir="0" index="12" bw="17" slack="0"/>
<pin id="200" dir="0" index="13" bw="4" slack="0"/>
<pin id="201" dir="1" index="14" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln43_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln43_12_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_12/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_15_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="0"/>
<pin id="228" dir="0" index="1" bw="17" slack="0"/>
<pin id="229" dir="0" index="2" bw="17" slack="0"/>
<pin id="230" dir="0" index="3" bw="17" slack="0"/>
<pin id="231" dir="0" index="4" bw="17" slack="0"/>
<pin id="232" dir="0" index="5" bw="17" slack="0"/>
<pin id="233" dir="0" index="6" bw="17" slack="0"/>
<pin id="234" dir="0" index="7" bw="17" slack="0"/>
<pin id="235" dir="0" index="8" bw="17" slack="0"/>
<pin id="236" dir="0" index="9" bw="17" slack="0"/>
<pin id="237" dir="0" index="10" bw="17" slack="0"/>
<pin id="238" dir="0" index="11" bw="17" slack="0"/>
<pin id="239" dir="0" index="12" bw="17" slack="0"/>
<pin id="240" dir="0" index="13" bw="3" slack="0"/>
<pin id="241" dir="1" index="14" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_15/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="lhs_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rhs_V_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ret_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="0"/>
<pin id="266" dir="0" index="1" bw="18" slack="0"/>
<pin id="267" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="19" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Val2_17_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="0"/>
<pin id="280" dir="0" index="1" bw="18" slack="0"/>
<pin id="281" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="18" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln786_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_12/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="underflow_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln340_24_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_24/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln340_25_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_25/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln340_12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln340_24_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="18" slack="0"/>
<pin id="325" dir="0" index="2" bw="18" slack="0"/>
<pin id="326" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_24/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln388_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="18" slack="0"/>
<pin id="333" dir="0" index="2" bw="18" slack="0"/>
<pin id="334" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_12/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Val2_21_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="18" slack="0"/>
<pin id="341" dir="0" index="2" bw="18" slack="0"/>
<pin id="342" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln45_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln36_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_18_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="0" index="2" bw="17" slack="0"/>
<pin id="360" dir="0" index="3" bw="17" slack="0"/>
<pin id="361" dir="0" index="4" bw="17" slack="0"/>
<pin id="362" dir="0" index="5" bw="17" slack="0"/>
<pin id="363" dir="0" index="6" bw="17" slack="0"/>
<pin id="364" dir="0" index="7" bw="17" slack="0"/>
<pin id="365" dir="0" index="8" bw="17" slack="0"/>
<pin id="366" dir="0" index="9" bw="17" slack="0"/>
<pin id="367" dir="0" index="10" bw="17" slack="0"/>
<pin id="368" dir="0" index="11" bw="17" slack="0"/>
<pin id="369" dir="0" index="12" bw="17" slack="0"/>
<pin id="370" dir="0" index="13" bw="3" slack="0"/>
<pin id="371" dir="1" index="14" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_18/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln43_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln43_13_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_13/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Val2_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="0"/>
<pin id="398" dir="0" index="1" bw="17" slack="0"/>
<pin id="399" dir="0" index="2" bw="17" slack="0"/>
<pin id="400" dir="0" index="3" bw="17" slack="0"/>
<pin id="401" dir="0" index="4" bw="17" slack="0"/>
<pin id="402" dir="0" index="5" bw="17" slack="0"/>
<pin id="403" dir="0" index="6" bw="17" slack="0"/>
<pin id="404" dir="0" index="7" bw="17" slack="0"/>
<pin id="405" dir="0" index="8" bw="17" slack="0"/>
<pin id="406" dir="0" index="9" bw="17" slack="0"/>
<pin id="407" dir="0" index="10" bw="17" slack="0"/>
<pin id="408" dir="0" index="11" bw="17" slack="0"/>
<pin id="409" dir="0" index="12" bw="17" slack="0"/>
<pin id="410" dir="0" index="13" bw="3" slack="0"/>
<pin id="411" dir="1" index="14" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lhs_V_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="0"/>
<pin id="428" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="rhs_V_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="0"/>
<pin id="432" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="ret_V_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="0" index="1" bw="18" slack="0"/>
<pin id="437" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_14_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="19" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_20_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="18" slack="0"/>
<pin id="451" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_15_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="18" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln786_13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_13/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="underflow_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln340_26_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_26/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln340_27_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_27/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln340_13_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln340_26_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="18" slack="0"/>
<pin id="495" dir="0" index="2" bw="18" slack="0"/>
<pin id="496" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_26/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln388_13_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="18" slack="0"/>
<pin id="503" dir="0" index="2" bw="18" slack="0"/>
<pin id="504" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_13/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_Val2_22_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="18" slack="0"/>
<pin id="511" dir="0" index="2" bw="18" slack="0"/>
<pin id="512" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_22/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="lhs_V_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="18" slack="0"/>
<pin id="518" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="rhs_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="0"/>
<pin id="522" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="ret_V_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="18" slack="0"/>
<pin id="526" dir="0" index="1" bw="18" slack="0"/>
<pin id="527" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_16_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="19" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_24_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="18" slack="0"/>
<pin id="540" dir="0" index="1" bw="18" slack="0"/>
<pin id="541" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_17_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="18" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln786_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="underflow_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln340_28_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_28/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln340_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln340_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln340_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="18" slack="0"/>
<pin id="585" dir="0" index="2" bw="18" slack="0"/>
<pin id="586" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln388_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="18" slack="0"/>
<pin id="593" dir="0" index="2" bw="18" slack="0"/>
<pin id="594" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln340_28_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="18" slack="0"/>
<pin id="601" dir="0" index="2" bw="18" slack="0"/>
<pin id="602" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_28/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="52" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="52" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="58" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="70" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="76" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="82" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="88" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="94" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="106" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="112" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="118" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="124" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="138" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="204"><net_src comp="142" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="146" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="206"><net_src comp="150" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="207"><net_src comp="154" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="208"><net_src comp="158" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="209"><net_src comp="162" pin="1"/><net_sink comp="186" pin=7"/></net>

<net id="210"><net_src comp="166" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="211"><net_src comp="170" pin="1"/><net_sink comp="186" pin=9"/></net>

<net id="212"><net_src comp="174" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="213"><net_src comp="178" pin="1"/><net_sink comp="186" pin=11"/></net>

<net id="214"><net_src comp="182" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="215"><net_src comp="134" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="130" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="243"><net_src comp="138" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="244"><net_src comp="142" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="245"><net_src comp="146" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="246"><net_src comp="150" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="247"><net_src comp="154" pin="1"/><net_sink comp="226" pin=5"/></net>

<net id="248"><net_src comp="158" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="249"><net_src comp="162" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="250"><net_src comp="166" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="251"><net_src comp="170" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="252"><net_src comp="174" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="253"><net_src comp="178" pin="1"/><net_sink comp="226" pin=11"/></net>

<net id="254"><net_src comp="182" pin="1"/><net_sink comp="226" pin=12"/></net>

<net id="255"><net_src comp="222" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="259"><net_src comp="186" pin="14"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="226" pin="14"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="186" pin="14"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="226" pin="14"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="270" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="270" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="284" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="270" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="284" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="304" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="278" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="298" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="278" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="316" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="322" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="330" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="130" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="373"><net_src comp="138" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="374"><net_src comp="142" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="375"><net_src comp="146" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="376"><net_src comp="150" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="377"><net_src comp="154" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="378"><net_src comp="158" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="379"><net_src comp="162" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="380"><net_src comp="166" pin="1"/><net_sink comp="356" pin=8"/></net>

<net id="381"><net_src comp="170" pin="1"/><net_sink comp="356" pin=9"/></net>

<net id="382"><net_src comp="174" pin="1"/><net_sink comp="356" pin=10"/></net>

<net id="383"><net_src comp="178" pin="1"/><net_sink comp="356" pin=11"/></net>

<net id="384"><net_src comp="182" pin="1"/><net_sink comp="356" pin=12"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="356" pin=13"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="130" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="413"><net_src comp="138" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="414"><net_src comp="142" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="415"><net_src comp="146" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="416"><net_src comp="150" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="417"><net_src comp="154" pin="1"/><net_sink comp="396" pin=5"/></net>

<net id="418"><net_src comp="158" pin="1"/><net_sink comp="396" pin=6"/></net>

<net id="419"><net_src comp="162" pin="1"/><net_sink comp="396" pin=7"/></net>

<net id="420"><net_src comp="166" pin="1"/><net_sink comp="396" pin=8"/></net>

<net id="421"><net_src comp="170" pin="1"/><net_sink comp="396" pin=9"/></net>

<net id="422"><net_src comp="174" pin="1"/><net_sink comp="396" pin=10"/></net>

<net id="423"><net_src comp="178" pin="1"/><net_sink comp="396" pin=11"/></net>

<net id="424"><net_src comp="182" pin="1"/><net_sink comp="396" pin=12"/></net>

<net id="425"><net_src comp="392" pin="1"/><net_sink comp="396" pin=13"/></net>

<net id="429"><net_src comp="356" pin="14"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="396" pin="14"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="356" pin="14"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="396" pin="14"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="440" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="440" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="454" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="440" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="454" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="474" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="448" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="468" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="46" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="448" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="486" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="492" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="500" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="338" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="508" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="36" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="508" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="338" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="38" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="40" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="530" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="530" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="544" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="530" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="42" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="544" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="564" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="44" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="538" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="558" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="538" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="576" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="582" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="590" pin="3"/><net_sink comp="598" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_V | {}
	Port: x_1_V | {}
	Port: x_2_V | {}
	Port: x_3_V | {}
	Port: x_4_V | {}
	Port: x_5_V | {}
	Port: x_6_V | {}
	Port: x_7_V | {}
	Port: x_8_V | {}
	Port: x_9_V | {}
	Port: x_10_V | {}
	Port: x_11_V | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_10_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_11_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_V_offset | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		add_ln43 : 1
		zext_ln43_12 : 2
		p_Val2_15 : 3
		lhs_V_1 : 2
		rhs_V_1 : 4
		ret_V : 5
		p_Result_s : 6
		p_Val2_17 : 4
		p_Result_13 : 5
		xor_ln786_12 : 6
		underflow : 6
		xor_ln340_24 : 7
		xor_ln340_25 : 7
		or_ln340_12 : 7
		select_ln340_24 : 7
		select_ln388_12 : 6
		p_Val2_21 : 7
		add_ln45 : 1
		zext_ln36 : 2
		p_Val2_18 : 3
		add_ln43_1 : 1
		zext_ln43_13 : 2
		p_Val2_1 : 3
		lhs_V_2 : 4
		rhs_V_2 : 4
		ret_V_1 : 5
		p_Result_14 : 6
		p_Val2_20 : 4
		p_Result_15 : 5
		xor_ln786_13 : 6
		underflow_1 : 6
		xor_ln340_26 : 7
		xor_ln340_27 : 7
		or_ln340_13 : 7
		select_ln340_26 : 7
		select_ln388_13 : 6
		p_Val2_22 : 7
		lhs_V : 8
		rhs_V : 8
		ret_V_2 : 9
		p_Result_16 : 10
		p_Val2_24 : 8
		p_Result_17 : 9
		xor_ln786 : 10
		underflow_2 : 10
		xor_ln340_28 : 11
		xor_ln340 : 11
		or_ln340 : 11
		select_ln340 : 11
		select_ln388 : 10
		select_ln340_28 : 11
		ret_ln45 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_Val2_s_fu_186      |    0    |    65   |
|    mux   |      p_Val2_15_fu_226      |    0    |    65   |
|          |      p_Val2_18_fu_356      |    0    |    65   |
|          |       p_Val2_1_fu_396      |    0    |    65   |
|----------|----------------------------|---------|---------|
|          |       add_ln43_fu_216      |    0    |    11   |
|          |        ret_V_fu_264        |    0    |    25   |
|          |      p_Val2_17_fu_278      |    0    |    25   |
|          |       add_ln45_fu_346      |    0    |    11   |
|    add   |      add_ln43_1_fu_386     |    0    |    11   |
|          |       ret_V_1_fu_434       |    0    |    25   |
|          |      p_Val2_20_fu_448      |    0    |    25   |
|          |       ret_V_2_fu_524       |    0    |    25   |
|          |      p_Val2_24_fu_538      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |   select_ln340_24_fu_322   |    0    |    18   |
|          |   select_ln388_12_fu_330   |    0    |    18   |
|          |      p_Val2_21_fu_338      |    0    |    18   |
|          |   select_ln340_26_fu_492   |    0    |    18   |
|  select  |   select_ln388_13_fu_500   |    0    |    18   |
|          |      p_Val2_22_fu_508      |    0    |    18   |
|          |     select_ln340_fu_582    |    0    |    18   |
|          |     select_ln388_fu_590    |    0    |    18   |
|          |   select_ln340_28_fu_598   |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |     xor_ln786_12_fu_292    |    0    |    2    |
|          |     xor_ln340_24_fu_304    |    0    |    2    |
|          |     xor_ln340_25_fu_310    |    0    |    2    |
|          |     xor_ln786_13_fu_462    |    0    |    2    |
|    xor   |     xor_ln340_26_fu_474    |    0    |    2    |
|          |     xor_ln340_27_fu_480    |    0    |    2    |
|          |      xor_ln786_fu_552      |    0    |    2    |
|          |     xor_ln340_28_fu_564    |    0    |    2    |
|          |      xor_ln340_fu_570      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      underflow_fu_298      |    0    |    2    |
|    and   |     underflow_1_fu_468     |    0    |    2    |
|          |     underflow_2_fu_558     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     or_ln340_12_fu_316     |    0    |    2    |
|    or    |     or_ln340_13_fu_486     |    0    |    2    |
|          |       or_ln340_fu_576      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | x_V_offset_read_read_fu_52 |    0    |    0    |
|          |    x_0_V_read_read_fu_58   |    0    |    0    |
|          |    x_1_V_read_read_fu_64   |    0    |    0    |
|          |    x_2_V_read_read_fu_70   |    0    |    0    |
|          |    x_3_V_read_read_fu_76   |    0    |    0    |
|          |    x_4_V_read_read_fu_82   |    0    |    0    |
|   read   |    x_5_V_read_read_fu_88   |    0    |    0    |
|          |    x_6_V_read_read_fu_94   |    0    |    0    |
|          |   x_7_V_read_read_fu_100   |    0    |    0    |
|          |   x_8_V_read_read_fu_106   |    0    |    0    |
|          |   x_9_V_read_read_fu_112   |    0    |    0    |
|          |   x_10_V_read_read_fu_118  |    0    |    0    |
|          |   x_11_V_read_read_fu_124  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_130        |    0    |    0    |
|          |      trunc_ln36_fu_134     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln43_fu_138      |    0    |    0    |
|          |     zext_ln43_1_fu_142     |    0    |    0    |
|          |     zext_ln43_2_fu_146     |    0    |    0    |
|          |     zext_ln43_3_fu_150     |    0    |    0    |
|          |     zext_ln43_4_fu_154     |    0    |    0    |
|          |     zext_ln43_5_fu_158     |    0    |    0    |
|          |     zext_ln43_6_fu_162     |    0    |    0    |
|   zext   |     zext_ln43_7_fu_166     |    0    |    0    |
|          |     zext_ln43_8_fu_170     |    0    |    0    |
|          |     zext_ln43_9_fu_174     |    0    |    0    |
|          |     zext_ln43_10_fu_178    |    0    |    0    |
|          |     zext_ln43_11_fu_182    |    0    |    0    |
|          |     zext_ln43_12_fu_222    |    0    |    0    |
|          |      zext_ln36_fu_352      |    0    |    0    |
|          |     zext_ln43_13_fu_392    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       lhs_V_1_fu_256       |    0    |    0    |
|          |       rhs_V_1_fu_260       |    0    |    0    |
|   sext   |       lhs_V_2_fu_426       |    0    |    0    |
|          |       rhs_V_2_fu_430       |    0    |    0    |
|          |        lhs_V_fu_516        |    0    |    0    |
|          |        rhs_V_fu_520        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_270     |    0    |    0    |
|          |     p_Result_13_fu_284     |    0    |    0    |
| bitselect|     p_Result_14_fu_440     |    0    |    0    |
|          |     p_Result_15_fu_454     |    0    |    0    |
|          |     p_Result_16_fu_530     |    0    |    0    |
|          |     p_Result_17_fu_544     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   635   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   635  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   635  |
+-----------+--------+--------+
