V 50
K 237724933600 opad64
Y 0
D 0 0 850 1100
Z 0
i 95
N 95
J 440 665 8
J 300 665 9
J 440 755 8
J 440 800 8
J 190 840 7
J 300 840 9
J 300 800 11
J 300 755 11
J 300 710 11
J 440 710 8
B 2 1
L 325 670 20 0 3 0 1 0 O[15:0]
B 2 9
B 8 3
L 325 760 20 0 3 0 1 0 O[47:32]
B 7 4
L 325 805 20 0 3 0 1 0 O[63:48]
B 5 6
L 200 845 30 0 3 0 1 0 O[63:0]
B 7 6
B 8 7
B 9 8
B 9 10
L 325 715 20 0 3 0 1 0 O[31:16]
I 91 virtex:OPAD16 1 440 700 0 1 '
C 95 10 5 0
I 89 virtex:OPAD16 1 440 745 0 1 '
C 95 3 5 0
I 48 virtex:ASHEETP 1 410 0 0 1 '
I 87 virtex:OPAD16 1 440 790 0 1 '
C 95 4 5 0
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 600 50 10 0 9 26th March 2001
T 695 75 30 0 3 JRG
Q 14 0 0
T 600 100 10 0 9 VIRTEX Family OPAD64 Macro
T 555 80 10 0 9 64-bit Output Pad
I 92 virtex:OPAD16 1 440 655 0 1 '
C 95 1 5 0
E
