
[Global]
SaveParameters=0
Description=Direct Mapped, Writethrough L1 Caches
File=l1_caches
Version=2.1
Name=Direct Mapped, Writethrough
Type=HAsim
Class=Asim::Model

[Model]
DefaultAttributes=hasim model caches l1
model=Split (Instruction and Data)

[Direct Mapped]
File=modules/hasim/timing-models/caches/direct-mapped-icache/icache-direct-mapped.awb
Packagehint=hasim-models

[Split (Instruction and Data)/Requires]
hasim_dcache=Direct Mapped Writethrough Data Cache
hasim_icache=Direct Mapped
hasim_itlb=Null ITLB
memory_base_types=Memory Base Types
hasim_dtlb=Null DTLB

[Split (Instruction and Data)]
File=modules/hasim/timing-models/caches/l1-caches/l1-caches.awb
Packagehint=hasim-models

[Null ITLB]
File=modules/hasim/timing-models/caches/translation-buffers/null/itlb-null.awb
Packagehint=hasim-models

[Memory Base Types]
File=modules/hasim/timing-models/caches/cache-types/memory-base-types.awb
Packagehint=hasim-models

[Null DTLB]
File=modules/hasim/timing-models/caches/translation-buffers/null/dtlb-null.awb
Packagehint=hasim-models


[Direct Mapped Writethrough Data Cache]
File=modules/hasim/timing-models/caches/direct-mapped-dcache/direct-mapped-writethrough-dcache/dcache-direct-mapped-writethrough.awb
Packagehint=hasim-models
