
---------- Begin Simulation Statistics ----------
final_tick                               4682002422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 405034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726280                       # Number of bytes of host memory used
host_op_rate                                   750510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2468.93                       # Real time elapsed on the host
host_tick_rate                             1896371992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1852953263                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.682002                       # Number of seconds simulated
sim_ticks                                4682002422500                       # Number of ticks simulated
system.cpu.Branches                         142848925                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1852953263                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       9364004845                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 9364004845                       # Number of busy cycles
system.cpu.num_cc_register_reads            714272345                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           849022127                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    142845794                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              713936232                       # Number of float alu accesses
system.cpu.num_fp_insts                     713936232                       # number of float instructions
system.cpu.num_fp_register_reads            872821123                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           705867147                       # number of times the floating registers were written
system.cpu.num_func_calls                        1374                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1424505207                       # Number of integer alu accesses
system.cpu.num_int_insts                   1424505207                       # number of integer instructions
system.cpu.num_int_register_reads          2273779536                       # number of times the integer registers were read
system.cpu.num_int_register_writes          996089623                       # number of times the integer registers were written
system.cpu.num_load_insts                   269528860                       # Number of load instructions
system.cpu.num_mem_refs                     277606998                       # number of memory refs
system.cpu.num_store_insts                    8078138                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 72992      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1138896856     61.46%     61.47% # Class of executed instruction
system.cpu.op_class::IntMult                       16      0.00%     61.47% # Class of executed instruction
system.cpu.op_class::IntDiv                      1320      0.00%     61.47% # Class of executed instruction
system.cpu.op_class::FloatAdd               134745435      7.27%     68.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                      924      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                 16135713      0.87%     69.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     69.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1260      0.00%     69.61% # Class of executed instruction
system.cpu.op_class::SimdMisc                 8000849      0.43%     70.04% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdShift                    379      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.04% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd           134745284      7.27%     77.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8000001      0.43%     77.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     77.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult          134745284      7.27%     85.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::MemRead                    36793      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::MemWrite                    9727      0.00%     85.02% # Class of executed instruction
system.cpu.op_class::FloatMemRead           269492067     14.54%     99.56% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            8068411      0.44%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1852953350                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17890182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35813939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    152656411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          809                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    305315677                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            809                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    124948517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124948517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124948517                       # number of overall hits
system.cpu.dcache.overall_hits::total       124948517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    152658432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      152658432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    152658432                       # number of overall misses
system.cpu.dcache.overall_misses::total     152658432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 3140433897500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3140433897500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 3140433897500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3140433897500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    277606949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    277606949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    277606949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    277606949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.549909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.549909                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.549909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.549909                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20571.637324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20571.637324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20571.637324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20571.637324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3147997                       # number of writebacks
system.cpu.dcache.writebacks::total           3147997                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data    152658432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    152658432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data    152658432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    152658432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2987775465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2987775465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2987775465500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2987775465500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.549909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.549909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.549909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.549909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19571.637324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19571.637324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19571.637324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19571.637324                       # average overall mshr miss latency
system.cpu.dcache.replacements              152656384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    117938294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117938294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    151590527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     151590527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 3051029848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3051029848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269528821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    269528821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.562428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.562428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20126.784360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20126.784360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    151590527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    151590527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 2899439321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2899439321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.562428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.562428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19126.784360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19126.784360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7010223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7010223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1067905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1067905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  89404049500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  89404049500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8078128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8078128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.132197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.132197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83719.103759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83719.103759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1067905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1067905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  88336144500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  88336144500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.132197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.132197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82719.103759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82719.103759                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.902853                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           277606949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         152658432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.818484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.902853                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         707872330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        707872330                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   269528868                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8078138                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                     135008632                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         83027                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1416555391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1416555391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1416555391                       # number of overall hits
system.cpu.icache.overall_hits::total      1416555391                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::total           834                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64917000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64917000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64917000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64917000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1416556225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1416556225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1416556225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1416556225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77838.129496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77838.129496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77838.129496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77838.129496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           27                       # number of writebacks
system.cpu.icache.writebacks::total                27                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          834                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64083000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64083000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64083000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76838.129496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76838.129496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76838.129496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76838.129496                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1416555391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1416555391                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           834                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1416556225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1416556225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77838.129496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77838.129496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64083000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64083000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76838.129496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76838.129496                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           806.784211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1416556225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1698508.663070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   806.784211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.393938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.393938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          807                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.394043                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2833113284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2833113284                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1416556261                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           146                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 4682002422500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data            134735507                       # number of demand (read+write) hits
system.l2.demand_hits::total                134735509                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data           134735507                       # number of overall hits
system.l2.overall_hits::total               134735509                       # number of overall hits
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           17922925                       # number of demand (read+write) misses
system.l2.demand_misses::total               17923757                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data          17922925                       # number of overall misses
system.l2.overall_misses::total              17923757                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1344064991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1344127800000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62808500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1344064991500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1344127800000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        152658432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            152659266                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       152658432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           152659266                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.117405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117410                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.117405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117410                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75490.985577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74991.386255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74991.409446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75490.985577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74991.386255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74991.409446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1067835                       # number of writebacks
system.l2.writebacks::total                   1067835                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      17922925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17923757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     17922925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17923757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1164835741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1164890230000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1164835741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1164890230000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.117405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117410                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.117405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117410                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65490.985577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64991.386255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64991.409446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65490.985577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64991.386255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64991.409446                       # average overall mshr miss latency
system.l2.replacements                       17890991                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3147997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3147997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3147997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3147997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           27                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               27                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           27                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           27                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1067897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1067897                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  86734202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   86734202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1067905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1067905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81219.632605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81219.632605                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1067897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1067897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  76055232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76055232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71219.632605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71219.632605                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62808500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75490.985577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75490.985577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65490.985577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65490.985577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data     134735499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         134735499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     16855028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16855028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 1257330789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1257330789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data    151590527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     151590527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.111188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.111188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74596.778451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74596.778451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data     16855028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16855028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 1088780509500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1088780509500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.111188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64596.778451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64596.778451                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32750.047053                       # Cycle average of tags in use
system.l2.tags.total_refs                   305315674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17923759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.034132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.003073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.813121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32749.230859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999452                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2000                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2460449151                       # Number of tag accesses
system.l2.tags.data_accesses               2460449151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1067835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  17922925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009831012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38072880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1010135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17923757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1067835                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17923757                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1067835                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17923757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1067835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                17923756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  58412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  59759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        59390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     301.797188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.572857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1102.257191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        55622     93.66%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           52      0.09%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          280      0.47%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         3395      5.72%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           32      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.979795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.978587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.200681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              599      1.01%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.02%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58771     98.96%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1147120448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68341440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    245.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  4682002255500                       # Total gap between requests
system.mem_ctrls.avgGap                     246530.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data   1147067200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     68340480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 11372.911672174600                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 244995003.524050384760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14596421.324256587774                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     17922925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1067835                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20526750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 434194480250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 110223855829000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24671.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24225.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 103221804.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data   1147067200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1147120448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     68341440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     68341440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     17922925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       17923757                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1067835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1067835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        11373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    244995004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        245006376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        11373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        11373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14596626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14596626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14596626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        11373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    244995004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       259603003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             17923757                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1067820                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1119549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1119584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1119604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1119597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1119563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1121755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1124057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1122934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1119743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1119646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1119645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1119616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1119664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1119667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1119638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1119495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        66670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        66794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        66798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        66835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        66726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        66696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        66911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        66769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        66763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        66635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        66745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        66654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        66702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        66731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        66723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        66668                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             98144563250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           89618785000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       434215007000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5475.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24225.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            16453706                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             887293                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1650577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   736.385281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   561.920478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.774861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       178361     10.81%     10.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       121314      7.35%     18.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        47146      2.86%     21.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        45489      2.76%     23.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        43592      2.64%     26.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        45327      2.75%     29.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       486260     29.46%     58.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        24458      1.48%     60.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       658630     39.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1650577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1147120448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           68340480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              245.006376                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.596421                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5898254040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3134996370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    64021831020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2788518780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 369592866240.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1114341732150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 859495892640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  2419274091240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.717821                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 2221010456250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 156342160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2304649806250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5886872880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3128943345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    63953793960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2785501620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 369592866240.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1113383355810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 860302946400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  2419034280255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.666602                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 2223116850000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 156342160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 2302543412500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16855860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1067835                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16822347                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1067897                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1067897                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16855860                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     53737696                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     53737696                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               53737696                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1215461888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1215461888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1215461888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17923757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17923757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17923757                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         40085283000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        94381841000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp         151591361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4215832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           27                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       166331543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1067905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1067905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    151590527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1695                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    457973248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             457974943                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   9971611456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             9971666560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        17890991                       # Total snoops (count)
system.tol2bus.snoopTraffic                  68341440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170550257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              170549445    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    812      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170550257                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4682002422500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       155805862500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1251000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      228987648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
