0.7
2020.2
May 22 2024
19:03:11
C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.srcs/sim_1/new/tb_ALU_System_4bit_Gated.v,1744098995,verilog,,,,ALU_System_4bit_Gated_tb,,,,,,,,
C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.srcs/sources_1/new/ALU_System.v,1744099995,verilog,,C:/Users/chapi/.Xilinx/AluWithClockGatingSystem/AluWithClockGatingSystem.srcs/sim_1/new/tb_ALU_System_4bit_Gated.v,,ALU_System_4bit_Gated,,,,,,,,
