---
layout: page
title: research
permalink: /research/
description: My research engagements in the public domain, in the form of peer-reviewed papers and filed patents, are described below. Working in research in the industry, a significant portion of my work naturally results in intellectual property that has been proprietary trade secrets to the organizations I have worked for over the years. It brings me great fulfilment on the translation of my work into tangible benefits to the scientific/technological community and society.
---

### Published peer-reviewed international conference and journal papers

-------

**Solid-State Storage workload and throughput interaction with architecture and system design - modeling, machine-learned prognostics and robustness**

-------

<a href="https://ieee-iedm.org/wp-content/uploads/2019/10/session-13.pdf" target="_blank"> **[Invited]** "Enabling Prognostics of Robust Design with Interpretable Machine Learning"</a>, **Jay Sarkar** and Cory Peterson, Focus Session on Reliability of Systems and Devices, 2019 International Electron Devices Meeting, San Francisco, CA, December 2019.

<a href="https://ieeexplore.ieee.org/document/8720510" target="_blank">"Operational Workload Impact on Solid-State Storage Analyzed with Interpretable Machine Learning"</a>, **Jay Sarkar** and Cory Peterson, 2019 International Reliability Physics Symposium (IRPS) April 2019, pp. 3C.6-1 – 3C.6-8.

<a href="https://ieeexplore.ieee.org/document/8353565/" target="_blank"> “Machine-Learned Assessment and Prediction of Robust Solid-State Storage System Reliability Physics”</a>, **Jay Sarkar**, Cory Peterson and Amir Sanayei, 2018 International Reliability Physics Symposium (IRPS) March 2018, pp. 3C.6-1 – 3C.6-8.

<a href="http://ieeexplore.ieee.org/document/7889748/" target="_blank"> “Robust Error-Management and Impact of Throughput in Solid State Storage – Characterization and First System Reliability Model”</a>, **Jay Sarkar**, Cory Peterson, Yao Zhang and Steve Lock, 2017 Annual Reliability and Maintainability Symposium (RAMS) January 2017, pp. 1-6.

<a href="https://ieeexplore.ieee.org/document/7105166" target="_blank"> “Reliability Characterization and Modeling of Solid State Storage”</a>, **Jay Sarkar** and Frank Sun, 2015 Annual Reliability and Maintainability Symposium (RAMS), January 2015, pp. 1-6.
&nbsp;

<br/>

----

**Phase-Change (Optane) memory fundamental physics, array statistics and materials science - physical and statistical modeling, and characterization**

-------
<a href="https://aip.scitation.org/doi/10.1063/1.2821845" target="_blank">“Evolution of Phase Change Memory characteristics with operating cycles: electrical characterization and physical modeling”</a>, **J. Sarkar** and Bob Gleixner, Applied Physics Letters 91, p. 233506, 2007

<a href="https://ieeexplore.ieee.org/document/4227689" target="_blank"> “**[ Invited ]** Data retention characterization of Phase-Change Memory arrays”</a>, B. Gleixner, A. Pirovano, **J. Sarkar**, F. Ottogalli, E. Tortorelli, M. Tosi and R. Bez, Proceedings of 45th Annual IEEE International Reliability Physics Symposium 2007, p. 542 - 546
&nbsp;

<br/>

------

**3-D NAND Flash cell with (biologically) self-assembled nanocrystal floating gate - design, fabrication and characterization**

------

<a href="https://link.springer.com/article/10.1007/s11664-008-0645-7" target="_blank">"Protein-Assembled Nanocrystal-Based Vertical Flash Memory Devices with Al2O3 Integration"</a>, F. Ferdousi, **J. Sarkar**, S. Tang, D. Shahrjerdi, T. Akyol, E. Tutuc, S.K. Banerjee, Journal of Electronic Materials, 38, p. 438, 2009

<a href="https://ieeexplore.ieee.org/document/4800732" target="_blank"> “Vertical Flash memory devices with protein-assembled nanocrystal floating gate and Al2O3 control oxide”</a>, F. Ferdousi, **J. Sarkar**, D. Shahrjerdi, T. Akyol, J. P. Donnelly, E. Tutuc, S. K. Banerjee, 66th IEEE Device Research Conference 2008

<a href="http://www.ssdm.jp/2007/invited_strategic.html" target="_blank"> “**[ Invited ]** Bio-nano approaches to fabricating quantum-dot floating gate flash memories”</a>, S. Banerjee, Shan Tang, **J. Sarkar**, Davood Shahrjerdi, Chang Lee, International Conference on Solid State Devices and Materials 2007, Ibaraki, Japan

<a href="https://ieeexplore.ieee.org/document/4290570" target="_blank"> “Protein-mediated assembly of nanocrystal floating gate in a vertical flash cell”</a>, **J. Sarkar**, Shan Tang, Domingo Garcia, Sanjay Banerjee, 22nd IEEE Non Volatile Semiconductor Memory Workshop 2007, p. 34 – 35

<a href="http://www.nanoparticles.org/pdf/BanerjeeS.pdf" target="_blank"> “**[ Invited ]** Flash memory with nanoparticle floating gate”</a>, Sanjay Banerjee, Shan Tang, **J. Sarkar**, Davood Shahrjerdi, Chang Lee, Particles 2007, Toronto, Canada

<a href="https://ieeexplore.ieee.org/document/4160043" target="_blank"> “Vertical flash memory with nanocrystal floating gate for ultra-dense integration and good retention”</a>, **J. Sarkar**, Sagnik Dey, Davood Shahrjerdi and Sanjay Banerjee, Electron Device Letters, 28, p. 449 – 451, 2007

<a href="https://aip.scitation.org/doi/10.1063/1.2711528" target="_blank"> “Vertical flash memory with protein-mediated assembly of nanocrystal floating gate”</a>, **J. Sarkar**, Shan Tang, Davood Shahrjerdi and Sanjay Banerjee, Applied Physics Letters, 90, p. 103512, 2007 – **editorially selected** for the Virtual Journal of Nanoscale Science and Technology, 15, issue 11 (March 19th, 2007) and the Virtual Journal of Biological Physics Research, 13, issue 6 (March 15th, 2007)

<a href="https://ieeexplore.ieee.org/document/4097631" target="_blank">“Vertical (3-D) flash memory with SiGe nanocrystal floating gate”</a>, **J. Sarkar**, S. Dey, Y. Liu, D. Shahrjerdi, D. Q. Kelly and S. K. Banerjee, 64th IEEE Device Research Conference Digest 2006, p. 267 – 268

<a href="https://ieeexplore.ieee.org/document/4097632" target="_blank">“Fabrication of Self-Assembled Ni Nanocrystal Flash Memories Using a Polymeric Template”</a>, D. Shahrjerdi, **J. Sarkar**, X. Gao, D. Q. Kelly, S. K. Banerjee, 64th IEEE Device Research Conference Digest, p. 269 – 270, 2006

<a href="https://nyuscholars.nyu.edu/en/publications/fabrication-of-dense-ordered-arrays-of-metal-dots-for-flash-memor" target="_blank">“Fabrication of Dense Ordered Arrays of Metal Dots for Flash Memory Application”</a>, D. Shahrjerdi, **J. Sarkar**, S. K. Banerjee, Materials Research Society Spring Meeting, 2006

<a href="https://ieeexplore.ieee.org/document/1705115" target="_blank">“Improved performance of SiGe nanocrystal memory with VARIOT tunnel barrier</a>”, Y. Liu, S. Tang, S. Dey, D. Kelly, **J. Sarkar**, S. K. Banerjee, IEEE Transactions on Electron Devices, 53, p. 2598 – 2602, 2006

<a href="http://flux.aps.org/meetings/YR04/MAR04/baps/abs/S9170007.html" target="_blank">“Engineering the electromagnetic environment in a semiconductor nanostructure to study single electron tunneling oscillations”</a>, **J. Sarkar**, Zhonqing Zhi, Alex Rimberg, APS Annual March Meeting, Montreal, 2004

<br/>

------

### Issued and Filed Patents

-------

**Solid-State Data Storage Systems Prognostics and Autonomous Design**

---------

Data Storage Systems and Methods for Autonomously Adapting Data Storage System Performance, Capacity and/or Operational Requirements - Filed, December 2018.

[Method and System for a Storage (SSD) Drive-Level Failure and Health Prediction Leveraging Machine Learning on Internal Parametric Data](https://patentimages.storage.googleapis.com/0a/48/b3/c8368a515a52d1/US20190108888A1.pdf) - Filed, October 2017.

------

**Phase Change (Optane) Memory**

-----

[Maintenance Process to Enhance Memory Endurance](https://patentimages.storage.googleapis.com/bf/8b/75/fbb7447b9f31af/US8036016.pdf) - Issued, October 2011.

-------

**MEMS Display**

------

[MEMS Device Encapsulation with Corner or Edge Seals](https://patentimages.storage.googleapis.com/88/4f/57/e56a185908c73d/US20140002964A1.pdf), Filed, June 2012.