{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667846259575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667846259575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 10:37:39 2022 " "Processing started: Mon Nov 07 10:37:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667846259575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846259575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846259575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667846260142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667846260142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prga " "Found entity 1: prga" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267037 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(92) " "Verilog HDL warning at ksa.sv(92): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(93) " "Verilog HDL warning at ksa.sv(93): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(99) " "Verilog HDL warning at ksa.sv(99): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(105) " "Verilog HDL warning at ksa.sv(105): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(122) " "Verilog HDL warning at ksa.sv(122): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(123) " "Verilog HDL warning at ksa.sv(123): extended using \"x\" or \"z\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task1/init.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task1/init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "../2022w1-lab3-l1b-lab3-group27/task1/init.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task1/init.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arc4.sv(43) " "Verilog HDL information at arc4.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667846267061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task4.sv(36) " "Verilog HDL information at task4.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667846267061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267069 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7 " "Found entity 2: seg7" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/weiya/onedrive/desktop/cpen311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crack " "Found entity 1: crack" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "s_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mem " "Found entity 1: ct_mem" {  } { { "ct_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/ct_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pt_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pt_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pt_mem " "Found entity 1: pt_mem" {  } { { "pt_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/pt_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667846267133 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(4) " "Output port \"LEDR\" at task4.sv(4) has no driver" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1667846267149 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mem ct_mem:ct " "Elaborating entity \"ct_mem\" for hierarchy \"ct_mem:ct\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "ct" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846267165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ct_mem:ct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "altsyncram_component" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/ct_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846267350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/ct_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846267366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846267366 ""}  } { { "ct_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/ct_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846267366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2q1 " "Found entity 1: altsyncram_t2q1" {  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_t2q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2q1 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated " "Elaborating entity \"altsyncram_t2q1\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846267422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fg2 " "Found entity 1: altsyncram_4fg2" {  } { { "db/altsyncram_4fg2.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_4fg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846267470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846267470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fg2 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|altsyncram_4fg2:altsyncram1 " "Elaborating entity \"altsyncram_4fg2\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|altsyncram_4fg2:altsyncram1\"" {  } { { "db/altsyncram_t2q1.tdf" "altsyncram1" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_t2q1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846267470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t2q1.tdf" "mgl_prim2" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_t2q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_t2q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129578496 " "Parameter \"NODE_NAME\" = \"1129578496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268286 ""}  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_t2q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846268286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crack crack:c " "Elaborating entity \"crack\" for hierarchy \"crack:c\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "c" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 crack.sv(70) " "Verilog HDL assignment warning at crack.sv(70): truncated value with size 32 to match size of target (24)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268654 "|task4|crack:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 crack.sv(73) " "Verilog HDL assignment warning at crack.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268654 "|task4|crack:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_valid crack.sv(82) " "Verilog HDL Always Construct warning at crack.sv(82): inferring latch(es) for variable \"key_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667846268654 "|task4|crack:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_valid crack.sv(82) " "Inferred latch for \"key_valid\" at crack.sv(82)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846268654 "|task4|crack:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pt_mem crack:c\|pt_mem:pt " "Elaborating entity \"pt_mem\" for hierarchy \"crack:c\|pt_mem:pt\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "pt" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crack:c\|pt_mem:pt\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\"" {  } { { "pt_mem.v" "altsyncram_component" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/pt_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|pt_mem:pt\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\"" {  } { { "pt_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/pt_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|pt_mem:pt\|altsyncram:altsyncram_component " "Instantiated megafunction \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268718 ""}  } { { "pt_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/pt_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846268718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3q1 " "Found entity 1: altsyncram_a3q1" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_a3q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846268758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846268758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3q1 crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated " "Elaborating entity \"altsyncram_a3q1\" for hierarchy \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "mgl_prim2" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"crack:c\|pt_mem:pt\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347682304 " "Parameter \"NODE_NAME\" = \"1347682304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268782 ""}  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846268782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arc4 crack:c\|arc4:a4 " "Elaborating entity \"arc4\" for hierarchy \"crack:c\|arc4:a4\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "a4" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_mem crack:c\|arc4:a4\|s_mem:s " "Elaborating entity \"s_mem\" for hierarchy \"crack:c\|arc4:a4\|s_mem:s\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "s" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "s_mem.v" "altsyncram_component" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/s_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "s_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/s_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Instantiated megafunction \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268846 ""}  } { { "s_mem.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/s_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846268846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvp1 " "Found entity 1: altsyncram_pvp1" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_pvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846268886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846268886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvp1 crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated " "Elaborating entity \"altsyncram_pvp1\" for hierarchy \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "mgl_prim2" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"crack:c\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846268902 ""}  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846268902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init crack:c\|arc4:a4\|init:i " "Elaborating entity \"init\" for hierarchy \"crack:c\|arc4:a4\|init:i\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "i" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 init.sv(21) " "Verilog HDL assignment warning at init.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task1/init.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task1/init.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268918 "|task4|crack:c|arc4:a4|init:i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ksa crack:c\|arc4:a4\|ksa:k " "Elaborating entity \"ksa\" for hierarchy \"crack:c\|arc4:a4\|ksa:k\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "k" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846268926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(74) " "Verilog HDL assignment warning at ksa.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268942 "|task4|crack:c|arc4:a4|ksa:k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(75) " "Verilog HDL assignment warning at ksa.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268950 "|task4|crack:c|arc4:a4|ksa:k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(98) " "Verilog HDL assignment warning at ksa.sv(98): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268974 "|task4|crack:c|arc4:a4|ksa:k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(104) " "Verilog HDL assignment warning at ksa.sv(104): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846268974 "|task4|crack:c|arc4:a4|ksa:k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prga crack:c\|arc4:a4\|prga:p " "Elaborating entity \"prga\" for hierarchy \"crack:c\|arc4:a4\|prga:p\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" "p" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/arc4.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846270558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prga.sv(56) " "Verilog HDL assignment warning at prga.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270558 "|task4|crack:c|arc4:a4|prga:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(57) " "Verilog HDL assignment warning at prga.sv(57): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270558 "|task4|crack:c|arc4:a4|prga:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 prga.sv(70) " "Verilog HDL assignment warning at prga.sv(70): truncated value with size 16 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270566 "|task4|crack:c|arc4:a4|prga:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 prga.sv(91) " "Verilog HDL assignment warning at prga.sv(91): truncated value with size 9 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270566 "|task4|crack:c|arc4:a4|prga:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(102) " "Verilog HDL assignment warning at prga.sv(102): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270566 "|task4|crack:c|arc4:a4|prga:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(129) " "Verilog HDL assignment warning at prga.sv(129): truncated value with size 32 to match size of target (8)" {  } { { "../2022w1-lab3-l1b-lab3-group27/task3/prga.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task3/prga.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667846270566 "|task4|crack:c|arc4:a4|prga:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "h0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846270590 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667846270879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.07.10:37:53 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl " "2022.11.07.10:37:53 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846273647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846275472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846275600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846277375 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667846278096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60bba180/alt_sld_fab.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278512 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846278568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846278568 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "crack:c\|arc4:a4\|prga:p\|pad_rtl_0 " "Inferred RAM node \"crack:c\|arc4:a4\|prga:p\|pad_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1667846280152 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "crack:c\|arc4:a4\|prga:p\|pad_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"crack:c\|arc4:a4\|prga:p\|pad_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667846285904 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667846285904 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667846285904 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "crack:c\|arc4:a4\|ksa:k\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"crack:c\|arc4:a4\|ksa:k\|Mod0\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "Mod0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846285912 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667846285912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|arc4:a4\|prga:p\|altsyncram:pad_rtl_0 " "Elaborated megafunction instantiation \"crack:c\|arc4:a4\|prga:p\|altsyncram:pad_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846285944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|arc4:a4\|prga:p\|altsyncram:pad_rtl_0 " "Instantiated megafunction \"crack:c\|arc4:a4\|prga:p\|altsyncram:pad_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846285944 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846285944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo1 " "Found entity 1: altsyncram_1jo1" {  } { { "db/altsyncram_1jo1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/altsyncram_1jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846285984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846285984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:c\|arc4:a4\|ksa:k\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"crack:c\|arc4:a4\|ksa:k\|lpm_divide:Mod0\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846286072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:c\|arc4:a4\|ksa:k\|lpm_divide:Mod0 " "Instantiated megafunction \"crack:c\|arc4:a4\|ksa:k\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846286072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846286072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846286072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846286072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667846286072 ""}  } { { "../2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task2/ksa.sv" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667846286072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cho " "Found entity 1: lpm_divide_cho" {  } { { "db/lpm_divide_cho.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/lpm_divide_cho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846286112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846286112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/abs_divider_ibg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846286136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846286136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846286184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846286184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_in9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_in9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_in9 " "Found entity 1: lpm_abs_in9" {  } { { "db/lpm_abs_in9.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/lpm_abs_in9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846286240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846286240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667846286264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846286264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "crack:c\|key_valid " "Latch crack:c\|key_valid has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA crack:c\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal crack:c\|state\[0\]" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667846288552 ""}  } { { "../2022w1-lab3-l1b-lab3-group27/task4/crack.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/crack.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667846288552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667846295600 "|task4|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667846295600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846295896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667846303104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846303473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667846304393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667846304393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../2022w1-lab3-l1b-lab3-group27/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab3/2022w1-lab3-l1b-lab3-group27/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667846304875 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667846304875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9268 " "Implemented 9268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667846304891 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667846304891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9164 " "Implemented 9164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667846304891 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667846304891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667846304891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667846304931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 10:38:24 2022 " "Processing ended: Mon Nov 07 10:38:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667846304931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667846304931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667846304931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667846304931 ""}
