
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg2
	ST %vreg0, <fi#0>, 0; mem:ST4[%x.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%coefficients.addr] CPURegs:%vreg1
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%wi.addr] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 0; CPURegs:%vreg3
	ST %vreg3, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg3
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg4<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg4
	%vreg5<def> = LTI %vreg4<kill>, 20; CPURegs:%vreg5,%vreg4
	JNC %vreg5<kill>, <BB#4>; CPURegs:%vreg5
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg18<def> = MovGR %ZERO, 2; CPURegs:%vreg18
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg19
	%vreg20<def> = SHL %vreg19<kill>, %vreg18<kill>; CPURegs:%vreg20,%vreg19,%vreg18
	%vreg21<def> = LD <fi#1>, 0; mem:LD4[%coefficients.addr] CPURegs:%vreg21
	%vreg22<def> = ADDu %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = MovGR %ZERO, 7; CPURegs:%vreg23
	ST %vreg23<kill>, %vreg22<kill>, 0; mem:ST4[%arrayidx] CPURegs:%vreg23,%vreg22
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg24<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg24
	%vreg25<def> = ADDiu %vreg24<kill>, 1; CPURegs:%vreg25,%vreg24
	ST %vreg25<kill>, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg25
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	ST %vreg3, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg3
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %for.cond1
    Predecessors according to CFG: BB#4 BB#7
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg7
	%vreg8<def> = LTI %vreg7<kill>, 8; CPURegs:%vreg8,%vreg7
	JNC %vreg8<kill>, <BB#8>; CPURegs:%vreg8
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#8(4)

BB#6: derived from LLVM BB %for.body3
    Predecessors according to CFG: BB#5
	%vreg10<def> = MovGR %ZERO, 2; CPURegs:%vreg10
	%vreg11<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg11
	%vreg12<def> = SHL %vreg11<kill>, %vreg10<kill>; CPURegs:%vreg12,%vreg11,%vreg10
	%vreg13<def> = LD <fi#2>, 0; mem:LD4[%wi.addr] CPURegs:%vreg13
	%vreg14<def> = ADDu %vreg13<kill>, %vreg12<kill>; CPURegs:%vreg14,%vreg13,%vreg12
	ST %vreg3, %vreg14<kill>, 0; mem:ST4[%arrayidx4] CPURegs:%vreg3,%vreg14
    Successors according to CFG: BB#7

BB#7: derived from LLVM BB %for.inc5
    Predecessors according to CFG: BB#6
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg16
	%vreg17<def> = ADDiu %vreg16<kill>, 1; CPURegs:%vreg17,%vreg16
	ST %vreg17<kill>, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg17
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#8: derived from LLVM BB %for.end7
    Predecessors according to CFG: BB#5
	%vreg9<def> = MovGR %ZERO, 1; CPURegs:%vreg9
	%V0<def> = COPY %vreg9; CPURegs:%vreg9
	RetLR %V0<imp-use>

# End machine code for function pin_down.

# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=32, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovIGH %ZERO, <ga:@main.coefficients>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@main.coefficients>[TF=4]; CPURegs:%vreg2,%vreg1
	ST %vreg2, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg2
	%vreg3<def> = LEA <fi#6>, 0; CPURegs:%vreg3
	ST %vreg3, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg3
	%vreg4<def> = ADDiu %vreg3, 4; CPURegs:%vreg4,%vreg3
	ST %vreg4<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg4
	%vreg5<def> = MovIGH %ZERO, <ga:@main.x>[TF=3]; CPURegs:%vreg5
	%vreg6<def,tied1> = MovIGL %vreg5<tied0>, <ga:@main.x>[TF=4]; CPURegs:%vreg6,%vreg5
	%vreg7<def> = LD %vreg6, 0; mem:LD4[@main.x] CPURegs:%vreg7,%vreg6
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg8<def> = COPY %SP; CPURegs:%vreg8
	ST %vreg3, %vreg8, 8; mem:ST4[<unknown>] CPURegs:%vreg3,%vreg8
	%A0<def> = COPY %vreg7; CPURegs:%vreg7
	%A1<def> = COPY %vreg2; CPURegs:%vreg2
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = COPY %V0; CPURegs:%vreg9
	ST %vreg9, %vreg6, 0; mem:ST4[@main.x] CPURegs:%vreg9,%vreg6
	%vreg10<def> = MovIGH %ZERO, <ga:@main.y>[TF=3]; CPURegs:%vreg10
	%vreg11<def,tied1> = MovIGL %vreg10<tied0>, <ga:@main.y>[TF=4]; CPURegs:%vreg11,%vreg10
	ST %vreg9, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg9,%vreg11
	ST %vreg0, <fi#2>, 0; mem:ST4[%f] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#2
	%vreg12<def> = LD <fi#2>, 0; mem:LD4[%f] CPURegs:%vreg12
	%vreg13<def> = LTI %vreg12<kill>, 4; CPURegs:%vreg13,%vreg12
	JNC %vreg13<kill>, <BB#3>; CPURegs:%vreg13
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#3(4)

BB#2: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#1
	%vreg25<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg25,%vreg11
	%vreg26<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg26
	%vreg27<def> = ADDiu %vreg26, 4; CPURegs:%vreg27,%vreg26
	ST %vreg27<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg27
	%vreg28<def> = LD %vreg26, 0; mem:LD4[%4] CPURegs:%vreg28,%vreg26
	%vreg29<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg29
	%vreg30<def> = LD %vreg29<kill>, 0; mem:LD4[%6] CPURegs:%vreg30,%vreg29
	%vreg31<def> = MUL32 %vreg28<kill>, %vreg30<kill>; CPURegs:%vreg31,%vreg28,%vreg30
	%vreg32<def> = SUBu %vreg25<kill>, %vreg31<kill>; CPURegs:%vreg32,%vreg25,%vreg31
	ST %vreg32<kill>, <fi#1>, 0; mem:ST4[%w] CPURegs:%vreg32
	%vreg33<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg33
	%vreg34<def> = ADDiu %vreg33, 4; CPURegs:%vreg34,%vreg33
	ST %vreg34<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg34
	%vreg35<def> = LD %vreg33, 0; mem:LD4[%8] CPURegs:%vreg35,%vreg33
	%vreg36<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg36
	%vreg37<def> = LD %vreg36<kill>, 0; mem:LD4[%10] CPURegs:%vreg37,%vreg36
	%vreg38<def> = MUL32 %vreg35<kill>, %vreg37<kill>; CPURegs:%vreg38,%vreg35,%vreg37
	%vreg39<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg39
	%vreg40<def> = SUBu %vreg39<kill>, %vreg38<kill>; CPURegs:%vreg40,%vreg39,%vreg38
	ST %vreg40<kill>, <fi#1>, 0; mem:ST4[%w] CPURegs:%vreg40
	%vreg41<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg41
	%vreg42<def> = ADDiu %vreg41, 4; CPURegs:%vreg42,%vreg41
	ST %vreg42<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg42
	%vreg43<def> = LD %vreg41, 0; mem:LD4[%13] CPURegs:%vreg43,%vreg41
	%vreg44<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg44
	%vreg45<def> = MUL32 %vreg43<kill>, %vreg44<kill>; CPURegs:%vreg45,%vreg43,%vreg44
	ST %vreg45<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg45,%vreg11
	%vreg46<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg46
	%vreg47<def> = ADDiu %vreg46, 4; CPURegs:%vreg47,%vreg46
	ST %vreg47<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg47
	%vreg48<def> = LD %vreg46, 0; mem:LD4[%16] CPURegs:%vreg48,%vreg46
	%vreg49<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg49
	%vreg50<def> = LD %vreg49<kill>, 0; mem:LD4[%18] CPURegs:%vreg50,%vreg49
	%vreg51<def> = MUL32 %vreg48<kill>, %vreg50<kill>; CPURegs:%vreg51,%vreg48,%vreg50
	%vreg52<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg52,%vreg11
	%vreg53<def> = ADDu %vreg52<kill>, %vreg51<kill>; CPURegs:%vreg53,%vreg52,%vreg51
	ST %vreg53<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg53,%vreg11
	%vreg54<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg54
	%vreg55<def> = ADDiu %vreg54, 4; CPURegs:%vreg55,%vreg54
	ST %vreg55<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg55
	%vreg56<def> = LD %vreg54, 0; mem:LD4[%21] CPURegs:%vreg56,%vreg54
	%vreg57<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg57
	%vreg58<def> = LD %vreg57<kill>, 0; mem:LD4[%23] CPURegs:%vreg58,%vreg57
	%vreg59<def> = MUL32 %vreg56<kill>, %vreg58<kill>; CPURegs:%vreg59,%vreg56,%vreg58
	%vreg60<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg60,%vreg11
	%vreg61<def> = ADDu %vreg60<kill>, %vreg59<kill>; CPURegs:%vreg61,%vreg60,%vreg59
	ST %vreg61<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg61,%vreg11
	%vreg62<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg62
	%vreg63<def> = LD %vreg62<kill>, 0; mem:LD4[%26] CPURegs:%vreg63,%vreg62
	%vreg64<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg64
	%vreg65<def> = ADDiu %vreg64, 4; CPURegs:%vreg65,%vreg64
	ST %vreg65<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg65
	ST %vreg63<kill>, %vreg64, 0; mem:ST4[%28] CPURegs:%vreg63,%vreg64
	%vreg66<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg66
	%vreg67<def> = ADDiu %vreg66, 4; CPURegs:%vreg67,%vreg66
	%vreg68<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg68
	ST %vreg67<kill>, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg67
	ST %vreg68<kill>, %vreg66, 0; mem:ST4[%30] CPURegs:%vreg68,%vreg66
	%vreg69<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg69
	%vreg70<def> = ADDiu %vreg69<kill>, 4; CPURegs:%vreg70,%vreg69
	ST %vreg70<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg70
	%vreg71<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg71
	%vreg72<def> = ADDiu %vreg71<kill>, 4; CPURegs:%vreg72,%vreg71
	ST %vreg72<kill>, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg72
	%vreg73<def> = LD <fi#2>, 0; mem:LD4[%f] CPURegs:%vreg73
	%vreg74<def> = ADDiu %vreg73<kill>, 1; CPURegs:%vreg74,%vreg73
	ST %vreg74<kill>, <fi#2>, 0; mem:ST4[%f] CPURegs:%vreg74
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#3: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg16<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg16,%vreg11
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %SP; CPURegs:%vreg17
	ST %vreg3, %vreg17, 8; mem:ST4[<unknown>] CPURegs:%vreg3,%vreg17
	%A0<def> = COPY %vreg16; CPURegs:%vreg16
	%A1<def> = COPY %vreg2; CPURegs:%vreg2
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg22<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg22,%vreg11
	%V0<def> = COPY %vreg22; CPURegs:%vreg22
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function pin_down: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg2
	ST %vreg0, <fi#0>, 0; mem:ST4[%x.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%coefficients.addr] CPURegs:%vreg1
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%wi.addr] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 0; CPURegs:%vreg3
	ST %vreg3, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg3
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg4<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg4
	%vreg5<def> = LTI %vreg4<kill>, 20; CPURegs:%vreg5,%vreg4
	JNC %vreg5<kill>, <BB#4>; CPURegs:%vreg5
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg18<def> = MovGR %ZERO, 2; CPURegs:%vreg18
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg19
	%vreg20<def> = SHL %vreg19<kill>, %vreg18<kill>; CPURegs:%vreg20,%vreg19,%vreg18
	%vreg21<def> = LD <fi#1>, 0; mem:LD4[%coefficients.addr] CPURegs:%vreg21
	%vreg22<def> = ADDu %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = MovGR %ZERO, 7; CPURegs:%vreg23
	ST %vreg23<kill>, %vreg22<kill>, 0; mem:ST4[%arrayidx] CPURegs:%vreg23,%vreg22
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg24<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg24
	%vreg25<def> = ADDiu %vreg24<kill>, 1; CPURegs:%vreg25,%vreg24
	ST %vreg25<kill>, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg25
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	ST %vreg3, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg3
    Successors according to CFG: BB#5

BB#5: derived from LLVM BB %for.cond1
    Predecessors according to CFG: BB#4 BB#7
	%vreg7<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg7
	%vreg8<def> = LTI %vreg7<kill>, 8; CPURegs:%vreg8,%vreg7
	JNC %vreg8<kill>, <BB#8>; CPURegs:%vreg8
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#8(4)

BB#6: derived from LLVM BB %for.body3
    Predecessors according to CFG: BB#5
	%vreg10<def> = MovGR %ZERO, 2; CPURegs:%vreg10
	%vreg11<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg11
	%vreg12<def> = SHL %vreg11<kill>, %vreg10<kill>; CPURegs:%vreg12,%vreg11,%vreg10
	%vreg13<def> = LD <fi#2>, 0; mem:LD4[%wi.addr] CPURegs:%vreg13
	%vreg14<def> = ADDu %vreg13<kill>, %vreg12<kill>; CPURegs:%vreg14,%vreg13,%vreg12
	ST %vreg3, %vreg14<kill>, 0; mem:ST4[%arrayidx4] CPURegs:%vreg3,%vreg14
    Successors according to CFG: BB#7

BB#7: derived from LLVM BB %for.inc5
    Predecessors according to CFG: BB#6
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%f] CPURegs:%vreg16
	%vreg17<def> = ADDiu %vreg16<kill>, 1; CPURegs:%vreg17,%vreg16
	ST %vreg17<kill>, <fi#3>, 0; mem:ST4[%f] CPURegs:%vreg17
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#8: derived from LLVM BB %for.end7
    Predecessors according to CFG: BB#5
	%vreg9<def> = MovGR %ZERO, 1; CPURegs:%vreg9
	%V0<def> = COPY %vreg9; CPURegs:%vreg9
	RetLR %V0<imp-use>

# End machine code for function pin_down.

# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
  fi#5: size=4, align=4, at location [SP]
  fi#6: size=32, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovIGH %ZERO, <ga:@main.coefficients>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@main.coefficients>[TF=4]; CPURegs:%vreg2,%vreg1
	ST %vreg2, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg2
	%vreg3<def> = LEA <fi#6>, 0; CPURegs:%vreg3
	ST %vreg3, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg3
	%vreg4<def> = ADDiu %vreg3, 4; CPURegs:%vreg4,%vreg3
	ST %vreg4<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg4
	%vreg5<def> = MovIGH %ZERO, <ga:@main.x>[TF=3]; CPURegs:%vreg5
	%vreg6<def,tied1> = MovIGL %vreg5<tied0>, <ga:@main.x>[TF=4]; CPURegs:%vreg6,%vreg5
	%vreg7<def> = LD %vreg6, 0; mem:LD4[@main.x] CPURegs:%vreg7,%vreg6
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg8<def> = COPY %SP; CPURegs:%vreg8
	ST %vreg3, %vreg8, 8; mem:ST4[<unknown>] CPURegs:%vreg3,%vreg8
	%A0<def> = COPY %vreg7; CPURegs:%vreg7
	%A1<def> = COPY %vreg2; CPURegs:%vreg2
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg9<def> = COPY %V0; CPURegs:%vreg9
	ST %vreg9, %vreg6, 0; mem:ST4[@main.x] CPURegs:%vreg9,%vreg6
	%vreg10<def> = MovIGH %ZERO, <ga:@main.y>[TF=3]; CPURegs:%vreg10
	%vreg11<def,tied1> = MovIGL %vreg10<tied0>, <ga:@main.y>[TF=4]; CPURegs:%vreg11,%vreg10
	ST %vreg9, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg9,%vreg11
	ST %vreg0, <fi#2>, 0; mem:ST4[%f] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#2
	%vreg12<def> = LD <fi#2>, 0; mem:LD4[%f] CPURegs:%vreg12
	%vreg13<def> = LTI %vreg12<kill>, 4; CPURegs:%vreg13,%vreg12
	JNC %vreg13<kill>, <BB#3>; CPURegs:%vreg13
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#3(4)

BB#2: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#1
	%vreg25<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg25,%vreg11
	%vreg26<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg26
	%vreg27<def> = ADDiu %vreg26, 4; CPURegs:%vreg27,%vreg26
	ST %vreg27<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg27
	%vreg28<def> = LD %vreg26, 0; mem:LD4[%4] CPURegs:%vreg28,%vreg26
	%vreg29<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg29
	%vreg30<def> = LD %vreg29<kill>, 0; mem:LD4[%6] CPURegs:%vreg30,%vreg29
	%vreg31<def> = MUL32 %vreg28<kill>, %vreg30<kill>; CPURegs:%vreg31,%vreg28,%vreg30
	%vreg32<def> = SUBu %vreg25<kill>, %vreg31<kill>; CPURegs:%vreg32,%vreg25,%vreg31
	ST %vreg32<kill>, <fi#1>, 0; mem:ST4[%w] CPURegs:%vreg32
	%vreg33<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg33
	%vreg34<def> = ADDiu %vreg33, 4; CPURegs:%vreg34,%vreg33
	ST %vreg34<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg34
	%vreg35<def> = LD %vreg33, 0; mem:LD4[%8] CPURegs:%vreg35,%vreg33
	%vreg36<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg36
	%vreg37<def> = LD %vreg36<kill>, 0; mem:LD4[%10] CPURegs:%vreg37,%vreg36
	%vreg38<def> = MUL32 %vreg35<kill>, %vreg37<kill>; CPURegs:%vreg38,%vreg35,%vreg37
	%vreg39<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg39
	%vreg40<def> = SUBu %vreg39<kill>, %vreg38<kill>; CPURegs:%vreg40,%vreg39,%vreg38
	ST %vreg40<kill>, <fi#1>, 0; mem:ST4[%w] CPURegs:%vreg40
	%vreg41<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg41
	%vreg42<def> = ADDiu %vreg41, 4; CPURegs:%vreg42,%vreg41
	ST %vreg42<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg42
	%vreg43<def> = LD %vreg41, 0; mem:LD4[%13] CPURegs:%vreg43,%vreg41
	%vreg44<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg44
	%vreg45<def> = MUL32 %vreg43<kill>, %vreg44<kill>; CPURegs:%vreg45,%vreg43,%vreg44
	ST %vreg45<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg45,%vreg11
	%vreg46<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg46
	%vreg47<def> = ADDiu %vreg46, 4; CPURegs:%vreg47,%vreg46
	ST %vreg47<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg47
	%vreg48<def> = LD %vreg46, 0; mem:LD4[%16] CPURegs:%vreg48,%vreg46
	%vreg49<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg49
	%vreg50<def> = LD %vreg49<kill>, 0; mem:LD4[%18] CPURegs:%vreg50,%vreg49
	%vreg51<def> = MUL32 %vreg48<kill>, %vreg50<kill>; CPURegs:%vreg51,%vreg48,%vreg50
	%vreg52<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg52,%vreg11
	%vreg53<def> = ADDu %vreg52<kill>, %vreg51<kill>; CPURegs:%vreg53,%vreg52,%vreg51
	ST %vreg53<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg53,%vreg11
	%vreg54<def> = LD <fi#3>, 0; mem:LD4[%ptr_coeff] CPURegs:%vreg54
	%vreg55<def> = ADDiu %vreg54, 4; CPURegs:%vreg55,%vreg54
	ST %vreg55<kill>, <fi#3>, 0; mem:ST4[%ptr_coeff] CPURegs:%vreg55
	%vreg56<def> = LD %vreg54, 0; mem:LD4[%21] CPURegs:%vreg56,%vreg54
	%vreg57<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg57
	%vreg58<def> = LD %vreg57<kill>, 0; mem:LD4[%23] CPURegs:%vreg58,%vreg57
	%vreg59<def> = MUL32 %vreg56<kill>, %vreg58<kill>; CPURegs:%vreg59,%vreg56,%vreg58
	%vreg60<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg60,%vreg11
	%vreg61<def> = ADDu %vreg60<kill>, %vreg59<kill>; CPURegs:%vreg61,%vreg60,%vreg59
	ST %vreg61<kill>, %vreg11, 0; mem:ST4[@main.y] CPURegs:%vreg61,%vreg11
	%vreg62<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg62
	%vreg63<def> = LD %vreg62<kill>, 0; mem:LD4[%26] CPURegs:%vreg63,%vreg62
	%vreg64<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg64
	%vreg65<def> = ADDiu %vreg64, 4; CPURegs:%vreg65,%vreg64
	ST %vreg65<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg65
	ST %vreg63<kill>, %vreg64, 0; mem:ST4[%28] CPURegs:%vreg63,%vreg64
	%vreg66<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg66
	%vreg67<def> = ADDiu %vreg66, 4; CPURegs:%vreg67,%vreg66
	%vreg68<def> = LD <fi#1>, 0; mem:LD4[%w] CPURegs:%vreg68
	ST %vreg67<kill>, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg67
	ST %vreg68<kill>, %vreg66, 0; mem:ST4[%30] CPURegs:%vreg68,%vreg66
	%vreg69<def> = LD <fi#5>, 0; mem:LD4[%ptr_wi2] CPURegs:%vreg69
	%vreg70<def> = ADDiu %vreg69<kill>, 4; CPURegs:%vreg70,%vreg69
	ST %vreg70<kill>, <fi#5>, 0; mem:ST4[%ptr_wi2] CPURegs:%vreg70
	%vreg71<def> = LD <fi#4>, 0; mem:LD4[%ptr_wi1] CPURegs:%vreg71
	%vreg72<def> = ADDiu %vreg71<kill>, 4; CPURegs:%vreg72,%vreg71
	ST %vreg72<kill>, <fi#4>, 0; mem:ST4[%ptr_wi1] CPURegs:%vreg72
	%vreg73<def> = LD <fi#2>, 0; mem:LD4[%f] CPURegs:%vreg73
	%vreg74<def> = ADDiu %vreg73<kill>, 1; CPURegs:%vreg74,%vreg73
	ST %vreg74<kill>, <fi#2>, 0; mem:ST4[%f] CPURegs:%vreg74
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#3: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg16<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg16,%vreg11
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %SP; CPURegs:%vreg17
	ST %vreg3, %vreg17, 8; mem:ST4[<unknown>] CPURegs:%vreg3,%vreg17
	%A0<def> = COPY %vreg16; CPURegs:%vreg16
	%A1<def> = COPY %vreg2; CPURegs:%vreg2
	CALL <ga:@pin_down>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg22<def> = LD %vreg11, 0; mem:LD4[@main.y] CPURegs:%vreg22,%vreg11
	%V0<def> = COPY %vreg22; CPURegs:%vreg22
	RetLR %V0<imp-use>

# End machine code for function main.

