[
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.ANY",
    "BriefDescription": "Counts the total number of instructions retired. (Fixed event)",
    "PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0.",
    "Counter": "Fixed counter 0",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.CORE",
    "BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)",
    "PublicDescription": "Counts the number of core cycles while the core is not in a halt state.  The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1.",
    "Counter": "Fixed counter 1",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x03",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC",
    "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)",
    "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.",
    "Counter": "Fixed counter 2",
    "PEBScounters": "34",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x01",
    "EventName": "LD_BLOCKS.DATA_UNKNOWN",
    "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
    "PublicDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x04",
    "EventName": "LD_BLOCKS.4K_ALIAS",
    "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
    "PublicDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x02",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.",
    "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x04",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.",
    "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x08",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
    "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 1G page.",
    "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1GB pages. Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x0e",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.",
    "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x10",
    "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
    "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for loads every cycle.",
    "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for loads every cycle.  A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x20",
    "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
    "BriefDescription": "Counts the number of first level TLB misses but second level hits due to loads that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.",
    "PublicDescription": "Counts the number of first level TLB misses but second level hits due to loads that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x80",
    "EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
    "BriefDescription": "Counts the number of page walks due to loads that miss the PDE (Page Directory Entry) cache.",
    "PublicDescription": "Counts the number of page walks due to loads that miss the PDE (Page Directory Entry) cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x41",
    "EventName": "LONGEST_LAT_CACHE.MISS",
    "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
    "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x4f",
    "EventName": "LONGEST_LAT_CACHE.REFERENCE",
    "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
    "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x30",
    "UMask": "0x00",
    "EventName": "L2_REJECT_XQ.ANY",
    "BriefDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition.",
    "PublicDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition which likely indicates back pressure from the IDI link.  The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L2 write-back victims).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x31",
    "UMask": "0x00",
    "EventName": "CORE_REJECT_L2Q.ANY",
    "BriefDescription": "Counts the number of core requests (demand and L1 prefetchers) rejected by the L2 queue (L2Q) due to a full condition.",
    "PublicDescription": "Counts the number of (demand and L1 prefetchers) core requests rejected by the L2 queue (L2Q) due to a full or nearly full condition, which likely indicates back pressure from L2Q.  It also counts requests that would have gone directly to the External Queue (XQ), but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link.  The L2Q may also reject transactions  from a core to ensure fairness between cores, or to delay a cores dirty eviction when the address conflicts incoming external snoops.  (Note that L2 prefetcher requests that are dropped are not counted by this event).  Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x01",
    "EventName": "C0_STALLS.LOAD_L2_HIT",
    "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_L2_HIT",
    "PublicDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_L2_HIT",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x01",
    "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
    "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x02",
    "EventName": "C0_STALLS.LOAD_LLC_HIT",
    "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_LLC_HIT",
    "PublicDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_LLC_HIT",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x02",
    "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.",
    "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x04",
    "EventName": "C0_STALLS.LOAD_DRAM_HIT",
    "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_DRAM_HIT",
    "PublicDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_DRAM_HIT",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x04",
    "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
    "PublicDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x07",
    "EventName": "MEM_BOUND_STALLS.LOAD",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "PublicDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x08",
    "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
    "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) access which hit in the L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x10",
    "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.",
    "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) access which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x20",
    "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).",
    "PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or translation lookaside buffer (TLB) access which hit in DRAM or MMIO (non-DRAM).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x38",
    "EventName": "MEM_BOUND_STALLS.IFETCH",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x40",
    "EventName": "MEM_BOUND_STALLS.STORE_BUFFER_FULL",
    "BriefDescription": "Counts the number of cycles a core is stalled due to a store buffer being full.",
    "PublicDescription": "Counts the number of cycles a core is stalled due to a store buffer being full.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.CORE_P",
    "BriefDescription": "Counts the number of unhalted core clock cycles.",
    "PublicDescription": "Counts the number of core cycles while the core is not in a halt state.  The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses a programmable general purpose performance counter.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x01",
    "EventName": "CPU_CLK_UNHALTED.REF",
    "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
    "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x01",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
    "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
    "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction.  This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x02",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.",
    "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x04",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.",
    "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x08",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
    "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.",
    "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x0e",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.",
    "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x10",
    "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
    "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.",
    "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.  A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x20",
    "EventName": "DTLB_STORE_MISSES.STLB_HIT",
    "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.",
    "PublicDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x80",
    "EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS",
    "BriefDescription": "Counts the number of page walks due to stores that miss the PDE (Page Directory Entry) cache.",
    "PublicDescription": "Counts the number of page walks due to storse that miss the PDE (Page Directory Entry) cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x4f",
    "UMask": "0x01",
    "EventName": "EPT.EPDE_MISS",
    "BriefDescription": "Counts the number of Extended Page Directory Entry misses.",
    "PublicDescription": "Counts the number Extended Page Directory Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x4f",
    "UMask": "0x02",
    "EventName": "EPT.EPDE_HIT",
    "BriefDescription": "Counts the number of Extended Page Directory Entry hits.",
    "PublicDescription": "Counts the number of Extended Page Directory Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x4f",
    "UMask": "0x04",
    "EventName": "EPT.EPDPE_HIT",
    "BriefDescription": "Counts the number of Extended Page Directory Pointer Entry hits.",
    "PublicDescription": "Counts the number Extended Page Directory Pointer Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x4f",
    "UMask": "0x08",
    "EventName": "EPT.EPDPE_MISS",
    "BriefDescription": "Counts the number of Extended Page Directory Pointer Entry misses.",
    "PublicDescription": "Counts the number Extended Page Directory Pointer Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x4f",
    "UMask": "0x10",
    "EventName": "EPT.WALK_PENDING",
    "BriefDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle.",
    "PublicDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x51",
    "UMask": "0x01",
    "EventName": "DL1.DIRTY_EVICTION",
    "BriefDescription": "Counts the number of first level data cacheline (dirty) evictions caused by misses, stores, and prefetches.",
    "PublicDescription": "Counts the number of first level data cacheline (dirty) evictions caused by misses, stores, and prefetches.  Does not count evictions or dirty writebacks caused by snoops.  Does not count a replacement unless a (dirty) line was written back.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x00",
    "EventName": "BUS_LOCK.ALL",
    "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.SELF_LOCKS",
    "PublicDescription": "This event is deprecated. Refer to new event BUS_LOCK.SELF_LOCKS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x00",
    "EventName": "BUS_LOCK.SELF_LOCKS",
    "BriefDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks.",
    "PublicDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks. Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x01",
    "EventName": "BUS_LOCK.CYCLES_SELF_BLOCK",
    "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.LOCK_CYCLES",
    "PublicDescription": "This event is deprecated. Refer to new event BUS_LOCK.LOCK_CYCLES",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x01",
    "EventName": "BUS_LOCK.LOCK_CYCLES",
    "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued.",
    "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued. Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x02",
    "EventName": "BUS_LOCK.CYCLES_OTHER_BLOCK",
    "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.BLOCK_CYCLES",
    "PublicDescription": "This event is deprecated. Refer to new event BUS_LOCK.BLOCK_CYCLES",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x63",
    "UMask": "0x02",
    "EventName": "BUS_LOCK.BLOCK_CYCLES",
    "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores.",
    "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores. Counts on a per core basis.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x00",
    "EventName": "TOPDOWN_FE_BOUND.ALL",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to frontend stalls.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to frontend stalls.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x01",
    "EventName": "TOPDOWN_FE_BOUND.CISC",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to the microcode sequencer (MS).",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to the microcode sequencer (MS).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x02",
    "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x04",
    "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to wrong predecodes.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to wrong predecodes.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x08",
    "EventName": "TOPDOWN_FE_BOUND.DECODE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stalls.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stalls.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x10",
    "EventName": "TOPDOWN_FE_BOUND.ITLB",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ITLB misses.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x20",
    "EventName": "TOPDOWN_FE_BOUND.ICACHE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x40",
    "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x72",
    "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to a latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to a latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x80",
    "EventName": "TOPDOWN_FE_BOUND.OTHER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to other common frontend stalls not categorized.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to other common frontend stalls not categorized.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x8d",
    "EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BAD_SPECULATION.MONUKE",
    "BriefDescription": "This event is deprecated. Refer to new event TOPDOWN_BAD_SPECULATION.FASTNUKE",
    "PublicDescription": "This event is deprecated. Refer to new event TOPDOWN_BAD_SPECULATION.FASTNUKE",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to fast nukes such as memory ordering and memory disambiguation machine clears.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to fast nukes such as memory ordering and memory disambiguation machine clears.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
    "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
    "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x04",
    "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to branch mispredicts.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to branch mispredicts.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x06",
    "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
    "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
    "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ) even if an FE_bound event occurs during this period. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x00",
    "EventName": "TOPDOWN_BE_BOUND.ALL",
    "BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to backend stalls.",
    "PublicDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to backend stalls.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x01",
    "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to certain allocation restrictions.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to certain allocation restrictions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x04",
    "EventName": "TOPDOWN_BE_BOUND.STORE_BUFFER",
    "BriefDescription": "This event is deprecated. ",
    "PublicDescription": "This event is deprecated. ",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x08",
    "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x10",
    "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x20",
    "EventName": "TOPDOWN_BE_BOUND.REGISTER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x40",
    "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the reorder buffer being full (ROB stalls).",
    "PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the reorder buffer being full (ROB stalls).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x01",
    "EventName": "ICACHE.HIT",
    "BriefDescription": "Counts the number of instruction cache hits.",
    "PublicDescription": "Counts the number of requests that hit in the instruction cache.  The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one.  Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x02",
    "EventName": "ICACHE.MISSES",
    "BriefDescription": "Counts the number of instruction cache misses.",
    "PublicDescription": "Counts the number of missed requests to the instruction cache.  The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one.  Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x03",
    "EventName": "ICACHE.ACCESSES",
    "BriefDescription": "Counts the number of requests to the instruction cache for one or more bytes of a cache line.",
    "PublicDescription": "Counts the total number of requests to the instruction cache.  The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line or byte chunk count as one.  Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x81",
    "UMask": "0x04",
    "EventName": "ITLB.FILLS",
    "BriefDescription": "Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.",
    "PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) and a new translation was filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x02",
    "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.",
    "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x04",
    "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.",
    "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x08",
    "EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 1G page.",
    "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x0e",
    "EventName": "ITLB_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
    "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size.  Includes page walks that page fault.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x10",
    "EventName": "ITLB_MISSES.WALK_PENDING",
    "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle.",
    "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle.  A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x20",
    "EventName": "ITLB_MISSES.STLB_HIT",
    "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will results in a DTLB write from STLB.",
    "PublicDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will results in a DTLB write from STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x80",
    "EventName": "ITLB_MISSES.PDE_CACHE_MISS",
    "BriefDescription": "Counts the number of page walks due to an instruction fetch that miss the PDE (Page Directory Entry) cache.",
    "PublicDescription": "Counts the number of page walks due to an instruction fetch that miss the PDE (Page Directory Entry) cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x00",
    "EventName": "INST_RETIRED.ANY_P",
    "BriefDescription": "Counts the total number of instructions retired.",
    "PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses a programmable general purpose performance counter.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x00",
    "EventName": "UOPS_RETIRED.ALL",
    "BriefDescription": "Counts the total number of uops retired.",
    "PublicDescription": "Counts the total number of uops retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x00",
    "EventName": "TOPDOWN_RETIRING.ALL",
    "BriefDescription": "Counts the total number of consumed retirement slots.",
    "PublicDescription": "Counts the total number of consumed retirement slots.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x01",
    "EventName": "UOPS_RETIRED.MS",
    "BriefDescription": "Counts the number of uops that are from complex flows issued by the micro-sequencer (MS).",
    "PublicDescription": "Counts the number of uops that are from complex flows issued by the Microcode Sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x08",
    "EventName": "UOPS_RETIRED.FPDIV",
    "BriefDescription": "Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).",
    "PublicDescription": "Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x10",
    "EventName": "UOPS_RETIRED.IDIV",
    "BriefDescription": "Counts the number of integer divide uops retired.",
    "PublicDescription": "Counts the number of integer divide uops retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x00",
    "EventName": "MACHINE_CLEARS.ANY",
    "BriefDescription": "Counts the total number of machine clears for any reason including, but not limited to, memory ordering, memory disambiguation, SMC, and FP assist.",
    "PublicDescription": "Counts the total number of machine clears for any reason including, but not limited to, memory ordering, memory disambiguation, SMC, and FP assist.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x01",
    "EventName": "MACHINE_CLEARS.SMC",
    "BriefDescription": "Counts the number of machine clears due typically to program modifying data (self modifying code) within 1K of a recently fetched code page.",
    "PublicDescription": "Counts the number of machine clears due typically to program modifying data (self modifying code) within 1K of a recently fetched code page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x02",
    "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
    "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
    "PublicDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x20",
    "EventName": "MACHINE_CLEARS.PAGE_FAULT",
    "BriefDescription": "Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.",
    "PublicDescription": "Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x00",
    "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
    "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires.  All branch type instructions are accounted for.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x7e",
    "EventName": "BR_INST_RETIRED.JCC",
    "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
    "PublicDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xbf",
    "EventName": "BR_INST_RETIRED.FAR_BRANCH",
    "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
    "PublicDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xeb",
    "EventName": "BR_INST_RETIRED.NON_RETURN_IND",
    "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
    "PublicDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf7",
    "EventName": "BR_INST_RETIRED.RETURN",
    "BriefDescription": "Counts the number of near RET branch instructions retired.",
    "PublicDescription": "Counts the number of near RET branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf9",
    "EventName": "BR_INST_RETIRED.CALL",
    "BriefDescription": "Counts the number of near CALL branch instructions retired.",
    "PublicDescription": "Counts the number of near CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfb",
    "EventName": "BR_INST_RETIRED.IND_CALL",
    "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.",
    "PublicDescription": "Counts the number of near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfd",
    "EventName": "BR_INST_RETIRED.REL_CALL",
    "BriefDescription": "Counts the number of near relative CALL branch instructions retired.",
    "PublicDescription": "Counts the number of near relative CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfe",
    "EventName": "BR_INST_RETIRED.TAKEN_JCC",
    "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
    "PublicDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x00",
    "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
    "PublicDescription": "Counts the total number of mispredicted branch instructions retired.  All branch type instructions are accounted for.  Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP.    A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x7e",
    "EventName": "BR_MISP_RETIRED.JCC",
    "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
    "PublicDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xeb",
    "EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
    "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
    "PublicDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xf7",
    "EventName": "BR_MISP_RETIRED.RETURN",
    "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.",
    "PublicDescription": "Counts the number of mispredicted near RET branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfb",
    "EventName": "BR_MISP_RETIRED.IND_CALL",
    "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
    "PublicDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfe",
    "EventName": "BR_MISP_RETIRED.TAKEN_JCC",
    "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
    "PublicDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xcb",
    "UMask": "0x01",
    "EventName": "HW_INTERRUPTS.RECEIVED",
    "BriefDescription": "Counts the number of hardware interrupts received by the processor.",
    "PublicDescription": "Counts the number of hardware interrupts received by the processor.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "203",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xcb",
    "UMask": "0x02",
    "EventName": "HW_INTERRUPTS.MASKED",
    "BriefDescription": "Counts the number of core cycles during which interrupts are masked (disabled).",
    "PublicDescription": "Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xcb",
    "UMask": "0x04",
    "EventName": "HW_INTERRUPTS.PENDING_AND_MASKED",
    "BriefDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled).",
    "PublicDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled). Increments by 1 each core cycle that both EFLAGS.IF is 0 and an INTR is pending (which means the APIC is telling the ROB to cause an INTR). This event does not increment if EFLAGS.IF is 0 but all interrupt in the APICs Interrupt Request Register (IRR) are inhibited by the PPR (thus either by ISRV or TPR)  because in these cases the interrupts would be held up in the APIC and would not be pended to the ROB. This event does count when an interrupt is only inhibited by MOV/POP SS state machines or the STI state machine. These extra inhibits only last for a single instructions and would not be important.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x00",
    "EventName": "CYCLES_DIV_BUSY.ANY",
    "BriefDescription": "This event is deprecated. ",
    "PublicDescription": "This event is deprecated. ",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "CYCLES_DIV_BUSY.IDIV",
    "BriefDescription": "Counts the number of cycles the integer divider is busy.  Does not imply a stall waiting for the divider.",
    "PublicDescription": "Counts the number of cycles the integer divider is busy.  Does not imply a stall waiting for the divider.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x02",
    "EventName": "CYCLES_DIV_BUSY.FPDIV",
    "BriefDescription": "Counts the number of cycles the floating point divider is busy.  Does not imply a stall waiting for the divider.",
    "PublicDescription": "Counts the number of cycles the floating point divider is busy.  Does not imply a stall waiting for the divider.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x11",
    "EventName": "MEM_UOPS_RETIRED.DTLB_MISS_LOADS",
    "BriefDescription": "Counts the number of load ops retired that miss in the second Level TLB.",
    "PublicDescription": "Counts the number of load ops retired that miss in the second Level TLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x12",
    "EventName": "MEM_UOPS_RETIRED.DTLB_MISS_STORES",
    "BriefDescription": "Counts the number of store ops retired that miss in the second level TLB.",
    "PublicDescription": "Counts the number of store ops retired that miss in the second level TLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x13",
    "EventName": "MEM_UOPS_RETIRED.DTLB_MISS",
    "BriefDescription": "Counts the number of memory retired ops that missed in the second level TLB.",
    "PublicDescription": "Counts the number of memory retired ops that missed in the second level TLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x41",
    "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
    "BriefDescription": "Counts the number of retired split loads uops.",
    "PublicDescription": "Counts the number of retired split loads uops.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x43",
    "EventName": "MEM_UOPS_RETIRED.SPLIT",
    "BriefDescription": "Counts the number of memory uops retired that were splits.",
    "PublicDescription": "Counts the number of memory uops retired that were splits.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x81",
    "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
    "BriefDescription": "Counts the number of load uops retired.",
    "PublicDescription": "Counts the total number of load uops retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x82",
    "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
    "BriefDescription": "Counts the number of store uops retired.",
    "PublicDescription": "Counts the total number of store uops retired.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x01",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in the L1 data cache.",
    "PublicDescription": "Counts the number of load uops retired that hit in the L1 data cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x02",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.",
    "PublicDescription": "Counts the number of load uops retired that hit in the L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.",
    "PublicDescription": "Counts the number of load uops retired that hit in the L3 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x08",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
    "BriefDescription": "Counts the number of load uops retired that miss in the L1 data cache.",
    "PublicDescription": "Counts the number of load uops retired that miss in the L1 data cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x10",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
    "BriefDescription": "Counts the number of load uops retired that miss in the L2 cache.",
    "PublicDescription": "Counts the number of load uops retired that miss in the L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x20",
    "EventName": "MEM_LOAD_UOPS_RETIRED.HITM",
    "BriefDescription": "Counts the number of retired loads that hit in the L3 cache, in which a snoop was required and modified data was forwarded from another core.",
    "PublicDescription": "Counts the number of retired loads that hit in the L3 cache, in which a snoop was required and modified data was forwarded from another core.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x80",
    "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT",
    "BriefDescription": "Counts the number of load ops retired that hit in DRAM.",
    "PublicDescription": "Counts the number of load ops retired that hit in DRAM.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x01",
    "EventName": "BACLEARS.ANY",
    "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
    "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend.  Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x02",
    "EventName": "BACLEARS.INDIRECT",
    "BriefDescription": "Counts the number of BACLEARS due to an indirect branch.",
    "PublicDescription": "Counts the number of BACLEARS due to an indirect branch.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x04",
    "EventName": "BACLEARS.UNCOND",
    "BriefDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.",
    "PublicDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x08",
    "EventName": "BACLEARS.RETURN",
    "BriefDescription": "Counts the number of BACLEARS due to a return branch.",
    "PublicDescription": "Counts the number of BACLEARS due to a return branch.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x10",
    "EventName": "BACLEARS.COND",
    "BriefDescription": "Counts the number of BACLEARS due to a conditional jump.",
    "PublicDescription": "Counts the number of BACLEARS due to a conditional jump.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe8",
    "UMask": "0x00",
    "EventName": "BTCLEAR.ANY",
    "BriefDescription": "Counts the total number of BTCLEARS.",
    "PublicDescription": "Counts the total number of BTCLEARS which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0xe9",
    "UMask": "0x01",
    "EventName": "DECODE_RESTRICTION.PREDECODE_WRONG",
    "BriefDescription": "Counts the number of times a decode restriction reduces the decode throughput due to wrong instruction length prediction.",
    "PublicDescription": "Counts the number of times a decode restriction reduces the decode throughput due to wrong instruction length prediction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "0",
    "PDIR_COUNTER": "na"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1001003C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1002003C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1004003C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1008003C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1010003C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PARTIAL_STREAMING_WR.ANY_RESPONSE",
    "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x400000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS",
    "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x402184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.FULL_STREAMING_WR.ANY_RESPONSE",
    "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x800000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.FULL_STREAMING_WR.L3_MISS",
    "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x802184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L1WB_M.ANY_RESPONSE",
    "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1000000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L1WB_M.L3_MISS",
    "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L2WB_M.ANY_RESPONSE",
    "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2000000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L2WB_M.L3_MISS",
    "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.ANY_RESPONSE",
    "BriefDescription": "Counts all code reads that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.OUTSTANDING",
    "BriefDescription": "Counts all code reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.DRAM",
    "BriefDescription": "Counts all code reads that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_MISS",
    "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.OUTSTANDING",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.DRAM",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.DRAM",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.OUTSTANDING",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.DRAM",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_MISS",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.DRAM",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.ANY_RESPONSE",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3000000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.OUTSTANDING",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8003000000000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.L3_MISS",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.OUTSTANDING",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.ANY_RESPONSE",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.OUTSTANDING",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
    "BriefDescription": "Counts streaming stores that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10800",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.STREAMING_WR.L3_MISS",
    "BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000800",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.OTHER.ANY_RESPONSE",
    "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x18000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.OTHER.L3_MISS",
    "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184008000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.ANY_RESPONSE",
    "BriefDescription": "Counts uncached memory reads that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x100000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.OUTSTANDING",
    "BriefDescription": "Counts uncached memory reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000100000000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.DRAM",
    "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x100184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_MISS",
    "BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x102184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_WR.ANY_RESPONSE",
    "BriefDescription": "Counts uncached memory writes that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x200000010000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_WR.L3_MISS",
    "BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x202184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.DRAM",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.LOCAL_DRAM",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.LOCAL_DRAM",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.LOCAL_DRAM",
    "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x100184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.LOCAL_DRAM",
    "BriefDescription": "Counts all code reads that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.L3_MISS_LOCAL",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_MISS_LOCAL",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.STREAMING_WR.L3_MISS_LOCAL",
    "BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000800",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.OTHER.L3_MISS_LOCAL",
    "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184008000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x102184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_WR.L3_MISS_LOCAL",
    "BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x202184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS_LOCAL",
    "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x402184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.FULL_STREAMING_WR.L3_MISS_LOCAL",
    "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x802184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L1WB_M.L3_MISS_LOCAL",
    "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L2WB_M.L3_MISS_LOCAL",
    "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2002184000000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PREFETCHES.ANY_RESPONSE",
    "BriefDescription": "Counts all hardware and software prefetches that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10470",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PREFETCHES.L3_MISS",
    "BriefDescription": "Counts all hardware and software prefetches that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000470",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.ANY_RESPONSE",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.OUTSTANDING",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6",
    "MSRValue": "0x8000000000000477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.DRAM",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_MISS",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.LOCAL_DRAM",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_MISS_LOCAL",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2184000477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_NOT_NEEDED",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1003C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_MISS",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2003C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
    "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0002",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_CODE_RD.L3_HIT",
    "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0004",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.L3_HIT",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3001F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT",
    "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0010",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_RFO.L3_HIT",
    "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0020",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT",
    "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0040",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.STREAMING_WR.L3_HIT",
    "BriefDescription": "Counts streaming stores that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0800",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_RD.L3_HIT",
    "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x101F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.UC_WR.L3_HIT",
    "BriefDescription": "Counts uncached memory writes that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x201F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.PARTIAL_STREAMING_WR.L3_HIT",
    "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x401F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.FULL_STREAMING_WR.L3_HIT",
    "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x801F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L1WB_M.L3_HIT",
    "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1001F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.L2WB_M.L3_HIT",
    "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x2001F803C0000",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.ALL_CODE_RD.L3_HIT",
    "BriefDescription": "Counts all code reads that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0044",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT",
    "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0001",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  },
  {
    "EventCode": "0XB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.READS_TO_CORE.L3_HIT",
    "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache.",
    "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x1F803C0477",
    "CollectPEBSRecord": "0",
    "CounterMask": "0",
    "Invert": "0",
    "AnyThread": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "Errata": "null",
    "Offcore": "1",
    "PDIR_COUNTER": "0"
  }
]