Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Feb  2 22:29:35 2026
| Host         : audrey-Precision-5520 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (514)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (514)
---------------------------------
 There are 514 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.365    -5841.326                   5286                27148        0.069        0.000                      0                27148        0.520        0.000                       0                 15290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.365    -5841.326                   5286                27148        0.069        0.000                      0                27148        0.520        0.000                       0                 15290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         5286  Failing Endpoints,  Worst Slack       -3.365ns,  Total Violation    -5841.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.365ns  (required time - arrival time)
  Source:                 pe_engine/genblk1[8].row_sum_adder/unpacked_products_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.957ns (44.474%)  route 3.692ns (55.526%))
  Logic Levels:           11  (CARRY4=7 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15289, unset)        0.787     0.787    pe_engine/genblk1[8].row_sum_adder/clk
    SLICE_X13Y95         FDRE                                         r  pe_engine/genblk1[8].row_sum_adder/unpacked_products_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  pe_engine/genblk1[8].row_sum_adder/unpacked_products_reg[15][2]/Q
                         net (fo=3, routed)           0.640     1.806    pe_engine/genblk1[8].row_sum_adder/unpacked_products_reg[15]_144[2]
    SLICE_X12Y93         LUT3 (Prop_lut3_I1_O)        0.105     1.911 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut[11]_i_63__7/O
                         net (fo=1, routed)           0.532     2.443    pe_engine/genblk1[8].row_sum_adder/adder_dataOut[11]_i_63__7_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     2.770 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[11]_i_55__7/CO[3]
                         net (fo=1, routed)           0.000     2.770    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[11]_i_55__7_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.948 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_55__7/O[0]
                         net (fo=3, routed)           0.557     3.505    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_55__7_n_7
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.238     3.743 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut[11]_i_40__7/O
                         net (fo=1, routed)           0.506     4.249    pe_engine/genblk1[8].row_sum_adder/adder_dataOut[11]_i_40__7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     4.667 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[11]_i_15__7/CO[3]
                         net (fo=1, routed)           0.000     4.667    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[11]_i_15__7_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.765 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_15__7/CO[3]
                         net (fo=1, routed)           0.000     4.765    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_15__7_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.030 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[19]_i_17__7/O[1]
                         net (fo=3, routed)           0.625     5.655    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[19]_i_17__7_n_6
    SLICE_X11Y90         LUT3 (Prop_lut3_I1_O)        0.250     5.905 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut[15]_i_11__7/O
                         net (fo=3, routed)           0.457     6.362    pe_engine/genblk1[8].row_sum_adder/adder_dataOut[15]_i_11__7_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I1_O)        0.105     6.467 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut[15]_i_3__7/O
                         net (fo=1, routed)           0.375     6.842    pe_engine/genblk1[8].row_sum_adder/adder_dataOut[15]_i_3__7_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.171 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.171    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[15]_i_1__7_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.436 r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[19]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     7.436    pe_engine/genblk1[8].row_sum_adder/full_sum[17]
    SLICE_X13Y93         FDRE                                         r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=15289, unset)        0.748     4.048    pe_engine/genblk1[8].row_sum_adder/clk
    SLICE_X13Y93         FDRE                                         r  pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[17]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.059     4.071    pe_engine/genblk1[8].row_sum_adder/adder_dataOut_reg[17]
  -------------------------------------------------------------------
                         required time                          4.071    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 -3.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pe_engine/genblk1[6].row_sum_adder/adder_dataOut_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            output_fifo/fifo_inst/MEM_reg_2/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15289, unset)        0.390     0.390    pe_engine/genblk1[6].row_sum_adder/clk
    SLICE_X9Y77          FDRE                                         r  pe_engine/genblk1[6].row_sum_adder/adder_dataOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  pe_engine/genblk1[6].row_sum_adder/adder_dataOut_reg[12]/Q
                         net (fo=1, routed)           0.103     0.635    output_fifo/fifo_inst/dataIn[132]
    RAMB36_X0Y15         RAMB36E1                                     r  output_fifo/fifo_inst/MEM_reg_2/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15289, unset)        0.411     0.411    output_fifo/fifo_inst/clk
    RAMB36_X0Y15         RAMB36E1                                     r  output_fifo/fifo_inst/MEM_reg_2/CLKBWRCLK
                         clock pessimism              0.000     0.411    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.155     0.566    output_fifo/fifo_inst/MEM_reg_2
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         3.300       0.828      RAMB36_X1Y7   output_fifo/fifo_inst/MEM_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         1.650       0.520      SLICE_X42Y29  unpacker/genblk1[0].fifo_inst/fifo_inst/MEM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         1.650       0.520      SLICE_X42Y29  unpacker/genblk1[0].fifo_inst/fifo_inst/MEM_reg_0_3_0_5/RAMA/CLK



