{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729462300604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729462300604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 16:11:40 2024 " "Processing started: Sun Oct 20 16:11:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729462300604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729462300604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729462300604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729462301054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729462301054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308122 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1729462308123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_3_by_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_3_by_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Module.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC_Module.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrROM.v 1 1 " "Found 1 design units, including 1 entities, in source file instrROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrROM " "Found entity 1: instrROM" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE Execute_Cycle.sv(36) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(36): created implicit net for \"ForwardAE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729462308127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE Execute_Cycle.sv(45) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(45): created implicit net for \"ForwardBE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729462308127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729462308165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "cpu.sv" "Fetch" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.sv" "PC_MUX" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.sv" "Program_Counter" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "Fetch_Cycle.sv" "IMEM" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrROM Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst " "Elaborating entity \"instrROM\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\"" {  } { { "Instruction_Memory.sv" "rom_inst" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "altsyncram_component" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729462308224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrMEM.mif " "Parameter \"init_file\" = \"instrMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308225 ""}  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729462308225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nf1 " "Found entity 1: altsyncram_9nf1" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729462308265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729462308265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nf1 Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated " "Elaborating entity \"altsyncram_9nf1\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dylanggf/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PC_adder\"" {  } { { "Fetch_Cycle.sv" "PC_adder" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "cpu.sv" "Decode" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_mem_index Decode_Cycle.sv(32) " "Verilog HDL or VHDL warning at Decode_Cycle.sv(32): object \"flag_mem_index\" assigned a value but never read" {  } { { "Decode_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1729462308272 "|cpu|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode_Cycle:Decode\|Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\"" {  } { { "Decode_Cycle.sv" "control" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit.sv" "Main_Decoder" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit.sv" "ALU_Decoder" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:rf\"" {  } { { "Decode_Cycle.sv" "rf" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:extension\"" {  } { { "Decode_Cycle.sv" "extension" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "cpu.sv" "Execute" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_by_1 Execute_Cycle:Execute\|Mux_3_by_1:srca_mux " "Elaborating entity \"Mux_3_by_1\" for hierarchy \"Execute_Cycle:Execute\|Mux_3_by_1:srca_mux\"" {  } { { "Execute_Cycle.sv" "srca_mux" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:alu\"" {  } { { "Execute_Cycle.sv" "alu" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "cpu.sv" "Memory" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\"" {  } { { "Memory_Cycle.sv" "dmem" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "cpu.sv" "WriteBack" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:Forwarding_block " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:Forwarding_block\"" {  } { { "cpu.sv" "Forwarding_block" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729462308309 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729462308474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729462308503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 16:11:48 2024 " "Processing ended: Sun Oct 20 16:11:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729462308503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729462308503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729462308503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729462308503 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729462309226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729462309787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729462309787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 16:11:49 2024 " "Processing started: Sun Oct 20 16:11:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729462309787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1729462309787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/dylanggf/intelFPGA_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim cpu cpu " "Command: quartus_sh -t /home/dylanggf/intelFPGA_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim cpu cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1729462309787 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim cpu cpu " "Quartus(args): --rtl_sim cpu cpu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1729462309787 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1729462309848 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1729462309926 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1729462309926 ""}
{ "Warning" "0" "" "Warning: File cpu_run_msim_rtl_verilog.do already exists - backing up current file as cpu_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File cpu_run_msim_rtl_verilog.do already exists - backing up current file as cpu_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1729462310025 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim/cpu_run_msim_rtl_verilog.do" {  } { { "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim/cpu_run_msim_rtl_verilog.do" "0" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim/cpu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/simulation/modelsim/cpu_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1729462310041 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1729462310041 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1729462310051 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1729462310052 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_nativelink_simulation.rpt" {  } { { "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_nativelink_simulation.rpt" "0" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1729462310052 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/dylanggf/intelFPGA_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/dylanggf/intelFPGA_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1729462310053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729462310053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 16:11:50 2024 " "Processing ended: Sun Oct 20 16:11:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729462310053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729462310053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729462310053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1729462310053 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1729462476471 ""}
