// Seed: 3660016661
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  output id_1;
  reg id_3 = 1;
  assign id_3 = id_3 ? id_3 : id_3;
  logic id_4;
  logic id_5;
  type_13 id_6 (
      .id_0 (1),
      .id_1 (id_3 + id_2),
      .id_2 (id_3),
      .id_3 (id_2),
      .id_4 (~1),
      .id_5 (),
      .id_6 (1 == 1),
      .id_7 (id_2 - 1),
      .id_8 (id_3),
      .id_9 (1),
      .id_10(1),
      .id_11(1),
      .id_12(id_4),
      .id_13(id_2)
  );
  reg id_7;
  reg id_8;
  initial begin
    id_8 <= id_3;
  end
  always @(id_5 or 1) begin
    id_3 <= #1 1;
  end
  logic id_9;
  always @(1) begin
    id_7 <= id_3;
  end
endmodule
