TITLE: Memory Layout Engineer

SKILLS: IT Hardware

Job Description Â Send me Jobs like this Job Description Memory Layout Engineer Mandatory Skills: Candidate must have experience in layout design of memory leaf cells and at top level of memories he/ she should have worked on 28nm / 16nm process technologies and have understanding of issues like WPE, LOD effects. He/ She must have good understanding of physical verification checks . DRC, LVS, ERC and reliability checks IR and EM. He/ She must have worked on cadence tools for layout design and Cadence/ Mentor/ Synopsys tools for physical verification checks. He/ She must have good understanding of Basics of CMOS circuits. Basic knowledge of skill or any compiler related language would be required. Preferable Skills: Advanced Skill to develop layout and schematic tiler would be very valuable. Perl scripting expertise would be good to have. Candidate is expected to contribute individually by working hands- on layout design of SRAM/ ROM/ CAM/ Custom memories and physical verification of memories. He/ She may also be required to mentor / lead team of memory layout designer Salary: Not Disclosed by Recruiter Industry: Semiconductors / Electronics Functional Area: IT Hardware , Technical Support , Telecom Engineering Role Category:Telecom Role:RF System Designer Desired Candidate Profile Education- UG: Any Graduate PG:Post Graduation Not Required Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: Soft Machines, Inc Soft Machines, Inc Download PPT Photo 1 Â View Contact Details