

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Thu Jun 15 12:11:16 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_To_Int  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     39|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    189|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     102|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_118_p2                     |     +    |      0|  0|  12|           3|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |last_assign_fu_129_p2             |   icmp   |      0|  0|   1|           3|           2|
    |output_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |output_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_112_p2                     |   icmp   |      0|  0|   2|           3|           4|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  39|          24|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |i_reg_101                  |   9|          2|    3|          6|
    |output_AX_ALG_TDATA_blk_n  |   9|          2|    1|          2|
    |output_data_V_1_data_out   |   9|          2|   32|         64|
    |output_data_V_1_state      |  15|          3|    2|          6|
    |output_dest_V_1_state      |  15|          3|    2|          6|
    |output_id_V_1_state        |  15|          3|    2|          6|
    |output_keep_V_1_state      |  15|          3|    2|          6|
    |output_last_V_1_data_out   |   9|          2|    1|          2|
    |output_last_V_1_state      |  15|          3|    2|          6|
    |output_strb_V_1_state      |  15|          3|    2|          6|
    |output_user_V_1_state      |  15|          3|    2|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 189|         39|   55|        126|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_135  |   1|   0|    1|          0|
    |i_reg_101                     |   3|   0|    3|          0|
    |last_assign_reg_144           |   1|   0|    1|          0|
    |output_data_V_1_payload_A     |  32|   0|   32|          0|
    |output_data_V_1_payload_B     |  32|   0|   32|          0|
    |output_data_V_1_sel_rd        |   1|   0|    1|          0|
    |output_data_V_1_sel_wr        |   1|   0|    1|          0|
    |output_data_V_1_state         |   2|   0|    2|          0|
    |output_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |output_dest_V_1_state         |   2|   0|    2|          0|
    |output_id_V_1_sel_rd          |   1|   0|    1|          0|
    |output_id_V_1_state           |   2|   0|    2|          0|
    |output_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |output_keep_V_1_state         |   2|   0|    2|          0|
    |output_last_V_1_payload_A     |   1|   0|    1|          0|
    |output_last_V_1_payload_B     |   1|   0|    1|          0|
    |output_last_V_1_sel_rd        |   1|   0|    1|          0|
    |output_last_V_1_sel_wr        |   1|   0|    1|          0|
    |output_last_V_1_state         |   2|   0|    2|          0|
    |output_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |output_strb_V_1_state         |   2|   0|    2|          0|
    |output_user_V_1_sel_rd        |   1|   0|    1|          0|
    |output_user_V_1_state         |   2|   0|    2|          0|
    |tmp_reg_135                   |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 102|   0|  102|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_data  | return value |
|buf_V_address0        | out |    2|  ap_memory |     buf_V     |     array    |
|buf_V_ce0             | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q0              |  in |   32|  ap_memory |     buf_V     |     array    |
|output_AX_ALG_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (10)  [1/1] 1.77ns  loc: ./axi_algorithm.h:226
:1  br label %1


 <State 2>: 4.14ns
ST_2: i (12)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp (13)  [1/1] 2.07ns  loc: ./axi_algorithm.h:226
:1  %tmp = icmp eq i3 %i, -4

ST_2: i_1 (14)  [1/1] 2.53ns  loc: ./axi_algorithm.h:226
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_11 (15)  [1/1] 0.00ns  loc: ./axi_algorithm.h:226
:3  br i1 %tmp, label %3, label %2

ST_2: tmp_1 (21)  [1/1] 0.00ns  loc: ./axi_algorithm.h:229
:4  %tmp_1 = zext i3 %i to i32

ST_2: last_assign (22)  [1/1] 2.07ns  loc: ./axi_algorithm.h:229
:5  %last_assign = icmp eq i3 %i, 3

ST_2: buf_V_addr (23)  [1/1] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:6  %buf_V_addr = getelementptr [4 x i32]* %buf_V, i32 0, i32 %tmp_1

ST_2: p_Val2_s (24)  [2/2] 2.32ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:7  %p_Val2_s = load i32* %buf_V_addr, align 4


 <State 3>: 2.32ns
ST_3: p_Val2_s (24)  [1/2] 2.32ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:7  %p_Val2_s = load i32* %buf_V_addr, align 4

ST_3: StgValue_17 (25)  [2/2] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)


 <State 4>: 0.00ns
ST_4: empty (17)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_19 (18)  [1/1] 0.00ns  loc: ./axi_algorithm.h:227
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str12) nounwind

ST_4: tmp_2 (19)  [1/1] 0.00ns  loc: ./axi_algorithm.h:227
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str12)

ST_4: StgValue_21 (20)  [1/1] 0.00ns  loc: ./axi_algorithm.h:228
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: StgValue_22 (25)  [1/2] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_4: empty_9 (26)  [1/1] 0.00ns  loc: ./axi_algorithm.h:230
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str12, i32 %tmp_2)

ST_4: StgValue_24 (27)  [1/1] 0.00ns  loc: ./axi_algorithm.h:226
:10  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_25 (29)  [1/1] 0.00ns  loc: ./axi_algorithm.h:231
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (br               ) [ 011110]
i           (phi              ) [ 001000]
tmp         (icmp             ) [ 001110]
i_1         (add              ) [ 011110]
StgValue_11 (br               ) [ 000000]
tmp_1       (zext             ) [ 000000]
last_assign (icmp             ) [ 001110]
buf_V_addr  (getelementptr    ) [ 001100]
p_Val2_s    (load             ) [ 001010]
empty       (speclooptripcount) [ 000000]
StgValue_19 (specloopname     ) [ 000000]
tmp_2       (specregionbegin  ) [ 000000]
StgValue_21 (specpipeline     ) [ 000000]
StgValue_22 (write            ) [ 000000]
empty_9     (specregionend    ) [ 000000]
StgValue_24 (br               ) [ 011110]
StgValue_25 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="4" slack="0"/>
<pin id="63" dir="0" index="4" bw="4" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="5" slack="0"/>
<pin id="66" dir="0" index="7" bw="5" slack="0"/>
<pin id="67" dir="0" index="8" bw="32" slack="0"/>
<pin id="68" dir="0" index="9" bw="1" slack="0"/>
<pin id="69" dir="0" index="10" bw="1" slack="0"/>
<pin id="70" dir="0" index="11" bw="1" slack="0"/>
<pin id="71" dir="0" index="12" bw="1" slack="1"/>
<pin id="72" dir="0" index="13" bw="1" slack="0"/>
<pin id="73" dir="0" index="14" bw="1" slack="0"/>
<pin id="74" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="last_assign_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="last_assign_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="149" class="1005" name="buf_V_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="p_Val2_s_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="58" pin=11"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="58" pin=13"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="58" pin=14"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="95" pin="2"/><net_sink comp="58" pin=8"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="105" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="105" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="105" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="133"><net_src comp="105" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="112" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="118" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="147"><net_src comp="129" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="58" pin=12"/></net>

<net id="152"><net_src comp="88" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="157"><net_src comp="95" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="58" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {4 }
	Port: output_keep_V | {4 }
	Port: output_strb_V | {4 }
	Port: output_user_V | {4 }
	Port: output_last_V | {4 }
	Port: output_id_V | {4 }
	Port: output_dest_V | {4 }
 - Input state : 
	Port: write_data : buf_V | {2 3 }
	Port: write_data : output_data_V | {}
	Port: write_data : output_keep_V | {}
	Port: write_data : output_strb_V | {}
	Port: write_data : output_user_V | {}
	Port: write_data : output_last_V | {}
	Port: write_data : output_id_V | {}
	Port: write_data : output_dest_V | {}
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_11 : 2
		tmp_1 : 1
		last_assign : 1
		buf_V_addr : 2
		p_Val2_s : 3
	State 3
		StgValue_17 : 1
	State 4
		empty_9 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_1_fu_118     |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |     tmp_fu_112     |    0    |    1    |
|          | last_assign_fu_129 |    0    |    1    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_58  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |    tmp_1_fu_124    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    14   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| buf_V_addr_reg_149|    2   |
|    i_1_reg_139    |    3   |
|     i_reg_101     |    3   |
|last_assign_reg_144|    1   |
|  p_Val2_s_reg_154 |   32   |
|    tmp_reg_135    |    1   |
+-------------------+--------+
|       Total       |   42   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_58 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   42   |   32   |
+-----------+--------+--------+--------+
