# Verilog
My projects for FPGA
___________
Homeworks:
- [X] Комбинаторные элементы
    - [X] SR_latch
    - [X] D_latch
    - [X] D_flipflop
    - [X] test_benches for all logical elements.
- [X] 4-значный счетчик шестнадцатиричных чисел
	- [X] Модули (в top):
	    - [X] clkdiv
	    - [X] clkdiv10
	    - [X] cnthex
	    - [X] hex2seg
	    - [X] hex_display
	    - [X] shownumber
- [ ] Homework 3
- [ ] Homework 4
- [ ] Homework 5
