

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Thu Jan 16 18:30:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Non_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       23|       23|        15|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    165|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    165|     96|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_81_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln27_fu_75_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    4|          8|
    |p_fu_36                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i_reg_137                      |  32|   0|   32|          0|
    |p_fu_36                            |   4|   0|    4|          0|
    |prediction_addr_reg_121            |   4|   0|    4|          0|
    |prediction_load_reg_127            |  32|   0|   32|          0|
    |prediction_addr_reg_121            |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 165|  32|  105|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_digits|  return value|
|prediction_address0  |  out|    4|   ap_memory|                                           prediction|         array|
|prediction_ce0       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_we0       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_d0        |  out|   32|   ap_memory|                                           prediction|         array|
|prediction_address1  |  out|    4|   ap_memory|                                           prediction|         array|
|prediction_ce1       |  out|    1|   ap_memory|                                           prediction|         array|
|prediction_q1        |   in|   32|   ap_memory|                                           prediction|         array|
|exp_sum_reload       |   in|   32|     ap_none|                                       exp_sum_reload|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 18 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%exp_sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_sum_reload"   --->   Operation 20 'read' 'exp_sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln27 = store i4 0, i4 %p" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 21 'store' 'store_ln27' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_1 = load i4 %p" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 23 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.40ns)   --->   "%icmp_ln27 = icmp_eq  i4 %p_1, i4 10" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.40ns)   --->   "%add_ln27 = add i4 %p_1, i4 1" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 25 'add' 'add_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc21.i.split, void %_Z20dense_layer_soft_maxPN3hls6streamIfLi0EEEPf.exit.exitStub" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 26 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %p_1" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 27 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %zext_ln27" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 28 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.56ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 29 'load' 'prediction_load' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %p" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 30 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 31 [1/2] (1.56ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 31 'load' 'prediction_load' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %prediction_load" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 32 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [12/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 33 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 34 [11/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 34 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 35 [10/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 35 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.95>
ST_6 : Operation 36 [9/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 36 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.95>
ST_7 : Operation 37 [8/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 37 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.95>
ST_8 : Operation 38 [7/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 38 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.95>
ST_9 : Operation 39 [6/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 39 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.95>
ST_10 : Operation 40 [5/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 40 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.95>
ST_11 : Operation 41 [4/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 41 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.95>
ST_12 : Operation 42 [3/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 42 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.95>
ST_13 : Operation 43 [2/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 43 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.95>
ST_14 : Operation 44 [1/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 44 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.56>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 45 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 47 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %div_i" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 48 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (1.56ns)   --->   "%store_ln29 = store i32 %bitcast_ln29_1, i4 %prediction_addr" [CNN_Non_Optimal/src/dense.cpp:29->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc21.i" [CNN_Non_Optimal/src/dense.cpp:27->CNN_Non_Optimal/src/cnn.cpp:61]   --->   Operation 50 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ exp_sum_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                      (alloca           ) [ 0100000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
exp_sum_reload_read    (read             ) [ 0111111111111110]
store_ln27             (store            ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000000000000000]
p_1                    (load             ) [ 0000000000000000]
icmp_ln27              (icmp             ) [ 0111111111111110]
add_ln27               (add              ) [ 0000000000000000]
br_ln27                (br               ) [ 0000000000000000]
zext_ln27              (zext             ) [ 0000000000000000]
prediction_addr        (getelementptr    ) [ 0111111111111111]
store_ln27             (store            ) [ 0000000000000000]
prediction_load        (load             ) [ 0101000000000000]
bitcast_ln29           (bitcast          ) [ 0100111111111110]
div_i                  (fdiv             ) [ 0100000000000001]
specpipeline_ln27      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln27 (speclooptripcount) [ 0000000000000000]
specloopname_ln27      (specloopname     ) [ 0000000000000000]
bitcast_ln29_1         (bitcast          ) [ 0000000000000000]
store_ln29             (store            ) [ 0000000000000000]
br_ln27                (br               ) [ 0000000000000000]
ret_ln0                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp_sum_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_sum_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="exp_sum_reload_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_sum_reload_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="prediction_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="14"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prediction_load/1 store_ln29/15 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln27_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_1_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln27_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln27_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln27_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln27_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="bitcast_ln29_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="bitcast_ln29_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/15 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="112" class="1005" name="exp_sum_reload_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="exp_sum_reload_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln27_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="13"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="121" class="1005" name="prediction_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_addr "/>
</bind>
</comp>

<comp id="127" class="1005" name="prediction_load_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prediction_load "/>
</bind>
</comp>

<comp id="132" class="1005" name="bitcast_ln29_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

<comp id="137" class="1005" name="div_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="97" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="108"><net_src comp="36" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="115"><net_src comp="40" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="120"><net_src comp="75" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="46" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="130"><net_src comp="53" pin="7"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="135"><net_src comp="97" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="140"><net_src comp="63" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {15 }
 - Input state : 
	Port: dataflow_section_Pipeline_dense_soft_max_for_digits : prediction | {1 2 }
	Port: dataflow_section_Pipeline_dense_soft_max_for_digits : exp_sum_reload | {1 }
  - Chain level:
	State 1
		store_ln27 : 1
		p_1 : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		zext_ln27 : 2
		prediction_addr : 3
		prediction_load : 4
		store_ln27 : 3
	State 2
	State 3
		div_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln27_fu_75        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln27_fu_81         |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   read   | exp_sum_reload_read_read_fu_40 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   fdiv   |            grp_fu_63           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         zext_ln27_fu_87        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    26   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    bitcast_ln29_reg_132   |   32   |
|       div_i_reg_137       |   32   |
|exp_sum_reload_read_reg_112|   32   |
|     icmp_ln27_reg_117     |    1   |
|         p_reg_105         |    4   |
|  prediction_addr_reg_121  |    4   |
|  prediction_load_reg_127  |   32   |
+---------------------------+--------+
|           Total           |   137  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_63    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  2.292  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   137  |   44   |
+-----------+--------+--------+--------+
