\BOOKMARK [1][-]{section.1}{Impl\351mentation mat\351rielle}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Introduction}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Demo multi-CPU}{section.1}% 3
\BOOKMARK [3][-]{subsubsection.1.2.1}{Concept et problem}{subsection.1.2}% 4
\BOOKMARK [3][-]{subsubsection.1.2.2}{Utilisation de la BRAM}{subsection.1.2}% 5
\BOOKMARK [3][-]{subsubsection.1.2.3}{Passage de donn\351es vers un microblaze}{subsection.1.2}% 6
\BOOKMARK [2][-]{subsection.1.3}{IP HLS}{section.1}% 7
\BOOKMARK [3][-]{subsubsection.1.3.1}{Concept}{subsection.1.3}% 8
\BOOKMARK [3][-]{subsubsection.1.3.2}{Impl\351mentation et clocking}{subsection.1.3}% 9
\BOOKMARK [0][-]{subsubsubsection.1.3.2.1}{Relier les IP aux Zynq}{}% 10
\BOOKMARK [0][-]{subsubsubsection.1.3.2.2}{Fonction pour le SDK}{}% 11
\BOOKMARK [0][-]{subsubsubsection.1.3.2.3}{Optimisation des clock avec les Timings}{}% 12
\BOOKMARK [1][-]{subsubsection.1.3.3}{Performances}{subsubsubsection.1.3.2.3}% 13
\BOOKMARK [2][-]{subsection.1.4}{Am\351lioration et future design}{subsubsection.1.3.3}% 14
