// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_c7D_H__
#define __predict_ensemble_c7D_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_c7D_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_c7D_ram) {
        ram[0] = "0b00111101001110110100110000111100";
        ram[1] = "0b00111001101101011110110110001101";
        ram[2] = "0b00111111000010110111010110100111";
        ram[3] = "0b00111111011110000011101001000011";
        ram[4] = "0b00111101100011101101110000111100";
        ram[5] = "0b00111101010110111111111100000100";
        ram[6] = "0b00111001110011011000010101011001";
        ram[7] = "0b10111010010110011101011101110111";
        ram[8] = "0b00111110100111011010011111110100";
        ram[9] = "0b00111001001000010111101100001111";
        ram[10] = "0b00111110101001001010000110001100";
        ram[11] = "0b10111000110110100001101010010011";
        ram[12] = "0b00111110011010011001100100010011";
        ram[13] = "0b00111111011011011111101100011110";
        ram[14] = "0b00111111011100010101000010101001";
        ram[15] = "0b00111000010001010010000111011110";
        ram[16] = "0b00111110100101001101010001100111";
        ram[17] = "0b00111110010000101101000001011111";
        ram[18] = "0b10111001100001000001111011011110";
        ram[19] = "0b00111101100111111000110110110101";
        ram[20] = "0b00111001100000100000010111111111";
        ram[21] = "0b00111110110011110011111010101011";
        ram[22] = "0b00111111011101011100110010000101";
        ram[23] = "0b10111001010111010011111111100010";
        ram[24] = "0b00111110010111111101111100111011";
        ram[25] = "0b00111110110000101110100011000000";
        ram[26] = "0b00111111011010001001110001101111";
        ram[27] = "0b10111000100011101001101100111001";
        ram[28] = "0b00111110000001100000100101010111";
        ram[29] = "0b00111101111110110100000010110011";
        ram[30] = "0b00110111111010101110000110001011";
        ram[31] = "0b00111000001101000101101011100110";
        ram[32] = "0b00111101110000010001000110101110";
        ram[33] = "0b00110111010010010101001110011100";
        ram[34] = "0b00111001001100000010100100101000";
        ram[35] = "0b00111111010101011111001000000010";
        ram[36] = "0b00111110001000000100100110101010";
        ram[37] = "0b00111110110111000001101110010111";
        ram[38] = "0b00110111100011101001101100111001";
        ram[39] = "0b10110111101100000010100100101000";
        ram[40] = "0b00111111011011001001110001001110";
        ram[41] = "0b00111111000111101001101110101110";
        ram[42] = "0b00111110010100101111001010110110";
        ram[43] = "0b00111110001100110000100101000010";
        ram[44] = "0b00111111011011101111101110100000";
        ram[45] = "0b00111001001010011101111010001011";
        ram[46] = "0b00111110001110000011000111110000";
        ram[47] = "0b10000000000000000000000000000000";
        ram[48] = "0b10110111110010010101001110011100";
        ram[49] = "0b00111111001110100101110111110010";
        ram[50] = "0b10110111010110100001101010010011";
        ram[51] = "0b10111000011000100111111000001111";
        ram[52] = "0b00110110110010010101001110011100";
        ram[53] = "0b00111000001100000010100100101000";
        ram[54] = "0b00111110011101000000010010100111";
        ram[55] = "0b00111000101100100100001000000111";
        ram[56] = "0b00111111011101101000011100001001";
        ram[57] = "0b10111001000110110011000001110011";
        ram[58] = "0b00110111111110111010100010000010";
        ram[59] = "0b00111000100001000001111011011110";
        ram[60] = "0b00111110110011011101110100101011";
        ram[61] = "0b00111110001010111101101110100001";
        ram[62] = "0b00111111000110010010101110010001";
        ram[63] = "0b10110111110010010101001110011100";
        ram[64] = "0b00111110001011000010111101000000";
        ram[65] = "0b00111111011100111001110011101001";
        ram[66] = "0b10111000010110100001101010010011";
        ram[67] = "0b10111000010100011011011100010111";
        ram[68] = "0b00111111011011101000001100101100";
        ram[69] = "0b00111110000100010011101101011100";
        ram[70] = "0b00111110001110000011101110100011";
        ram[71] = "0b00000000000000000000000000000000";
        ram[72] = "0b00110111100001100011011110111101";
        ram[73] = "0b00110111101001111100010110101100";
        ram[74] = "0b00111110001111110000001100001000";
        ram[75] = "0b00111101100101001010010111011111";
        ram[76] = "0b00111000011101110111011011000101";
        ram[77] = "0b00110111010110100001101010010011";
        ram[78] = "0b00111111001111000010000110001110";
        ram[79] = "0b00111110111001111101101110010000";
        ram[80] = "0b10110111100111110110001000110000";
        ram[81] = "0b00110110100001100011011110111101";
        ram[82] = "0b00111111001111111010001010111110";
        ram[83] = "0b10110111010010010101001110011100";
        ram[84] = "0b00111101010100010111001111111011";
        ram[85] = "0b10111000010000001111000000100000";
        ram[86] = "0b00111101111111011001000110101100";
        ram[87] = "0b10110110100001100011011110111101";
        ram[88] = "0b00110101100001100011011110111101";
        ram[89] = "0b00110110110010010101001110011100";
        ram[90] = "0b00110101100001100011011110111101";
        ram[91] = "0b00111111000110100110100100010110";
        ram[92] = "0b00111111001000000001110001010000";
        ram[93] = "0b10110111010010010101001110011100";
        ram[94] = "0b00111111001010100010111010010000";
        ram[95] = "0b00111000000001100011011110111101";
        ram[96] = "0b00111111011100101010110010101000";
        ram[97] = "0b00111110110010010000100000011100";
        ram[98] = "0b00110110010010010101001110011100";
        ram[99] = "0b00111111000010110110100111101100";
        ram[100] = "0b10110110100001100011011110111101";
        ram[101] = "0b00111110111011101101100001101111";
        ram[102] = "0b00111110100110011010101011100111";
        ram[103] = "0b00111111011000111110011011000101";
        ram[104] = "0b10110111111100110100010100000111";
        ram[105] = "0b00110101100001100011011110111101";
        ram[106] = "0b00111110111100000000101100100100";
        ram[107] = "0b00110101100001100011011110111101";
        ram[108] = "0b10110110000001100011011110111101";
        ram[109] = "0b00110111101100000010100100101000";
        ram[110] = "0b00111110110000100000100011000000";
        ram[111] = "0b00111111010001011101000101110000";
        ram[112] = "0b10110110110010010101001110011100";
        ram[113] = "0b00111111011011010100110001000100";
        ram[114] = "0b00110111100011101001101100111001";
        ram[115] = "0b10110101100001100011011110111101";
        ram[116] = "0b00000000000000000000000000000000";
        ram[117] = "0b00110110111010101110000110001011";
        ram[118] = "0b00110110010010010101001110011100";
        ram[119] = "0b00111110011100110010100110000000";
        ram[120] = "0b10110110010010010101001110011100";
        ram[121] = "0b00111111010110010111111110000100";
        ram[122] = "0b00110111100011101001101100111001";
        ram[123] = "0b00110111001001111100010110101100";
        ram[124] = "0b00111110100000100100111000111000";
        ram[125] = "0b00111110010111111001000001010100";
        ram[126] = "0b10110111001110001000110010100100";
        ram[127] = "0b00110110010010010101001110011100";
        ram[128] = "0b00111110110111010101010100111111";
        ram[129] = "0b10110111011010101110000110001011";
        ram[130] = "0b00111101111101100001101100101010";
        ram[131] = "0b10110110010010010101001110011100";
        ram[132] = "0b10000000000000000000000000000000";
        ram[133] = "0b00110111001110001000110010100100";
        ram[134] = "0b00111110100011100100011100010011";
        ram[135] = "0b00111111010001010011001001100001";
        ram[136] = "0b00111111001111110111000111001001";
        ram[137] = "0b00110111001110001000110010100100";
        ram[138] = "0b00110110100001100011011110111101";
        ram[139] = "0b00111110010000000000000000000000";
        ram[140] = "0b10110111100101101111111010110101";
        ram[141] = "0b00110111000001100011011110111101";
        ram[142] = "0b00111110110000001100111000001100";
        ram[143] = "0b00111110111110110011010111010010";
        ram[144] = "0b00111110100101110010111000000110";
        ram[145] = "0b00111110100000110101111001010011";
        ram[146] = "0b10110111011010101110000110001011";
        ram[147] = "0b00111111000000110100010010000000";
        ram[148] = "0b00111110101010101110000001011101";
        ram[149] = "0b10110110111010101110000110001011";
        ram[150] = "0b00111110100101000001010110010000";
        ram[151] = "0b00111110000010000011000000011010";
        ram[152] = "0b00110111110100011011011100010111";
        ram[153] = "0b10110111010110100001101010010011";
        ram[154] = "0b00111110101111010001011101000000";
        ram[155] = "0b00110110100001100011011110111101";
        ram[156] = "0b10110110000001100011011110111101";
        ram[157] = "0b10110110100001100011011110111101";
        ram[158] = "0b00110110100001100011011110111101";
        ram[159] = "0b00111110111101000000001010001110";
        ram[160] = "0b00111110101110011100011001001100";
        ram[161] = "0b00111111001101101110010001001011";
        ram[162] = "0b00111110101100110001110100101110";
        ram[163] = "0b00110110101001111100010110101100";
        ram[164] = "0b00111111000111110111000110101000";
        ram[165] = "0b10110111001110001000110010100100";
        ram[166] = "0b10110110010010010101001110011100";
        ram[167] = "0b10110110100001100011011110111101";
        ram[168] = "0b00110110101001111100010110101100";
        ram[169] = "0b00111110010100000001111101110101";
        ram[170] = "0b00111111001111110011000001110011";
        ram[171] = "0b10110110100001100011011110111101";
        ram[172] = "0b00111111001000110101100001101101";
        ram[173] = "0b00110110110010010101001110011100";
        ram[174] = "0b00111111010101110011110001100000";
        ram[175] = "0b00111111000101000010100100010111";
        ram[176] = "0b10110110010010010101001110011100";
        ram[177] = "0b00111111001100110011101000100110";
        ram[178] = "0b00110110100001100011011110111101";
        ram[179] = "0b00111111000000100100000001000010";
        ram[180] = "0b00110110010010010101001110011100";
        ram[181] = "0b00111111001001110011001111001010";
        ram[182] = "0b10110101100001100011011110111101";
        ram[183] = "0b00111110111001001100010111011010";
        ram[184] = "0b10110110010010010101001110011100";
        ram[185] = "0b00000000000000000000000000000000";
        ram[186] = "0b00110110000001100011011110111101";
        ram[187] = "0b00110101100001100011011110111101";
        ram[188] = "0b00111110110111100111110110111011";
        ram[189] = "0b00000000000000000000000000000000";
        ram[190] = "0b10110110000001100011011110111101";
        ram[191] = "0b00000000000000000000000000000000";
        ram[192] = "0b00000000000000000000000000000000";
        ram[193] = "0b00000000000000000000000000000000";
        ram[194] = "0b00000000000000000000000000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_c7D) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_c7D_ram* meminst;


SC_CTOR(predict_ensemble_c7D) {
meminst = new predict_ensemble_c7D_ram("predict_ensemble_c7D_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_c7D() {
    delete meminst;
}


};//endmodule
#endif
