
ElectrifyEverything.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007104  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00007104  00007104  00017104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000001cc  20000000  0000710c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000e10  200001cc  000072d8  000201cc  2**2
                  ALLOC
  4 .stack        00002004  20000fdc  000080e8  000201cc  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
  7 .debug_info   0003b108  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000418d  00000000  00000000  0005b355  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000364e  00000000  00000000  0005f4e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a68  00000000  00000000  00062b30  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008d8  00000000  00000000  00063598  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001d3b8  00000000  00000000  00063e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00012a12  00000000  00000000  00081228  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00089b85  00000000  00000000  00093c3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002944  00000000  00000000  0011d7c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002fe0 	.word	0x20002fe0
       4:	00004c75 	.word	0x00004c75
       8:	00004d6d 	.word	0x00004d6d
       c:	00004d6d 	.word	0x00004d6d
	...
      2c:	00004d6d 	.word	0x00004d6d
	...
      38:	00004d6d 	.word	0x00004d6d
      3c:	00004d6d 	.word	0x00004d6d
      40:	00004d6d 	.word	0x00004d6d
      44:	00004d6d 	.word	0x00004d6d
      48:	00000d61 	.word	0x00000d61
      4c:	00004d6d 	.word	0x00004d6d
      50:	00000259 	.word	0x00000259
      54:	00004d6d 	.word	0x00004d6d
      58:	00004d6d 	.word	0x00004d6d
      5c:	00004d6d 	.word	0x00004d6d
      60:	00004d6d 	.word	0x00004d6d
      64:	00004d6d 	.word	0x00004d6d
      68:	00003ed1 	.word	0x00003ed1
      6c:	00000e15 	.word	0x00000e15
      70:	00004d6d 	.word	0x00004d6d
      74:	00004d6d 	.word	0x00004d6d
      78:	00004d6d 	.word	0x00004d6d
      7c:	00004d6d 	.word	0x00004d6d
      80:	00004d6d 	.word	0x00004d6d
      84:	00004d6d 	.word	0x00004d6d
      88:	00003779 	.word	0x00003779
      8c:	00004d6d 	.word	0x00004d6d
      90:	00004d6d 	.word	0x00004d6d
	...
      9c:	00004d6d 	.word	0x00004d6d
      a0:	00004d6d 	.word	0x00004d6d
      a4:	00004d6d 	.word	0x00004d6d
      a8:	00004d6d 	.word	0x00004d6d
      ac:	00004d6d 	.word	0x00004d6d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001cc 	.word	0x200001cc
      d4:	00000000 	.word	0x00000000
      d8:	0000710c 	.word	0x0000710c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001d0 	.word	0x200001d0
     108:	0000710c 	.word	0x0000710c
     10c:	0000710c 	.word	0x0000710c
     110:	00000000 	.word	0x00000000

00000114 <wdt_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void wdt_get_config_defaults(
		struct wdt_conf *const config)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->always_on            = false;
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2200      	movs	r2, #0
     120:	701a      	strb	r2, [r3, #0]
	config->enable               = true;
     122:	687b      	ldr	r3, [r7, #4]
     124:	2201      	movs	r2, #1
     126:	705a      	strb	r2, [r3, #1]
#if !(SAML21) && !(SAML22) && !(SAMC20) && !(SAMC21) && !(SAMR30)
	config->clock_source         = GCLK_GENERATOR_4;
     128:	687b      	ldr	r3, [r7, #4]
     12a:	2204      	movs	r2, #4
     12c:	709a      	strb	r2, [r3, #2]
#endif
	config->timeout_period       = WDT_PERIOD_16384CLK;
     12e:	687b      	ldr	r3, [r7, #4]
     130:	220c      	movs	r2, #12
     132:	70da      	strb	r2, [r3, #3]
	config->window_period        = WDT_PERIOD_NONE;
     134:	687b      	ldr	r3, [r7, #4]
     136:	2200      	movs	r2, #0
     138:	711a      	strb	r2, [r3, #4]
	config->early_warning_period = WDT_PERIOD_NONE;
     13a:	687b      	ldr	r3, [r7, #4]
     13c:	2200      	movs	r2, #0
     13e:	715a      	strb	r2, [r3, #5]
}
     140:	46c0      	nop			; (mov r8, r8)
     142:	46bd      	mov	sp, r7
     144:	b002      	add	sp, #8
     146:	bd80      	pop	{r7, pc}

00000148 <wdt_init>:
 *  Author: Andreas
 */ 
#include "wdt.h"

void wdt_init()
{
     148:	b580      	push	{r7, lr}
     14a:	b082      	sub	sp, #8
     14c:	af00      	add	r7, sp, #0
	struct wdt_conf config_wdt;
	wdt_get_config_defaults(&config_wdt);
     14e:	003b      	movs	r3, r7
     150:	0018      	movs	r0, r3
     152:	4b09      	ldr	r3, [pc, #36]	; (178 <wdt_init+0x30>)
     154:	4798      	blx	r3
	
	config_wdt.always_on = false;
     156:	003b      	movs	r3, r7
     158:	2200      	movs	r2, #0
     15a:	701a      	strb	r2, [r3, #0]
	config_wdt.timeout_period = WDT_PERIOD_4096CLK;
     15c:	003b      	movs	r3, r7
     15e:	220a      	movs	r2, #10
     160:	70da      	strb	r2, [r3, #3]
	config_wdt.early_warning_period = WDT_PERIOD_2048CLK;
     162:	003b      	movs	r3, r7
     164:	2209      	movs	r2, #9
     166:	715a      	strb	r2, [r3, #5]
	
	wdt_set_config(&config_wdt);
     168:	003b      	movs	r3, r7
     16a:	0018      	movs	r0, r3
     16c:	4b03      	ldr	r3, [pc, #12]	; (17c <wdt_init+0x34>)
     16e:	4798      	blx	r3
	//wdt_init_cb();
}
     170:	46c0      	nop			; (mov r8, r8)
     172:	46bd      	mov	sp, r7
     174:	b002      	add	sp, #8
     176:	bd80      	pop	{r7, pc}
     178:	00000115 	.word	0x00000115
     17c:	00000bcd 	.word	0x00000bcd

00000180 <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
     180:	b580      	push	{r7, lr}
     182:	af00      	add	r7, sp, #0
}
     184:	46c0      	nop			; (mov r8, r8)
     186:	46bd      	mov	sp, r7
     188:	bd80      	pop	{r7, pc}
     18a:	46c0      	nop			; (mov r8, r8)

0000018c <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
     18c:	b580      	push	{r7, lr}
     18e:	b084      	sub	sp, #16
     190:	af00      	add	r7, sp, #0
     192:	0002      	movs	r2, r0
     194:	1dfb      	adds	r3, r7, #7
     196:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
     198:	230f      	movs	r3, #15
     19a:	18fb      	adds	r3, r7, r3
     19c:	1dfa      	adds	r2, r7, #7
     19e:	7812      	ldrb	r2, [r2, #0]
     1a0:	0952      	lsrs	r2, r2, #5
     1a2:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
     1a4:	230f      	movs	r3, #15
     1a6:	18fb      	adds	r3, r7, r3
     1a8:	781b      	ldrb	r3, [r3, #0]
     1aa:	2b00      	cmp	r3, #0
     1ac:	d10c      	bne.n	1c8 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     1ae:	4b09      	ldr	r3, [pc, #36]	; (1d4 <_extint_get_eic_from_channel+0x48>)
     1b0:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
     1b2:	230f      	movs	r3, #15
     1b4:	18fb      	adds	r3, r7, r3
     1b6:	781b      	ldrb	r3, [r3, #0]
     1b8:	009b      	lsls	r3, r3, #2
     1ba:	2210      	movs	r2, #16
     1bc:	4694      	mov	ip, r2
     1be:	44bc      	add	ip, r7
     1c0:	4463      	add	r3, ip
     1c2:	3b08      	subs	r3, #8
     1c4:	681b      	ldr	r3, [r3, #0]
     1c6:	e000      	b.n	1ca <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
     1c8:	2300      	movs	r3, #0
	}
}
     1ca:	0018      	movs	r0, r3
     1cc:	46bd      	mov	sp, r7
     1ce:	b004      	add	sp, #16
     1d0:	bd80      	pop	{r7, pc}
     1d2:	46c0      	nop			; (mov r8, r8)
     1d4:	40001800 	.word	0x40001800

000001d8 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
     1d8:	b580      	push	{r7, lr}
     1da:	b084      	sub	sp, #16
     1dc:	af00      	add	r7, sp, #0
     1de:	0002      	movs	r2, r0
     1e0:	1dfb      	adds	r3, r7, #7
     1e2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     1e4:	1dfb      	adds	r3, r7, #7
     1e6:	781b      	ldrb	r3, [r3, #0]
     1e8:	0018      	movs	r0, r3
     1ea:	4b0b      	ldr	r3, [pc, #44]	; (218 <extint_chan_is_detected+0x40>)
     1ec:	4798      	blx	r3
     1ee:	0003      	movs	r3, r0
     1f0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     1f2:	1dfb      	adds	r3, r7, #7
     1f4:	781b      	ldrb	r3, [r3, #0]
     1f6:	221f      	movs	r2, #31
     1f8:	4013      	ands	r3, r2
     1fa:	2201      	movs	r2, #1
     1fc:	409a      	lsls	r2, r3
     1fe:	0013      	movs	r3, r2
     200:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
     202:	68fb      	ldr	r3, [r7, #12]
     204:	691b      	ldr	r3, [r3, #16]
     206:	68ba      	ldr	r2, [r7, #8]
     208:	4013      	ands	r3, r2
     20a:	1e5a      	subs	r2, r3, #1
     20c:	4193      	sbcs	r3, r2
     20e:	b2db      	uxtb	r3, r3
}
     210:	0018      	movs	r0, r3
     212:	46bd      	mov	sp, r7
     214:	b004      	add	sp, #16
     216:	bd80      	pop	{r7, pc}
     218:	0000018d 	.word	0x0000018d

0000021c <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
     21c:	b580      	push	{r7, lr}
     21e:	b084      	sub	sp, #16
     220:	af00      	add	r7, sp, #0
     222:	0002      	movs	r2, r0
     224:	1dfb      	adds	r3, r7, #7
     226:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     228:	1dfb      	adds	r3, r7, #7
     22a:	781b      	ldrb	r3, [r3, #0]
     22c:	0018      	movs	r0, r3
     22e:	4b09      	ldr	r3, [pc, #36]	; (254 <extint_chan_clear_detected+0x38>)
     230:	4798      	blx	r3
     232:	0003      	movs	r3, r0
     234:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     236:	1dfb      	adds	r3, r7, #7
     238:	781b      	ldrb	r3, [r3, #0]
     23a:	221f      	movs	r2, #31
     23c:	4013      	ands	r3, r2
     23e:	2201      	movs	r2, #1
     240:	409a      	lsls	r2, r3
     242:	0013      	movs	r3, r2
     244:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
     246:	68fb      	ldr	r3, [r7, #12]
     248:	68ba      	ldr	r2, [r7, #8]
     24a:	611a      	str	r2, [r3, #16]
}
     24c:	46c0      	nop			; (mov r8, r8)
     24e:	46bd      	mov	sp, r7
     250:	b004      	add	sp, #16
     252:	bd80      	pop	{r7, pc}
     254:	0000018d 	.word	0x0000018d

00000258 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     258:	b580      	push	{r7, lr}
     25a:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     25c:	4b15      	ldr	r3, [pc, #84]	; (2b4 <EIC_Handler+0x5c>)
     25e:	2200      	movs	r2, #0
     260:	701a      	strb	r2, [r3, #0]
     262:	e020      	b.n	2a6 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
     264:	4b13      	ldr	r3, [pc, #76]	; (2b4 <EIC_Handler+0x5c>)
     266:	781b      	ldrb	r3, [r3, #0]
     268:	0018      	movs	r0, r3
     26a:	4b13      	ldr	r3, [pc, #76]	; (2b8 <EIC_Handler+0x60>)
     26c:	4798      	blx	r3
     26e:	1e03      	subs	r3, r0, #0
     270:	d013      	beq.n	29a <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
     272:	4b10      	ldr	r3, [pc, #64]	; (2b4 <EIC_Handler+0x5c>)
     274:	781b      	ldrb	r3, [r3, #0]
     276:	0018      	movs	r0, r3
     278:	4b10      	ldr	r3, [pc, #64]	; (2bc <EIC_Handler+0x64>)
     27a:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     27c:	4b0d      	ldr	r3, [pc, #52]	; (2b4 <EIC_Handler+0x5c>)
     27e:	781b      	ldrb	r3, [r3, #0]
     280:	001a      	movs	r2, r3
     282:	4b0f      	ldr	r3, [pc, #60]	; (2c0 <EIC_Handler+0x68>)
     284:	0092      	lsls	r2, r2, #2
     286:	58d3      	ldr	r3, [r2, r3]
     288:	2b00      	cmp	r3, #0
     28a:	d006      	beq.n	29a <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     28c:	4b09      	ldr	r3, [pc, #36]	; (2b4 <EIC_Handler+0x5c>)
     28e:	781b      	ldrb	r3, [r3, #0]
     290:	001a      	movs	r2, r3
     292:	4b0b      	ldr	r3, [pc, #44]	; (2c0 <EIC_Handler+0x68>)
     294:	0092      	lsls	r2, r2, #2
     296:	58d3      	ldr	r3, [r2, r3]
     298:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     29a:	4b06      	ldr	r3, [pc, #24]	; (2b4 <EIC_Handler+0x5c>)
     29c:	781b      	ldrb	r3, [r3, #0]
     29e:	3301      	adds	r3, #1
     2a0:	b2da      	uxtb	r2, r3
     2a2:	4b04      	ldr	r3, [pc, #16]	; (2b4 <EIC_Handler+0x5c>)
     2a4:	701a      	strb	r2, [r3, #0]
     2a6:	4b03      	ldr	r3, [pc, #12]	; (2b4 <EIC_Handler+0x5c>)
     2a8:	781b      	ldrb	r3, [r3, #0]
     2aa:	2b0f      	cmp	r3, #15
     2ac:	d9da      	bls.n	264 <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     2ae:	46c0      	nop			; (mov r8, r8)
     2b0:	46bd      	mov	sp, r7
     2b2:	bd80      	pop	{r7, pc}
     2b4:	20000220 	.word	0x20000220
     2b8:	000001d9 	.word	0x000001d9
     2bc:	0000021d 	.word	0x0000021d
     2c0:	20000224 	.word	0x20000224

000002c4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     2c4:	b580      	push	{r7, lr}
     2c6:	b082      	sub	sp, #8
     2c8:	af00      	add	r7, sp, #0
     2ca:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     2cc:	687b      	ldr	r3, [r7, #4]
     2ce:	2200      	movs	r2, #0
     2d0:	701a      	strb	r2, [r3, #0]
}
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	46bd      	mov	sp, r7
     2d6:	b002      	add	sp, #8
     2d8:	bd80      	pop	{r7, pc}
     2da:	46c0      	nop			; (mov r8, r8)

000002dc <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     2dc:	b580      	push	{r7, lr}
     2de:	b082      	sub	sp, #8
     2e0:	af00      	add	r7, sp, #0
     2e2:	0002      	movs	r2, r0
     2e4:	6039      	str	r1, [r7, #0]
     2e6:	1dfb      	adds	r3, r7, #7
     2e8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     2ea:	1dfb      	adds	r3, r7, #7
     2ec:	781b      	ldrb	r3, [r3, #0]
     2ee:	2b01      	cmp	r3, #1
     2f0:	d00a      	beq.n	308 <system_apb_clock_set_mask+0x2c>
     2f2:	2b02      	cmp	r3, #2
     2f4:	d00f      	beq.n	316 <system_apb_clock_set_mask+0x3a>
     2f6:	2b00      	cmp	r3, #0
     2f8:	d114      	bne.n	324 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     2fa:	4b0e      	ldr	r3, [pc, #56]	; (334 <system_apb_clock_set_mask+0x58>)
     2fc:	4a0d      	ldr	r2, [pc, #52]	; (334 <system_apb_clock_set_mask+0x58>)
     2fe:	6991      	ldr	r1, [r2, #24]
     300:	683a      	ldr	r2, [r7, #0]
     302:	430a      	orrs	r2, r1
     304:	619a      	str	r2, [r3, #24]
			break;
     306:	e00f      	b.n	328 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     308:	4b0a      	ldr	r3, [pc, #40]	; (334 <system_apb_clock_set_mask+0x58>)
     30a:	4a0a      	ldr	r2, [pc, #40]	; (334 <system_apb_clock_set_mask+0x58>)
     30c:	69d1      	ldr	r1, [r2, #28]
     30e:	683a      	ldr	r2, [r7, #0]
     310:	430a      	orrs	r2, r1
     312:	61da      	str	r2, [r3, #28]
			break;
     314:	e008      	b.n	328 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     316:	4b07      	ldr	r3, [pc, #28]	; (334 <system_apb_clock_set_mask+0x58>)
     318:	4a06      	ldr	r2, [pc, #24]	; (334 <system_apb_clock_set_mask+0x58>)
     31a:	6a11      	ldr	r1, [r2, #32]
     31c:	683a      	ldr	r2, [r7, #0]
     31e:	430a      	orrs	r2, r1
     320:	621a      	str	r2, [r3, #32]
			break;
     322:	e001      	b.n	328 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     324:	2317      	movs	r3, #23
     326:	e000      	b.n	32a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     328:	2300      	movs	r3, #0
}
     32a:	0018      	movs	r0, r3
     32c:	46bd      	mov	sp, r7
     32e:	b002      	add	sp, #8
     330:	bd80      	pop	{r7, pc}
     332:	46c0      	nop			; (mov r8, r8)
     334:	40000400 	.word	0x40000400

00000338 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     338:	b580      	push	{r7, lr}
     33a:	b082      	sub	sp, #8
     33c:	af00      	add	r7, sp, #0
     33e:	0002      	movs	r2, r0
     340:	1dfb      	adds	r3, r7, #7
     342:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     344:	4b06      	ldr	r3, [pc, #24]	; (360 <system_interrupt_enable+0x28>)
     346:	1dfa      	adds	r2, r7, #7
     348:	7812      	ldrb	r2, [r2, #0]
     34a:	0011      	movs	r1, r2
     34c:	221f      	movs	r2, #31
     34e:	400a      	ands	r2, r1
     350:	2101      	movs	r1, #1
     352:	4091      	lsls	r1, r2
     354:	000a      	movs	r2, r1
     356:	601a      	str	r2, [r3, #0]
}
     358:	46c0      	nop			; (mov r8, r8)
     35a:	46bd      	mov	sp, r7
     35c:	b002      	add	sp, #8
     35e:	bd80      	pop	{r7, pc}
     360:	e000e100 	.word	0xe000e100

00000364 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
     364:	b580      	push	{r7, lr}
     366:	b082      	sub	sp, #8
     368:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     36a:	4b0f      	ldr	r3, [pc, #60]	; (3a8 <extint_is_syncing+0x44>)
     36c:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     36e:	2300      	movs	r3, #0
     370:	607b      	str	r3, [r7, #4]
     372:	e011      	b.n	398 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     374:	687b      	ldr	r3, [r7, #4]
     376:	009b      	lsls	r3, r3, #2
     378:	2208      	movs	r2, #8
     37a:	4694      	mov	ip, r2
     37c:	44bc      	add	ip, r7
     37e:	4463      	add	r3, ip
     380:	3b08      	subs	r3, #8
     382:	681b      	ldr	r3, [r3, #0]
     384:	785b      	ldrb	r3, [r3, #1]
     386:	b2db      	uxtb	r3, r3
     388:	b25b      	sxtb	r3, r3
     38a:	2b00      	cmp	r3, #0
     38c:	da01      	bge.n	392 <extint_is_syncing+0x2e>
			return true;
     38e:	2301      	movs	r3, #1
     390:	e006      	b.n	3a0 <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     392:	687b      	ldr	r3, [r7, #4]
     394:	3301      	adds	r3, #1
     396:	607b      	str	r3, [r7, #4]
     398:	687b      	ldr	r3, [r7, #4]
     39a:	2b00      	cmp	r3, #0
     39c:	d0ea      	beq.n	374 <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
     39e:	2300      	movs	r3, #0
}
     3a0:	0018      	movs	r0, r3
     3a2:	46bd      	mov	sp, r7
     3a4:	b002      	add	sp, #8
     3a6:	bd80      	pop	{r7, pc}
     3a8:	40001800 	.word	0x40001800

000003ac <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3ac:	b580      	push	{r7, lr}
     3ae:	b084      	sub	sp, #16
     3b0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     3b2:	4b2d      	ldr	r3, [pc, #180]	; (468 <_system_extint_init+0xbc>)
     3b4:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
     3b6:	2140      	movs	r1, #64	; 0x40
     3b8:	2000      	movs	r0, #0
     3ba:	4b2c      	ldr	r3, [pc, #176]	; (46c <_system_extint_init+0xc0>)
     3bc:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     3be:	003b      	movs	r3, r7
     3c0:	0018      	movs	r0, r3
     3c2:	4b2b      	ldr	r3, [pc, #172]	; (470 <_system_extint_init+0xc4>)
     3c4:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
     3c6:	003b      	movs	r3, r7
     3c8:	2200      	movs	r2, #0
     3ca:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3cc:	003b      	movs	r3, r7
     3ce:	0019      	movs	r1, r3
     3d0:	2005      	movs	r0, #5
     3d2:	4b28      	ldr	r3, [pc, #160]	; (474 <_system_extint_init+0xc8>)
     3d4:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3d6:	2005      	movs	r0, #5
     3d8:	4b27      	ldr	r3, [pc, #156]	; (478 <_system_extint_init+0xcc>)
     3da:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     3dc:	2300      	movs	r3, #0
     3de:	60fb      	str	r3, [r7, #12]
     3e0:	e018      	b.n	414 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3e2:	68fb      	ldr	r3, [r7, #12]
     3e4:	009b      	lsls	r3, r3, #2
     3e6:	2210      	movs	r2, #16
     3e8:	4694      	mov	ip, r2
     3ea:	44bc      	add	ip, r7
     3ec:	4463      	add	r3, ip
     3ee:	3b0c      	subs	r3, #12
     3f0:	681a      	ldr	r2, [r3, #0]
     3f2:	68fb      	ldr	r3, [r7, #12]
     3f4:	009b      	lsls	r3, r3, #2
     3f6:	2110      	movs	r1, #16
     3f8:	468c      	mov	ip, r1
     3fa:	44bc      	add	ip, r7
     3fc:	4463      	add	r3, ip
     3fe:	3b0c      	subs	r3, #12
     400:	681b      	ldr	r3, [r3, #0]
     402:	781b      	ldrb	r3, [r3, #0]
     404:	b2db      	uxtb	r3, r3
     406:	2101      	movs	r1, #1
     408:	430b      	orrs	r3, r1
     40a:	b2db      	uxtb	r3, r3
     40c:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     40e:	68fb      	ldr	r3, [r7, #12]
     410:	3301      	adds	r3, #1
     412:	60fb      	str	r3, [r7, #12]
     414:	68fb      	ldr	r3, [r7, #12]
     416:	2b00      	cmp	r3, #0
     418:	d0e3      	beq.n	3e2 <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
     41a:	46c0      	nop			; (mov r8, r8)
     41c:	4b17      	ldr	r3, [pc, #92]	; (47c <_system_extint_init+0xd0>)
     41e:	4798      	blx	r3
     420:	1e03      	subs	r3, r0, #0
     422:	d1fb      	bne.n	41c <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     424:	230b      	movs	r3, #11
     426:	18fb      	adds	r3, r7, r3
     428:	2200      	movs	r2, #0
     42a:	701a      	strb	r2, [r3, #0]
     42c:	e00d      	b.n	44a <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
     42e:	230b      	movs	r3, #11
     430:	18fb      	adds	r3, r7, r3
     432:	781a      	ldrb	r2, [r3, #0]
     434:	4b12      	ldr	r3, [pc, #72]	; (480 <_system_extint_init+0xd4>)
     436:	0092      	lsls	r2, r2, #2
     438:	2100      	movs	r1, #0
     43a:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     43c:	230b      	movs	r3, #11
     43e:	18fb      	adds	r3, r7, r3
     440:	781a      	ldrb	r2, [r3, #0]
     442:	230b      	movs	r3, #11
     444:	18fb      	adds	r3, r7, r3
     446:	3201      	adds	r2, #1
     448:	701a      	strb	r2, [r3, #0]
     44a:	230b      	movs	r3, #11
     44c:	18fb      	adds	r3, r7, r3
     44e:	781b      	ldrb	r3, [r3, #0]
     450:	2b0f      	cmp	r3, #15
     452:	d9ec      	bls.n	42e <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
     454:	2004      	movs	r0, #4
     456:	4b0b      	ldr	r3, [pc, #44]	; (484 <_system_extint_init+0xd8>)
     458:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
     45a:	4b0b      	ldr	r3, [pc, #44]	; (488 <_system_extint_init+0xdc>)
     45c:	4798      	blx	r3
}
     45e:	46c0      	nop			; (mov r8, r8)
     460:	46bd      	mov	sp, r7
     462:	b004      	add	sp, #16
     464:	bd80      	pop	{r7, pc}
     466:	46c0      	nop			; (mov r8, r8)
     468:	40001800 	.word	0x40001800
     46c:	000002dd 	.word	0x000002dd
     470:	000002c5 	.word	0x000002c5
     474:	000048b9 	.word	0x000048b9
     478:	000048fd 	.word	0x000048fd
     47c:	00000365 	.word	0x00000365
     480:	20000224 	.word	0x20000224
     484:	00000339 	.word	0x00000339
     488:	0000048d 	.word	0x0000048d

0000048c <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
     48c:	b580      	push	{r7, lr}
     48e:	b082      	sub	sp, #8
     490:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     492:	4b15      	ldr	r3, [pc, #84]	; (4e8 <_extint_enable+0x5c>)
     494:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     496:	2300      	movs	r3, #0
     498:	607b      	str	r3, [r7, #4]
     49a:	e018      	b.n	4ce <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     49c:	687b      	ldr	r3, [r7, #4]
     49e:	009b      	lsls	r3, r3, #2
     4a0:	2208      	movs	r2, #8
     4a2:	4694      	mov	ip, r2
     4a4:	44bc      	add	ip, r7
     4a6:	4463      	add	r3, ip
     4a8:	3b08      	subs	r3, #8
     4aa:	681a      	ldr	r2, [r3, #0]
     4ac:	687b      	ldr	r3, [r7, #4]
     4ae:	009b      	lsls	r3, r3, #2
     4b0:	2108      	movs	r1, #8
     4b2:	468c      	mov	ip, r1
     4b4:	44bc      	add	ip, r7
     4b6:	4463      	add	r3, ip
     4b8:	3b08      	subs	r3, #8
     4ba:	681b      	ldr	r3, [r3, #0]
     4bc:	781b      	ldrb	r3, [r3, #0]
     4be:	b2db      	uxtb	r3, r3
     4c0:	2102      	movs	r1, #2
     4c2:	430b      	orrs	r3, r1
     4c4:	b2db      	uxtb	r3, r3
     4c6:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     4c8:	687b      	ldr	r3, [r7, #4]
     4ca:	3301      	adds	r3, #1
     4cc:	607b      	str	r3, [r7, #4]
     4ce:	687b      	ldr	r3, [r7, #4]
     4d0:	2b00      	cmp	r3, #0
     4d2:	d0e3      	beq.n	49c <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
     4d4:	46c0      	nop			; (mov r8, r8)
     4d6:	4b05      	ldr	r3, [pc, #20]	; (4ec <_extint_enable+0x60>)
     4d8:	4798      	blx	r3
     4da:	1e03      	subs	r3, r0, #0
     4dc:	d1fb      	bne.n	4d6 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
     4de:	46c0      	nop			; (mov r8, r8)
     4e0:	46bd      	mov	sp, r7
     4e2:	b002      	add	sp, #8
     4e4:	bd80      	pop	{r7, pc}
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	40001800 	.word	0x40001800
     4ec:	00000365 	.word	0x00000365

000004f0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     4f0:	b580      	push	{r7, lr}
     4f2:	b082      	sub	sp, #8
     4f4:	af00      	add	r7, sp, #0
     4f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4f8:	687b      	ldr	r3, [r7, #4]
     4fa:	2280      	movs	r2, #128	; 0x80
     4fc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     4fe:	687b      	ldr	r3, [r7, #4]
     500:	2200      	movs	r2, #0
     502:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     504:	687b      	ldr	r3, [r7, #4]
     506:	2201      	movs	r2, #1
     508:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     50a:	687b      	ldr	r3, [r7, #4]
     50c:	2200      	movs	r2, #0
     50e:	70da      	strb	r2, [r3, #3]
}
     510:	46c0      	nop			; (mov r8, r8)
     512:	46bd      	mov	sp, r7
     514:	b002      	add	sp, #8
     516:	bd80      	pop	{r7, pc}

00000518 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     518:	b580      	push	{r7, lr}
     51a:	b084      	sub	sp, #16
     51c:	af00      	add	r7, sp, #0
     51e:	0002      	movs	r2, r0
     520:	6039      	str	r1, [r7, #0]
     522:	1dfb      	adds	r3, r7, #7
     524:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     526:	230c      	movs	r3, #12
     528:	18fb      	adds	r3, r7, r3
     52a:	0018      	movs	r0, r3
     52c:	4b10      	ldr	r3, [pc, #64]	; (570 <port_pin_set_config+0x58>)
     52e:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     530:	230c      	movs	r3, #12
     532:	18fb      	adds	r3, r7, r3
     534:	2280      	movs	r2, #128	; 0x80
     536:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     538:	683b      	ldr	r3, [r7, #0]
     53a:	781a      	ldrb	r2, [r3, #0]
     53c:	230c      	movs	r3, #12
     53e:	18fb      	adds	r3, r7, r3
     540:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     542:	683b      	ldr	r3, [r7, #0]
     544:	785a      	ldrb	r2, [r3, #1]
     546:	230c      	movs	r3, #12
     548:	18fb      	adds	r3, r7, r3
     54a:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     54c:	683b      	ldr	r3, [r7, #0]
     54e:	789a      	ldrb	r2, [r3, #2]
     550:	230c      	movs	r3, #12
     552:	18fb      	adds	r3, r7, r3
     554:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     556:	230c      	movs	r3, #12
     558:	18fa      	adds	r2, r7, r3
     55a:	1dfb      	adds	r3, r7, #7
     55c:	781b      	ldrb	r3, [r3, #0]
     55e:	0011      	movs	r1, r2
     560:	0018      	movs	r0, r3
     562:	4b04      	ldr	r3, [pc, #16]	; (574 <port_pin_set_config+0x5c>)
     564:	4798      	blx	r3
}
     566:	46c0      	nop			; (mov r8, r8)
     568:	46bd      	mov	sp, r7
     56a:	b004      	add	sp, #16
     56c:	bd80      	pop	{r7, pc}
     56e:	46c0      	nop			; (mov r8, r8)
     570:	000004f1 	.word	0x000004f1
     574:	00004bed 	.word	0x00004bed

00000578 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     578:	b580      	push	{r7, lr}
     57a:	b084      	sub	sp, #16
     57c:	af00      	add	r7, sp, #0
     57e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     580:	687b      	ldr	r3, [r7, #4]
     582:	681b      	ldr	r3, [r3, #0]
     584:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     586:	68fb      	ldr	r3, [r7, #12]
     588:	69db      	ldr	r3, [r3, #28]
     58a:	2207      	movs	r2, #7
     58c:	4013      	ands	r3, r2
     58e:	1e5a      	subs	r2, r3, #1
     590:	4193      	sbcs	r3, r2
     592:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     594:	0018      	movs	r0, r3
     596:	46bd      	mov	sp, r7
     598:	b004      	add	sp, #16
     59a:	bd80      	pop	{r7, pc}

0000059c <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     59c:	b580      	push	{r7, lr}
     59e:	b082      	sub	sp, #8
     5a0:	af00      	add	r7, sp, #0
     5a2:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     5a4:	46c0      	nop			; (mov r8, r8)
     5a6:	687b      	ldr	r3, [r7, #4]
     5a8:	0018      	movs	r0, r3
     5aa:	4b04      	ldr	r3, [pc, #16]	; (5bc <_i2c_master_wait_for_sync+0x20>)
     5ac:	4798      	blx	r3
     5ae:	1e03      	subs	r3, r0, #0
     5b0:	d1f9      	bne.n	5a6 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     5b2:	46c0      	nop			; (mov r8, r8)
     5b4:	46bd      	mov	sp, r7
     5b6:	b002      	add	sp, #8
     5b8:	bd80      	pop	{r7, pc}
     5ba:	46c0      	nop			; (mov r8, r8)
     5bc:	00000579 	.word	0x00000579

000005c0 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
     5c0:	b580      	push	{r7, lr}
     5c2:	b084      	sub	sp, #16
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5c8:	687b      	ldr	r3, [r7, #4]
     5ca:	681b      	ldr	r3, [r3, #0]
     5cc:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     5ce:	68fb      	ldr	r3, [r7, #12]
     5d0:	7e1b      	ldrb	r3, [r3, #24]
     5d2:	b2db      	uxtb	r3, r3
     5d4:	001a      	movs	r2, r3
     5d6:	2302      	movs	r3, #2
     5d8:	4013      	ands	r3, r2
     5da:	d00b      	beq.n	5f4 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     5dc:	68fb      	ldr	r3, [r7, #12]
     5de:	2202      	movs	r2, #2
     5e0:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     5e2:	68fb      	ldr	r3, [r7, #12]
     5e4:	8b5b      	ldrh	r3, [r3, #26]
     5e6:	b29b      	uxth	r3, r3
     5e8:	001a      	movs	r2, r3
     5ea:	2302      	movs	r3, #2
     5ec:	4013      	ands	r3, r2
     5ee:	d011      	beq.n	614 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     5f0:	2341      	movs	r3, #65	; 0x41
     5f2:	e010      	b.n	616 <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     5f4:	68fb      	ldr	r3, [r7, #12]
     5f6:	8b5b      	ldrh	r3, [r3, #26]
     5f8:	b29b      	uxth	r3, r3
     5fa:	001a      	movs	r2, r3
     5fc:	2304      	movs	r3, #4
     5fe:	4013      	ands	r3, r2
     600:	d008      	beq.n	614 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     602:	68fb      	ldr	r3, [r7, #12]
     604:	685b      	ldr	r3, [r3, #4]
     606:	22c0      	movs	r2, #192	; 0xc0
     608:	0292      	lsls	r2, r2, #10
     60a:	431a      	orrs	r2, r3
     60c:	68fb      	ldr	r3, [r7, #12]
     60e:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
     610:	2318      	movs	r3, #24
     612:	e000      	b.n	616 <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
     614:	2300      	movs	r3, #0
}
     616:	0018      	movs	r0, r3
     618:	46bd      	mov	sp, r7
     61a:	b004      	add	sp, #16
     61c:	bd80      	pop	{r7, pc}
     61e:	46c0      	nop			; (mov r8, r8)

00000620 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     620:	b580      	push	{r7, lr}
     622:	b084      	sub	sp, #16
     624:	af00      	add	r7, sp, #0
     626:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     628:	687b      	ldr	r3, [r7, #4]
     62a:	681b      	ldr	r3, [r3, #0]
     62c:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     62e:	230e      	movs	r3, #14
     630:	18fb      	adds	r3, r7, r3
     632:	2200      	movs	r2, #0
     634:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     636:	e00f      	b.n	658 <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     638:	230e      	movs	r3, #14
     63a:	18fb      	adds	r3, r7, r3
     63c:	220e      	movs	r2, #14
     63e:	18ba      	adds	r2, r7, r2
     640:	8812      	ldrh	r2, [r2, #0]
     642:	3201      	adds	r2, #1
     644:	801a      	strh	r2, [r3, #0]
     646:	687b      	ldr	r3, [r7, #4]
     648:	891b      	ldrh	r3, [r3, #8]
     64a:	220e      	movs	r2, #14
     64c:	18ba      	adds	r2, r7, r2
     64e:	8812      	ldrh	r2, [r2, #0]
     650:	429a      	cmp	r2, r3
     652:	d301      	bcc.n	658 <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
     654:	2312      	movs	r3, #18
     656:	e00e      	b.n	676 <_i2c_master_wait_for_bus+0x56>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     658:	68bb      	ldr	r3, [r7, #8]
     65a:	7e1b      	ldrb	r3, [r3, #24]
     65c:	b2db      	uxtb	r3, r3
     65e:	001a      	movs	r2, r3
     660:	2301      	movs	r3, #1
     662:	4013      	ands	r3, r2
     664:	d106      	bne.n	674 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     666:	68bb      	ldr	r3, [r7, #8]
     668:	7e1b      	ldrb	r3, [r3, #24]
     66a:	b2db      	uxtb	r3, r3
     66c:	001a      	movs	r2, r3
     66e:	2302      	movs	r3, #2
     670:	4013      	ands	r3, r2

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     672:	d0e1      	beq.n	638 <_i2c_master_wait_for_bus+0x18>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
     674:	2300      	movs	r3, #0
}
     676:	0018      	movs	r0, r3
     678:	46bd      	mov	sp, r7
     67a:	b004      	add	sp, #16
     67c:	bd80      	pop	{r7, pc}
     67e:	46c0      	nop			; (mov r8, r8)

00000680 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     680:	b590      	push	{r4, r7, lr}
     682:	b085      	sub	sp, #20
     684:	af00      	add	r7, sp, #0
     686:	6078      	str	r0, [r7, #4]
     688:	000a      	movs	r2, r1
     68a:	1cfb      	adds	r3, r7, #3
     68c:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     68e:	687b      	ldr	r3, [r7, #4]
     690:	681b      	ldr	r3, [r3, #0]
     692:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     694:	68fb      	ldr	r3, [r7, #12]
     696:	685b      	ldr	r3, [r3, #4]
     698:	2280      	movs	r2, #128	; 0x80
     69a:	02d2      	lsls	r2, r2, #11
     69c:	431a      	orrs	r2, r3
     69e:	68fb      	ldr	r3, [r7, #12]
     6a0:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     6a2:	1cfb      	adds	r3, r7, #3
     6a4:	781a      	ldrb	r2, [r3, #0]
     6a6:	68fb      	ldr	r3, [r7, #12]
     6a8:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     6aa:	230b      	movs	r3, #11
     6ac:	18fc      	adds	r4, r7, r3
     6ae:	687b      	ldr	r3, [r7, #4]
     6b0:	0018      	movs	r0, r3
     6b2:	4b07      	ldr	r3, [pc, #28]	; (6d0 <_i2c_master_send_hs_master_code+0x50>)
     6b4:	4798      	blx	r3
     6b6:	0003      	movs	r3, r0
     6b8:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     6ba:	68fb      	ldr	r3, [r7, #12]
     6bc:	2201      	movs	r2, #1
     6be:	761a      	strb	r2, [r3, #24]

	return tmp_status;
     6c0:	230b      	movs	r3, #11
     6c2:	18fb      	adds	r3, r7, r3
     6c4:	781b      	ldrb	r3, [r3, #0]
}
     6c6:	0018      	movs	r0, r3
     6c8:	46bd      	mov	sp, r7
     6ca:	b005      	add	sp, #20
     6cc:	bd90      	pop	{r4, r7, pc}
     6ce:	46c0      	nop			; (mov r8, r8)
     6d0:	00000621 	.word	0x00000621

000006d4 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     6d4:	b590      	push	{r4, r7, lr}
     6d6:	b087      	sub	sp, #28
     6d8:	af00      	add	r7, sp, #0
     6da:	6078      	str	r0, [r7, #4]
     6dc:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     6de:	687b      	ldr	r3, [r7, #4]
     6e0:	681b      	ldr	r3, [r3, #0]
     6e2:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     6e4:	2314      	movs	r3, #20
     6e6:	18fb      	adds	r3, r7, r3
     6e8:	683a      	ldr	r2, [r7, #0]
     6ea:	8852      	ldrh	r2, [r2, #2]
     6ec:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
     6ee:	2312      	movs	r3, #18
     6f0:	18fb      	adds	r3, r7, r3
     6f2:	2200      	movs	r2, #0
     6f4:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     6f6:	68fb      	ldr	r3, [r7, #12]
     6f8:	681b      	ldr	r3, [r3, #0]
     6fa:	011b      	lsls	r3, r3, #4
     6fc:	0fdb      	lsrs	r3, r3, #31
     6fe:	b2db      	uxtb	r3, r3
     700:	001a      	movs	r2, r3
     702:	230b      	movs	r3, #11
     704:	18fb      	adds	r3, r7, r3
     706:	1e51      	subs	r1, r2, #1
     708:	418a      	sbcs	r2, r1
     70a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     70c:	683b      	ldr	r3, [r7, #0]
     70e:	7a5b      	ldrb	r3, [r3, #9]
     710:	2b00      	cmp	r3, #0
     712:	d006      	beq.n	722 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     714:	683b      	ldr	r3, [r7, #0]
     716:	7a9a      	ldrb	r2, [r3, #10]
     718:	687b      	ldr	r3, [r7, #4]
     71a:	0011      	movs	r1, r2
     71c:	0018      	movs	r0, r3
     71e:	4b85      	ldr	r3, [pc, #532]	; (934 <_i2c_master_read_packet+0x260>)
     720:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     722:	68fb      	ldr	r3, [r7, #12]
     724:	685b      	ldr	r3, [r3, #4]
     726:	4a84      	ldr	r2, [pc, #528]	; (938 <_i2c_master_read_packet+0x264>)
     728:	401a      	ands	r2, r3
     72a:	68fb      	ldr	r3, [r7, #12]
     72c:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     72e:	683b      	ldr	r3, [r7, #0]
     730:	7a1b      	ldrb	r3, [r3, #8]
     732:	2b00      	cmp	r3, #0
     734:	d042      	beq.n	7bc <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     736:	683b      	ldr	r3, [r7, #0]
     738:	881b      	ldrh	r3, [r3, #0]
     73a:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     73c:	683b      	ldr	r3, [r7, #0]
     73e:	7a5b      	ldrb	r3, [r3, #9]
     740:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     742:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     744:	001a      	movs	r2, r3
     746:	2380      	movs	r3, #128	; 0x80
     748:	021b      	lsls	r3, r3, #8
     74a:	431a      	orrs	r2, r3
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     74c:	68fb      	ldr	r3, [r7, #12]
     74e:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
     750:	2317      	movs	r3, #23
     752:	18fc      	adds	r4, r7, r3
     754:	687b      	ldr	r3, [r7, #4]
     756:	0018      	movs	r0, r3
     758:	4b78      	ldr	r3, [pc, #480]	; (93c <_i2c_master_read_packet+0x268>)
     75a:	4798      	blx	r3
     75c:	0003      	movs	r3, r0
     75e:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     760:	68fb      	ldr	r3, [r7, #12]
     762:	685b      	ldr	r3, [r3, #4]
     764:	4a74      	ldr	r2, [pc, #464]	; (938 <_i2c_master_read_packet+0x264>)
     766:	401a      	ands	r2, r3
     768:	68fb      	ldr	r3, [r7, #12]
     76a:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
     76c:	2317      	movs	r3, #23
     76e:	18fb      	adds	r3, r7, r3
     770:	781b      	ldrb	r3, [r3, #0]
     772:	2b00      	cmp	r3, #0
     774:	d107      	bne.n	786 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
     776:	2317      	movs	r3, #23
     778:	18fc      	adds	r4, r7, r3
     77a:	687b      	ldr	r3, [r7, #4]
     77c:	0018      	movs	r0, r3
     77e:	4b70      	ldr	r3, [pc, #448]	; (940 <_i2c_master_read_packet+0x26c>)
     780:	4798      	blx	r3
     782:	0003      	movs	r3, r0
     784:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
     786:	2317      	movs	r3, #23
     788:	18fb      	adds	r3, r7, r3
     78a:	781b      	ldrb	r3, [r3, #0]
     78c:	2b00      	cmp	r3, #0
     78e:	d111      	bne.n	7b4 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     790:	683b      	ldr	r3, [r7, #0]
     792:	881b      	ldrh	r3, [r3, #0]
     794:	0a1b      	lsrs	r3, r3, #8
     796:	b29b      	uxth	r3, r3
     798:	2278      	movs	r2, #120	; 0x78
     79a:	4313      	orrs	r3, r2
     79c:	b29b      	uxth	r3, r3
     79e:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7a0:	683b      	ldr	r3, [r7, #0]
     7a2:	7a5b      	ldrb	r3, [r3, #9]
     7a4:	039b      	lsls	r3, r3, #14
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7a6:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7a8:	2201      	movs	r2, #1
     7aa:	4313      	orrs	r3, r2
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7ac:	001a      	movs	r2, r3
     7ae:	68fb      	ldr	r3, [r7, #12]
     7b0:	625a      	str	r2, [r3, #36]	; 0x24
     7b2:	e00f      	b.n	7d4 <_i2c_master_read_packet+0x100>
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
     7b4:	2317      	movs	r3, #23
     7b6:	18fb      	adds	r3, r7, r3
     7b8:	781b      	ldrb	r3, [r3, #0]
     7ba:	e0b6      	b.n	92a <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     7bc:	683b      	ldr	r3, [r7, #0]
     7be:	881b      	ldrh	r3, [r3, #0]
     7c0:	005b      	lsls	r3, r3, #1
     7c2:	2201      	movs	r2, #1
     7c4:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     7c6:	683b      	ldr	r3, [r7, #0]
     7c8:	7a5b      	ldrb	r3, [r3, #9]
     7ca:	039b      	lsls	r3, r3, #14
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     7cc:	4313      	orrs	r3, r2
     7ce:	001a      	movs	r2, r3
     7d0:	68fb      	ldr	r3, [r7, #12]
     7d2:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     7d4:	2317      	movs	r3, #23
     7d6:	18fc      	adds	r4, r7, r3
     7d8:	687b      	ldr	r3, [r7, #4]
     7da:	0018      	movs	r0, r3
     7dc:	4b57      	ldr	r3, [pc, #348]	; (93c <_i2c_master_read_packet+0x268>)
     7de:	4798      	blx	r3
     7e0:	0003      	movs	r3, r0
     7e2:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     7e4:	230b      	movs	r3, #11
     7e6:	18fb      	adds	r3, r7, r3
     7e8:	781b      	ldrb	r3, [r3, #0]
     7ea:	2b00      	cmp	r3, #0
     7ec:	d00b      	beq.n	806 <_i2c_master_read_packet+0x132>
     7ee:	683b      	ldr	r3, [r7, #0]
     7f0:	885b      	ldrh	r3, [r3, #2]
     7f2:	2b01      	cmp	r3, #1
     7f4:	d107      	bne.n	806 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7f6:	68fb      	ldr	r3, [r7, #12]
     7f8:	685b      	ldr	r3, [r3, #4]
     7fa:	2280      	movs	r2, #128	; 0x80
     7fc:	02d2      	lsls	r2, r2, #11
     7fe:	431a      	orrs	r2, r3
     800:	68fb      	ldr	r3, [r7, #12]
     802:	605a      	str	r2, [r3, #4]
     804:	e005      	b.n	812 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     806:	68fb      	ldr	r3, [r7, #12]
     808:	685b      	ldr	r3, [r3, #4]
     80a:	4a4b      	ldr	r2, [pc, #300]	; (938 <_i2c_master_read_packet+0x264>)
     80c:	401a      	ands	r2, r3
     80e:	68fb      	ldr	r3, [r7, #12]
     810:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     812:	2317      	movs	r3, #23
     814:	18fb      	adds	r3, r7, r3
     816:	781b      	ldrb	r3, [r3, #0]
     818:	2b00      	cmp	r3, #0
     81a:	d107      	bne.n	82c <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
     81c:	2317      	movs	r3, #23
     81e:	18fc      	adds	r4, r7, r3
     820:	687b      	ldr	r3, [r7, #4]
     822:	0018      	movs	r0, r3
     824:	4b46      	ldr	r3, [pc, #280]	; (940 <_i2c_master_read_packet+0x26c>)
     826:	4798      	blx	r3
     828:	0003      	movs	r3, r0
     82a:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
     82c:	2317      	movs	r3, #23
     82e:	18fb      	adds	r3, r7, r3
     830:	781b      	ldrb	r3, [r3, #0]
     832:	2b00      	cmp	r3, #0
     834:	d000      	beq.n	838 <_i2c_master_read_packet+0x164>
     836:	e075      	b.n	924 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
     838:	e04b      	b.n	8d2 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     83a:	68fb      	ldr	r3, [r7, #12]
     83c:	8b5b      	ldrh	r3, [r3, #26]
     83e:	b29b      	uxth	r3, r3
     840:	001a      	movs	r2, r3
     842:	2320      	movs	r3, #32
     844:	4013      	ands	r3, r2
     846:	d101      	bne.n	84c <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
     848:	2341      	movs	r3, #65	; 0x41
     84a:	e06e      	b.n	92a <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     84c:	687b      	ldr	r3, [r7, #4]
     84e:	7adb      	ldrb	r3, [r3, #11]
     850:	2b00      	cmp	r3, #0
     852:	d01e      	beq.n	892 <_i2c_master_read_packet+0x1be>
     854:	230b      	movs	r3, #11
     856:	18fb      	adds	r3, r7, r3
     858:	781b      	ldrb	r3, [r3, #0]
     85a:	2201      	movs	r2, #1
     85c:	4053      	eors	r3, r2
     85e:	b2db      	uxtb	r3, r3
     860:	2b00      	cmp	r3, #0
     862:	d004      	beq.n	86e <_i2c_master_read_packet+0x19a>
     864:	2314      	movs	r3, #20
     866:	18fb      	adds	r3, r7, r3
     868:	881b      	ldrh	r3, [r3, #0]
     86a:	2b00      	cmp	r3, #0
     86c:	d009      	beq.n	882 <_i2c_master_read_packet+0x1ae>
     86e:	230b      	movs	r3, #11
     870:	18fb      	adds	r3, r7, r3
     872:	781b      	ldrb	r3, [r3, #0]
     874:	2b00      	cmp	r3, #0
     876:	d00c      	beq.n	892 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     878:	2314      	movs	r3, #20
     87a:	18fb      	adds	r3, r7, r3
     87c:	881b      	ldrh	r3, [r3, #0]
     87e:	2b01      	cmp	r3, #1
     880:	d107      	bne.n	892 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     882:	68fb      	ldr	r3, [r7, #12]
     884:	685b      	ldr	r3, [r3, #4]
     886:	2280      	movs	r2, #128	; 0x80
     888:	02d2      	lsls	r2, r2, #11
     88a:	431a      	orrs	r2, r3
     88c:	68fb      	ldr	r3, [r7, #12]
     88e:	605a      	str	r2, [r3, #4]
     890:	e01a      	b.n	8c8 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
     892:	687b      	ldr	r3, [r7, #4]
     894:	0018      	movs	r0, r3
     896:	4b2b      	ldr	r3, [pc, #172]	; (944 <_i2c_master_read_packet+0x270>)
     898:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     89a:	683b      	ldr	r3, [r7, #0]
     89c:	685a      	ldr	r2, [r3, #4]
     89e:	2312      	movs	r3, #18
     8a0:	18fb      	adds	r3, r7, r3
     8a2:	881b      	ldrh	r3, [r3, #0]
     8a4:	2112      	movs	r1, #18
     8a6:	1879      	adds	r1, r7, r1
     8a8:	1c58      	adds	r0, r3, #1
     8aa:	8008      	strh	r0, [r1, #0]
     8ac:	18d3      	adds	r3, r2, r3
     8ae:	68fa      	ldr	r2, [r7, #12]
     8b0:	2128      	movs	r1, #40	; 0x28
     8b2:	5c52      	ldrb	r2, [r2, r1]
     8b4:	b2d2      	uxtb	r2, r2
     8b6:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
     8b8:	2317      	movs	r3, #23
     8ba:	18fc      	adds	r4, r7, r3
     8bc:	687b      	ldr	r3, [r7, #4]
     8be:	0018      	movs	r0, r3
     8c0:	4b1e      	ldr	r3, [pc, #120]	; (93c <_i2c_master_read_packet+0x268>)
     8c2:	4798      	blx	r3
     8c4:	0003      	movs	r3, r0
     8c6:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
     8c8:	2317      	movs	r3, #23
     8ca:	18fb      	adds	r3, r7, r3
     8cc:	781b      	ldrb	r3, [r3, #0]
     8ce:	2b00      	cmp	r3, #0
     8d0:	d109      	bne.n	8e6 <_i2c_master_read_packet+0x212>
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
     8d2:	2314      	movs	r3, #20
     8d4:	18fb      	adds	r3, r7, r3
     8d6:	881b      	ldrh	r3, [r3, #0]
     8d8:	2214      	movs	r2, #20
     8da:	18ba      	adds	r2, r7, r2
     8dc:	1e59      	subs	r1, r3, #1
     8de:	8011      	strh	r1, [r2, #0]
     8e0:	2b00      	cmp	r3, #0
     8e2:	d1aa      	bne.n	83a <_i2c_master_read_packet+0x166>
     8e4:	e000      	b.n	8e8 <_i2c_master_read_packet+0x214>
				tmp_status = _i2c_master_wait_for_bus(module);
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
     8e6:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
     8e8:	687b      	ldr	r3, [r7, #4]
     8ea:	7a9b      	ldrb	r3, [r3, #10]
     8ec:	2b00      	cmp	r3, #0
     8ee:	d00a      	beq.n	906 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
     8f0:	687b      	ldr	r3, [r7, #4]
     8f2:	0018      	movs	r0, r3
     8f4:	4b13      	ldr	r3, [pc, #76]	; (944 <_i2c_master_read_packet+0x270>)
     8f6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8f8:	68fb      	ldr	r3, [r7, #12]
     8fa:	685b      	ldr	r3, [r3, #4]
     8fc:	22c0      	movs	r2, #192	; 0xc0
     8fe:	0292      	lsls	r2, r2, #10
     900:	431a      	orrs	r2, r3
     902:	68fb      	ldr	r3, [r7, #12]
     904:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
     906:	687b      	ldr	r3, [r7, #4]
     908:	0018      	movs	r0, r3
     90a:	4b0e      	ldr	r3, [pc, #56]	; (944 <_i2c_master_read_packet+0x270>)
     90c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     90e:	683b      	ldr	r3, [r7, #0]
     910:	685a      	ldr	r2, [r3, #4]
     912:	2312      	movs	r3, #18
     914:	18fb      	adds	r3, r7, r3
     916:	881b      	ldrh	r3, [r3, #0]
     918:	18d3      	adds	r3, r2, r3
     91a:	68fa      	ldr	r2, [r7, #12]
     91c:	2128      	movs	r1, #40	; 0x28
     91e:	5c52      	ldrb	r2, [r2, r1]
     920:	b2d2      	uxtb	r2, r2
     922:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
     924:	2317      	movs	r3, #23
     926:	18fb      	adds	r3, r7, r3
     928:	781b      	ldrb	r3, [r3, #0]
}
     92a:	0018      	movs	r0, r3
     92c:	46bd      	mov	sp, r7
     92e:	b007      	add	sp, #28
     930:	bd90      	pop	{r4, r7, pc}
     932:	46c0      	nop			; (mov r8, r8)
     934:	00000681 	.word	0x00000681
     938:	fffbffff 	.word	0xfffbffff
     93c:	00000621 	.word	0x00000621
     940:	000005c1 	.word	0x000005c1
     944:	0000059d 	.word	0x0000059d

00000948 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     948:	b580      	push	{r7, lr}
     94a:	b082      	sub	sp, #8
     94c:	af00      	add	r7, sp, #0
     94e:	6078      	str	r0, [r7, #4]
     950:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     952:	687b      	ldr	r3, [r7, #4]
     954:	2201      	movs	r2, #1
     956:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     958:	687b      	ldr	r3, [r7, #4]
     95a:	2201      	movs	r2, #1
     95c:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
     95e:	683a      	ldr	r2, [r7, #0]
     960:	687b      	ldr	r3, [r7, #4]
     962:	0011      	movs	r1, r2
     964:	0018      	movs	r0, r3
     966:	4b03      	ldr	r3, [pc, #12]	; (974 <i2c_master_read_packet_wait+0x2c>)
     968:	4798      	blx	r3
     96a:	0003      	movs	r3, r0
}
     96c:	0018      	movs	r0, r3
     96e:	46bd      	mov	sp, r7
     970:	b002      	add	sp, #8
     972:	bd80      	pop	{r7, pc}
     974:	000006d5 	.word	0x000006d5

00000978 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     978:	b590      	push	{r4, r7, lr}
     97a:	b087      	sub	sp, #28
     97c:	af00      	add	r7, sp, #0
     97e:	6078      	str	r0, [r7, #4]
     980:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     982:	687b      	ldr	r3, [r7, #4]
     984:	681b      	ldr	r3, [r3, #0]
     986:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     988:	2314      	movs	r3, #20
     98a:	18fb      	adds	r3, r7, r3
     98c:	683a      	ldr	r2, [r7, #0]
     98e:	8852      	ldrh	r2, [r2, #2]
     990:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
     992:	687b      	ldr	r3, [r7, #4]
     994:	0018      	movs	r0, r3
     996:	4b51      	ldr	r3, [pc, #324]	; (adc <_i2c_master_write_packet+0x164>)
     998:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     99a:	683b      	ldr	r3, [r7, #0]
     99c:	7a5b      	ldrb	r3, [r3, #9]
     99e:	2b00      	cmp	r3, #0
     9a0:	d006      	beq.n	9b0 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     9a2:	683b      	ldr	r3, [r7, #0]
     9a4:	7a9a      	ldrb	r2, [r3, #10]
     9a6:	687b      	ldr	r3, [r7, #4]
     9a8:	0011      	movs	r1, r2
     9aa:	0018      	movs	r0, r3
     9ac:	4b4c      	ldr	r3, [pc, #304]	; (ae0 <_i2c_master_write_packet+0x168>)
     9ae:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     9b0:	68fb      	ldr	r3, [r7, #12]
     9b2:	685b      	ldr	r3, [r3, #4]
     9b4:	4a4b      	ldr	r2, [pc, #300]	; (ae4 <_i2c_master_write_packet+0x16c>)
     9b6:	401a      	ands	r2, r3
     9b8:	68fb      	ldr	r3, [r7, #12]
     9ba:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     9bc:	683b      	ldr	r3, [r7, #0]
     9be:	7a1b      	ldrb	r3, [r3, #8]
     9c0:	2b00      	cmp	r3, #0
     9c2:	d00d      	beq.n	9e0 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9c4:	683b      	ldr	r3, [r7, #0]
     9c6:	881b      	ldrh	r3, [r3, #0]
     9c8:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     9ca:	683b      	ldr	r3, [r7, #0]
     9cc:	7a5b      	ldrb	r3, [r3, #9]
     9ce:	039b      	lsls	r3, r3, #14
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9d0:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     9d2:	001a      	movs	r2, r3
     9d4:	2380      	movs	r3, #128	; 0x80
     9d6:	021b      	lsls	r3, r3, #8
     9d8:	431a      	orrs	r2, r3
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9da:	68fb      	ldr	r3, [r7, #12]
     9dc:	625a      	str	r2, [r3, #36]	; 0x24
     9de:	e009      	b.n	9f4 <_i2c_master_write_packet+0x7c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9e0:	683b      	ldr	r3, [r7, #0]
     9e2:	881b      	ldrh	r3, [r3, #0]
     9e4:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     9e6:	683b      	ldr	r3, [r7, #0]
     9e8:	7a5b      	ldrb	r3, [r3, #9]
     9ea:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     9ec:	4313      	orrs	r3, r2
     9ee:	001a      	movs	r2, r3
     9f0:	68fb      	ldr	r3, [r7, #12]
     9f2:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     9f4:	2317      	movs	r3, #23
     9f6:	18fc      	adds	r4, r7, r3
     9f8:	687b      	ldr	r3, [r7, #4]
     9fa:	0018      	movs	r0, r3
     9fc:	4b3a      	ldr	r3, [pc, #232]	; (ae8 <_i2c_master_write_packet+0x170>)
     9fe:	4798      	blx	r3
     a00:	0003      	movs	r3, r0
     a02:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     a04:	2317      	movs	r3, #23
     a06:	18fb      	adds	r3, r7, r3
     a08:	781b      	ldrb	r3, [r3, #0]
     a0a:	2b00      	cmp	r3, #0
     a0c:	d107      	bne.n	a1e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
     a0e:	2317      	movs	r3, #23
     a10:	18fc      	adds	r4, r7, r3
     a12:	687b      	ldr	r3, [r7, #4]
     a14:	0018      	movs	r0, r3
     a16:	4b35      	ldr	r3, [pc, #212]	; (aec <_i2c_master_write_packet+0x174>)
     a18:	4798      	blx	r3
     a1a:	0003      	movs	r3, r0
     a1c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
     a1e:	2317      	movs	r3, #23
     a20:	18fb      	adds	r3, r7, r3
     a22:	781b      	ldrb	r3, [r3, #0]
     a24:	2b00      	cmp	r3, #0
     a26:	d152      	bne.n	ace <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
     a28:	2312      	movs	r3, #18
     a2a:	18fb      	adds	r3, r7, r3
     a2c:	2200      	movs	r2, #0
     a2e:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
     a30:	e033      	b.n	a9a <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     a32:	68fb      	ldr	r3, [r7, #12]
     a34:	8b5b      	ldrh	r3, [r3, #26]
     a36:	b29b      	uxth	r3, r3
     a38:	001a      	movs	r2, r3
     a3a:	2320      	movs	r3, #32
     a3c:	4013      	ands	r3, r2
     a3e:	d101      	bne.n	a44 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
     a40:	2341      	movs	r3, #65	; 0x41
     a42:	e047      	b.n	ad4 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
     a44:	687b      	ldr	r3, [r7, #4]
     a46:	0018      	movs	r0, r3
     a48:	4b24      	ldr	r3, [pc, #144]	; (adc <_i2c_master_write_packet+0x164>)
     a4a:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     a4c:	683b      	ldr	r3, [r7, #0]
     a4e:	685a      	ldr	r2, [r3, #4]
     a50:	2312      	movs	r3, #18
     a52:	18fb      	adds	r3, r7, r3
     a54:	881b      	ldrh	r3, [r3, #0]
     a56:	2112      	movs	r1, #18
     a58:	1879      	adds	r1, r7, r1
     a5a:	1c58      	adds	r0, r3, #1
     a5c:	8008      	strh	r0, [r1, #0]
     a5e:	18d3      	adds	r3, r2, r3
     a60:	7819      	ldrb	r1, [r3, #0]
     a62:	68fb      	ldr	r3, [r7, #12]
     a64:	2228      	movs	r2, #40	; 0x28
     a66:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
     a68:	2317      	movs	r3, #23
     a6a:	18fc      	adds	r4, r7, r3
     a6c:	687b      	ldr	r3, [r7, #4]
     a6e:	0018      	movs	r0, r3
     a70:	4b1d      	ldr	r3, [pc, #116]	; (ae8 <_i2c_master_write_packet+0x170>)
     a72:	4798      	blx	r3
     a74:	0003      	movs	r3, r0
     a76:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
     a78:	2317      	movs	r3, #23
     a7a:	18fb      	adds	r3, r7, r3
     a7c:	781b      	ldrb	r3, [r3, #0]
     a7e:	2b00      	cmp	r3, #0
     a80:	d115      	bne.n	aae <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a82:	68fb      	ldr	r3, [r7, #12]
     a84:	8b5b      	ldrh	r3, [r3, #26]
     a86:	b29b      	uxth	r3, r3
     a88:	001a      	movs	r2, r3
     a8a:	2304      	movs	r3, #4
     a8c:	4013      	ands	r3, r2
     a8e:	d004      	beq.n	a9a <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
     a90:	2317      	movs	r3, #23
     a92:	18fb      	adds	r3, r7, r3
     a94:	221e      	movs	r2, #30
     a96:	701a      	strb	r2, [r3, #0]
				break;
     a98:	e00a      	b.n	ab0 <_i2c_master_write_packet+0x138>
	if (tmp_status == STATUS_OK) {
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
     a9a:	2314      	movs	r3, #20
     a9c:	18fb      	adds	r3, r7, r3
     a9e:	881b      	ldrh	r3, [r3, #0]
     aa0:	2214      	movs	r2, #20
     aa2:	18ba      	adds	r2, r7, r2
     aa4:	1e59      	subs	r1, r3, #1
     aa6:	8011      	strh	r1, [r2, #0]
     aa8:	2b00      	cmp	r3, #0
     aaa:	d1c2      	bne.n	a32 <_i2c_master_write_packet+0xba>
     aac:	e000      	b.n	ab0 <_i2c_master_write_packet+0x138>
			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
     aae:	46c0      	nop			; (mov r8, r8)
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
     ab0:	687b      	ldr	r3, [r7, #4]
     ab2:	7a9b      	ldrb	r3, [r3, #10]
     ab4:	2b00      	cmp	r3, #0
     ab6:	d00a      	beq.n	ace <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
     ab8:	687b      	ldr	r3, [r7, #4]
     aba:	0018      	movs	r0, r3
     abc:	4b07      	ldr	r3, [pc, #28]	; (adc <_i2c_master_write_packet+0x164>)
     abe:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     ac0:	68fb      	ldr	r3, [r7, #12]
     ac2:	685b      	ldr	r3, [r3, #4]
     ac4:	22c0      	movs	r2, #192	; 0xc0
     ac6:	0292      	lsls	r2, r2, #10
     ac8:	431a      	orrs	r2, r3
     aca:	68fb      	ldr	r3, [r7, #12]
     acc:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
     ace:	2317      	movs	r3, #23
     ad0:	18fb      	adds	r3, r7, r3
     ad2:	781b      	ldrb	r3, [r3, #0]
}
     ad4:	0018      	movs	r0, r3
     ad6:	46bd      	mov	sp, r7
     ad8:	b007      	add	sp, #28
     ada:	bd90      	pop	{r4, r7, pc}
     adc:	0000059d 	.word	0x0000059d
     ae0:	00000681 	.word	0x00000681
     ae4:	fffbffff 	.word	0xfffbffff
     ae8:	00000621 	.word	0x00000621
     aec:	000005c1 	.word	0x000005c1

00000af0 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     af0:	b580      	push	{r7, lr}
     af2:	b082      	sub	sp, #8
     af4:	af00      	add	r7, sp, #0
     af6:	6078      	str	r0, [r7, #4]
     af8:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     afa:	687b      	ldr	r3, [r7, #4]
     afc:	2201      	movs	r2, #1
     afe:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     b00:	687b      	ldr	r3, [r7, #4]
     b02:	2201      	movs	r2, #1
     b04:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
     b06:	683a      	ldr	r2, [r7, #0]
     b08:	687b      	ldr	r3, [r7, #4]
     b0a:	0011      	movs	r1, r2
     b0c:	0018      	movs	r0, r3
     b0e:	4b03      	ldr	r3, [pc, #12]	; (b1c <i2c_master_write_packet_wait+0x2c>)
     b10:	4798      	blx	r3
     b12:	0003      	movs	r3, r0
}
     b14:	0018      	movs	r0, r3
     b16:	46bd      	mov	sp, r7
     b18:	b002      	add	sp, #8
     b1a:	bd80      	pop	{r7, pc}
     b1c:	00000979 	.word	0x00000979

00000b20 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     b20:	b580      	push	{r7, lr}
     b22:	b082      	sub	sp, #8
     b24:	af00      	add	r7, sp, #0
     b26:	0002      	movs	r2, r0
     b28:	6039      	str	r1, [r7, #0]
     b2a:	1dfb      	adds	r3, r7, #7
     b2c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     b2e:	1dfb      	adds	r3, r7, #7
     b30:	781b      	ldrb	r3, [r3, #0]
     b32:	2b01      	cmp	r3, #1
     b34:	d00a      	beq.n	b4c <system_apb_clock_set_mask+0x2c>
     b36:	2b02      	cmp	r3, #2
     b38:	d00f      	beq.n	b5a <system_apb_clock_set_mask+0x3a>
     b3a:	2b00      	cmp	r3, #0
     b3c:	d114      	bne.n	b68 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     b3e:	4b0e      	ldr	r3, [pc, #56]	; (b78 <system_apb_clock_set_mask+0x58>)
     b40:	4a0d      	ldr	r2, [pc, #52]	; (b78 <system_apb_clock_set_mask+0x58>)
     b42:	6991      	ldr	r1, [r2, #24]
     b44:	683a      	ldr	r2, [r7, #0]
     b46:	430a      	orrs	r2, r1
     b48:	619a      	str	r2, [r3, #24]
			break;
     b4a:	e00f      	b.n	b6c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     b4c:	4b0a      	ldr	r3, [pc, #40]	; (b78 <system_apb_clock_set_mask+0x58>)
     b4e:	4a0a      	ldr	r2, [pc, #40]	; (b78 <system_apb_clock_set_mask+0x58>)
     b50:	69d1      	ldr	r1, [r2, #28]
     b52:	683a      	ldr	r2, [r7, #0]
     b54:	430a      	orrs	r2, r1
     b56:	61da      	str	r2, [r3, #28]
			break;
     b58:	e008      	b.n	b6c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b5a:	4b07      	ldr	r3, [pc, #28]	; (b78 <system_apb_clock_set_mask+0x58>)
     b5c:	4a06      	ldr	r2, [pc, #24]	; (b78 <system_apb_clock_set_mask+0x58>)
     b5e:	6a11      	ldr	r1, [r2, #32]
     b60:	683a      	ldr	r2, [r7, #0]
     b62:	430a      	orrs	r2, r1
     b64:	621a      	str	r2, [r3, #32]
			break;
     b66:	e001      	b.n	b6c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     b68:	2317      	movs	r3, #23
     b6a:	e000      	b.n	b6e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     b6c:	2300      	movs	r3, #0
}
     b6e:	0018      	movs	r0, r3
     b70:	46bd      	mov	sp, r7
     b72:	b002      	add	sp, #8
     b74:	bd80      	pop	{r7, pc}
     b76:	46c0      	nop			; (mov r8, r8)
     b78:	40000400 	.word	0x40000400

00000b7c <wdt_is_syncing>:
 *
 * \retval false If the module has completed synchronization
 * \retval true If the module synchronization is ongoing
 */
static inline bool wdt_is_syncing(void)
{
     b7c:	b580      	push	{r7, lr}
     b7e:	b082      	sub	sp, #8
     b80:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
     b82:	4b07      	ldr	r3, [pc, #28]	; (ba0 <wdt_is_syncing+0x24>)
     b84:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
#else
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
     b86:	687b      	ldr	r3, [r7, #4]
     b88:	79db      	ldrb	r3, [r3, #7]
     b8a:	b2db      	uxtb	r3, r3
     b8c:	b25b      	sxtb	r3, r3
     b8e:	2b00      	cmp	r3, #0
     b90:	da01      	bge.n	b96 <wdt_is_syncing+0x1a>
#endif
		return true;
     b92:	2301      	movs	r3, #1
     b94:	e000      	b.n	b98 <wdt_is_syncing+0x1c>
	}

	return false;
     b96:	2300      	movs	r3, #0
}
     b98:	0018      	movs	r0, r3
     b9a:	46bd      	mov	sp, r7
     b9c:	b002      	add	sp, #8
     b9e:	bd80      	pop	{r7, pc}
     ba0:	40001000 	.word	0x40001000

00000ba4 <wdt_is_locked>:
 *  it cannot be disabled or otherwise reconfigured.
 *
 *  \return Current Watchdog lock state.
 */
static inline bool wdt_is_locked(void)
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
     baa:	4b07      	ldr	r3, [pc, #28]	; (bc8 <wdt_is_locked+0x24>)
     bac:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
     bae:	687b      	ldr	r3, [r7, #4]
     bb0:	781b      	ldrb	r3, [r3, #0]
     bb2:	b2db      	uxtb	r3, r3
     bb4:	001a      	movs	r2, r3
     bb6:	2380      	movs	r3, #128	; 0x80
     bb8:	4013      	ands	r3, r2
     bba:	1e5a      	subs	r2, r3, #1
     bbc:	4193      	sbcs	r3, r2
     bbe:	b2db      	uxtb	r3, r3
#endif
}
     bc0:	0018      	movs	r0, r3
     bc2:	46bd      	mov	sp, r7
     bc4:	b002      	add	sp, #8
     bc6:	bd80      	pop	{r7, pc}
     bc8:	40001000 	.word	0x40001000

00000bcc <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
     bcc:	b580      	push	{r7, lr}
     bce:	b086      	sub	sp, #24
     bd0:	af00      	add	r7, sp, #0
     bd2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	Wdt *const WDT_module = WDT;
     bd4:	4b54      	ldr	r3, [pc, #336]	; (d28 <wdt_set_config+0x15c>)
     bd6:	613b      	str	r3, [r7, #16]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);
     bd8:	2110      	movs	r1, #16
     bda:	2000      	movs	r0, #0
     bdc:	4b53      	ldr	r3, [pc, #332]	; (d2c <wdt_set_config+0x160>)
     bde:	4798      	blx	r3

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
     be0:	4b53      	ldr	r3, [pc, #332]	; (d30 <wdt_set_config+0x164>)
     be2:	4798      	blx	r3
     be4:	1e03      	subs	r3, r0, #0
     be6:	d001      	beq.n	bec <wdt_set_config+0x20>
		return STATUS_ERR_IO;
     be8:	2310      	movs	r3, #16
     bea:	e098      	b.n	d1e <wdt_set_config+0x152>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
     bec:	687b      	ldr	r3, [r7, #4]
     bee:	78db      	ldrb	r3, [r3, #3]
     bf0:	2b00      	cmp	r3, #0
     bf2:	d101      	bne.n	bf8 <wdt_set_config+0x2c>
		return STATUS_ERR_INVALID_ARG;
     bf4:	2317      	movs	r3, #23
     bf6:	e092      	b.n	d1e <wdt_set_config+0x152>
	}

	/* Make sure the Window and Early Warning periods are not more than the
	 * reset period, abort if either is invalid */
	if ((config->timeout_period < config->window_period) ||
     bf8:	687b      	ldr	r3, [r7, #4]
     bfa:	78da      	ldrb	r2, [r3, #3]
     bfc:	687b      	ldr	r3, [r7, #4]
     bfe:	791b      	ldrb	r3, [r3, #4]
     c00:	429a      	cmp	r2, r3
     c02:	d305      	bcc.n	c10 <wdt_set_config+0x44>
			(config->timeout_period < config->early_warning_period)) {
     c04:	687b      	ldr	r3, [r7, #4]
     c06:	78da      	ldrb	r2, [r3, #3]
     c08:	687b      	ldr	r3, [r7, #4]
     c0a:	795b      	ldrb	r3, [r3, #5]
		return STATUS_ERR_INVALID_ARG;
	}

	/* Make sure the Window and Early Warning periods are not more than the
	 * reset period, abort if either is invalid */
	if ((config->timeout_period < config->window_period) ||
     c0c:	429a      	cmp	r2, r3
     c0e:	d201      	bcs.n	c14 <wdt_set_config+0x48>
			(config->timeout_period < config->early_warning_period)) {
		return STATUS_ERR_INVALID_ARG;
     c10:	2317      	movs	r3, #23
     c12:	e084      	b.n	d1e <wdt_set_config+0x152>
	}

	/* Disable the Watchdog module */
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
     c14:	693b      	ldr	r3, [r7, #16]
     c16:	781b      	ldrb	r3, [r3, #0]
     c18:	b2db      	uxtb	r3, r3
     c1a:	2202      	movs	r2, #2
     c1c:	4393      	bics	r3, r2
     c1e:	b2da      	uxtb	r2, r3
     c20:	693b      	ldr	r3, [r7, #16]
     c22:	701a      	strb	r2, [r3, #0]

	while (wdt_is_syncing()) {
     c24:	46c0      	nop			; (mov r8, r8)
     c26:	4b43      	ldr	r3, [pc, #268]	; (d34 <wdt_set_config+0x168>)
     c28:	4798      	blx	r3
     c2a:	1e03      	subs	r3, r0, #0
     c2c:	d1fb      	bne.n	c26 <wdt_set_config+0x5a>
		/* Wait for all hardware modules to complete synchronization */
	}

	if(config->enable == false) {
     c2e:	687b      	ldr	r3, [r7, #4]
     c30:	785b      	ldrb	r3, [r3, #1]
     c32:	2201      	movs	r2, #1
     c34:	4053      	eors	r3, r2
     c36:	b2db      	uxtb	r3, r3
     c38:	2b00      	cmp	r3, #0
     c3a:	d001      	beq.n	c40 <wdt_set_config+0x74>
		return STATUS_OK;
     c3c:	2300      	movs	r3, #0
     c3e:	e06e      	b.n	d1e <wdt_set_config+0x152>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	gclk_chan_conf.source_generator = config->clock_source;
     c40:	687b      	ldr	r3, [r7, #4]
     c42:	789a      	ldrb	r2, [r3, #2]
     c44:	230c      	movs	r3, #12
     c46:	18fb      	adds	r3, r7, r3
     c48:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
     c4a:	230c      	movs	r3, #12
     c4c:	18fb      	adds	r3, r7, r3
     c4e:	0019      	movs	r1, r3
     c50:	2003      	movs	r0, #3
     c52:	4b39      	ldr	r3, [pc, #228]	; (d38 <wdt_set_config+0x16c>)
     c54:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
     c56:	2003      	movs	r0, #3
     c58:	4b38      	ldr	r3, [pc, #224]	; (d3c <wdt_set_config+0x170>)
     c5a:	4798      	blx	r3
	if (config->always_on) {
     c5c:	687b      	ldr	r3, [r7, #4]
     c5e:	781b      	ldrb	r3, [r3, #0]
     c60:	2b00      	cmp	r3, #0
     c62:	d002      	beq.n	c6a <wdt_set_config+0x9e>
		system_gclk_chan_lock(WDT_GCLK_ID);
     c64:	2003      	movs	r0, #3
     c66:	4b36      	ldr	r3, [pc, #216]	; (d40 <wdt_set_config+0x174>)
     c68:	4798      	blx	r3
	}

	uint32_t new_config = 0;
     c6a:	2300      	movs	r3, #0
     c6c:	617b      	str	r3, [r7, #20]

	/* Update the timeout period value with the requested period */
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
     c6e:	687b      	ldr	r3, [r7, #4]
     c70:	78db      	ldrb	r3, [r3, #3]
     c72:	3b01      	subs	r3, #1
     c74:	001a      	movs	r2, r3
     c76:	697b      	ldr	r3, [r7, #20]
     c78:	4313      	orrs	r3, r2
     c7a:	617b      	str	r3, [r7, #20]

	/* Check if the user has requested a reset window period */
	if (config->window_period != WDT_PERIOD_NONE) {
     c7c:	687b      	ldr	r3, [r7, #4]
     c7e:	791b      	ldrb	r3, [r3, #4]
     c80:	2b00      	cmp	r3, #0
     c82:	d010      	beq.n	ca6 <wdt_set_config+0xda>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
     c84:	693b      	ldr	r3, [r7, #16]
     c86:	781b      	ldrb	r3, [r3, #0]
     c88:	b2db      	uxtb	r3, r3
     c8a:	2204      	movs	r2, #4
     c8c:	4313      	orrs	r3, r2
     c8e:	b2da      	uxtb	r2, r3
     c90:	693b      	ldr	r3, [r7, #16]
     c92:	701a      	strb	r2, [r3, #0]

		/* Update and enable the timeout period value */
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
     c94:	687b      	ldr	r3, [r7, #4]
     c96:	791b      	ldrb	r3, [r3, #4]
     c98:	3b01      	subs	r3, #1
     c9a:	011b      	lsls	r3, r3, #4
     c9c:	001a      	movs	r2, r3
     c9e:	697b      	ldr	r3, [r7, #20]
     ca0:	4313      	orrs	r3, r2
     ca2:	617b      	str	r3, [r7, #20]
     ca4:	e007      	b.n	cb6 <wdt_set_config+0xea>
	} else {
		/* Ensure the window enable control flag is cleared */
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
     ca6:	693b      	ldr	r3, [r7, #16]
     ca8:	781b      	ldrb	r3, [r3, #0]
     caa:	b2db      	uxtb	r3, r3
     cac:	2204      	movs	r2, #4
     cae:	4393      	bics	r3, r2
     cb0:	b2da      	uxtb	r2, r3
     cb2:	693b      	ldr	r3, [r7, #16]
     cb4:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
     cb6:	46c0      	nop			; (mov r8, r8)
     cb8:	4b1e      	ldr	r3, [pc, #120]	; (d34 <wdt_set_config+0x168>)
     cba:	4798      	blx	r3
     cbc:	1e03      	subs	r3, r0, #0
     cbe:	d1fb      	bne.n	cb8 <wdt_set_config+0xec>
		/* Wait for all hardware modules to complete synchronization */
	}

	/* Write the new Watchdog configuration */
	WDT_module->CONFIG.reg = new_config;
     cc0:	697b      	ldr	r3, [r7, #20]
     cc2:	b2da      	uxtb	r2, r3
     cc4:	693b      	ldr	r3, [r7, #16]
     cc6:	705a      	strb	r2, [r3, #1]

	/* Check if the user has requested an early warning period */
	if (config->early_warning_period != WDT_PERIOD_NONE) {
     cc8:	687b      	ldr	r3, [r7, #4]
     cca:	795b      	ldrb	r3, [r3, #5]
     ccc:	2b00      	cmp	r3, #0
     cce:	d00a      	beq.n	ce6 <wdt_set_config+0x11a>
		while (wdt_is_syncing()) {
     cd0:	46c0      	nop			; (mov r8, r8)
     cd2:	4b18      	ldr	r3, [pc, #96]	; (d34 <wdt_set_config+0x168>)
     cd4:	4798      	blx	r3
     cd6:	1e03      	subs	r3, r0, #0
     cd8:	d1fb      	bne.n	cd2 <wdt_set_config+0x106>
			/* Wait for all hardware modules to complete synchronization */
		}

		/* Set the Early Warning period */
		WDT_module->EWCTRL.reg
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	795b      	ldrb	r3, [r3, #5]
     cde:	3b01      	subs	r3, #1
     ce0:	b2da      	uxtb	r2, r3
     ce2:	693b      	ldr	r3, [r7, #16]
     ce4:	709a      	strb	r2, [r3, #2]
	}

	/* Either enable or lock-enable the Watchdog timer depending on the user
	 * settings */
	if (config->always_on) {
     ce6:	687b      	ldr	r3, [r7, #4]
     ce8:	781b      	ldrb	r3, [r3, #0]
     cea:	2b00      	cmp	r3, #0
     cec:	d009      	beq.n	d02 <wdt_set_config+0x136>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
     cee:	693b      	ldr	r3, [r7, #16]
     cf0:	781b      	ldrb	r3, [r3, #0]
     cf2:	b2db      	uxtb	r3, r3
     cf4:	2280      	movs	r2, #128	; 0x80
     cf6:	4252      	negs	r2, r2
     cf8:	4313      	orrs	r3, r2
     cfa:	b2da      	uxtb	r2, r3
     cfc:	693b      	ldr	r3, [r7, #16]
     cfe:	701a      	strb	r2, [r3, #0]
     d00:	e007      	b.n	d12 <wdt_set_config+0x146>
	} else {
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
     d02:	693b      	ldr	r3, [r7, #16]
     d04:	781b      	ldrb	r3, [r3, #0]
     d06:	b2db      	uxtb	r3, r3
     d08:	2202      	movs	r2, #2
     d0a:	4313      	orrs	r3, r2
     d0c:	b2da      	uxtb	r2, r3
     d0e:	693b      	ldr	r3, [r7, #16]
     d10:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
     d12:	46c0      	nop			; (mov r8, r8)
     d14:	4b07      	ldr	r3, [pc, #28]	; (d34 <wdt_set_config+0x168>)
     d16:	4798      	blx	r3
     d18:	1e03      	subs	r3, r0, #0
     d1a:	d1fb      	bne.n	d14 <wdt_set_config+0x148>
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
     d1c:	2300      	movs	r3, #0
}
     d1e:	0018      	movs	r0, r3
     d20:	46bd      	mov	sp, r7
     d22:	b006      	add	sp, #24
     d24:	bd80      	pop	{r7, pc}
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	40001000 	.word	0x40001000
     d2c:	00000b21 	.word	0x00000b21
     d30:	00000ba5 	.word	0x00000ba5
     d34:	00000b7d 	.word	0x00000b7d
     d38:	000048b9 	.word	0x000048b9
     d3c:	000048fd 	.word	0x000048fd
     d40:	000049dd 	.word	0x000049dd

00000d44 <wdt_clear_early_warning>:
 *
 *  Clears the Watchdog timer early warning period elapsed flag, so that a new
 *  early warning period can be detected.
 */
static inline void wdt_clear_early_warning(void)
{
     d44:	b580      	push	{r7, lr}
     d46:	b082      	sub	sp, #8
     d48:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
     d4a:	4b04      	ldr	r3, [pc, #16]	; (d5c <wdt_clear_early_warning+0x18>)
     d4c:	607b      	str	r3, [r7, #4]

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
     d4e:	687b      	ldr	r3, [r7, #4]
     d50:	2201      	movs	r2, #1
     d52:	719a      	strb	r2, [r3, #6]
}
     d54:	46c0      	nop			; (mov r8, r8)
     d56:	46bd      	mov	sp, r7
     d58:	b002      	add	sp, #8
     d5a:	bd80      	pop	{r7, pc}
     d5c:	40001000 	.word	0x40001000

00000d60 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
     d60:	b580      	push	{r7, lr}
     d62:	af00      	add	r7, sp, #0
	wdt_clear_early_warning();
     d64:	4b05      	ldr	r3, [pc, #20]	; (d7c <WDT_Handler+0x1c>)
     d66:	4798      	blx	r3

	if (wdt_early_warning_callback) {
     d68:	4b05      	ldr	r3, [pc, #20]	; (d80 <WDT_Handler+0x20>)
     d6a:	681b      	ldr	r3, [r3, #0]
     d6c:	2b00      	cmp	r3, #0
     d6e:	d002      	beq.n	d76 <WDT_Handler+0x16>
		wdt_early_warning_callback();
     d70:	4b03      	ldr	r3, [pc, #12]	; (d80 <WDT_Handler+0x20>)
     d72:	681b      	ldr	r3, [r3, #0]
     d74:	4798      	blx	r3
	}
}
     d76:	46c0      	nop			; (mov r8, r8)
     d78:	46bd      	mov	sp, r7
     d7a:	bd80      	pop	{r7, pc}
     d7c:	00000d45 	.word	0x00000d45
     d80:	20000264 	.word	0x20000264

00000d84 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
     d84:	b580      	push	{r7, lr}
     d86:	af00      	add	r7, sp, #0
	cpu_irq_enable();
     d88:	4b04      	ldr	r3, [pc, #16]	; (d9c <system_interrupt_enable_global+0x18>)
     d8a:	2201      	movs	r2, #1
     d8c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     d8e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     d92:	b662      	cpsie	i
}
     d94:	46c0      	nop			; (mov r8, r8)
     d96:	46bd      	mov	sp, r7
     d98:	bd80      	pop	{r7, pc}
     d9a:	46c0      	nop			; (mov r8, r8)
     d9c:	20000161 	.word	0x20000161

00000da0 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
     da0:	b580      	push	{r7, lr}
     da2:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     da4:	b672      	cpsid	i
     da6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     daa:	4b03      	ldr	r3, [pc, #12]	; (db8 <system_interrupt_disable_global+0x18>)
     dac:	2200      	movs	r2, #0
     dae:	701a      	strb	r2, [r3, #0]
}
     db0:	46c0      	nop			; (mov r8, r8)
     db2:	46bd      	mov	sp, r7
     db4:	bd80      	pop	{r7, pc}
     db6:	46c0      	nop			; (mov r8, r8)
     db8:	20000161 	.word	0x20000161

00000dbc <ble_uart_write>:
	
	reset_buffers();
}

void ble_uart_write(char buffer[])
{
     dbc:	b580      	push	{r7, lr}
     dbe:	b084      	sub	sp, #16
     dc0:	af00      	add	r7, sp, #0
     dc2:	6078      	str	r0, [r7, #4]
	system_interrupt_disable_global();
     dc4:	4b10      	ldr	r3, [pc, #64]	; (e08 <ble_uart_write+0x4c>)
     dc6:	4798      	blx	r3
	uint32_t i = 0;
     dc8:	2300      	movs	r3, #0
     dca:	60fb      	str	r3, [r7, #12]
	while(buffer[i] != '\0')
     dcc:	e00f      	b.n	dee <ble_uart_write+0x32>
	{
		if(BLE_UART_SERCOM->USART.INTFLAG.bit.DRE == 1)
     dce:	4b0f      	ldr	r3, [pc, #60]	; (e0c <ble_uart_write+0x50>)
     dd0:	7e1b      	ldrb	r3, [r3, #24]
     dd2:	07db      	lsls	r3, r3, #31
     dd4:	0fdb      	lsrs	r3, r3, #31
     dd6:	b2db      	uxtb	r3, r3
     dd8:	2b01      	cmp	r3, #1
     dda:	d108      	bne.n	dee <ble_uart_write+0x32>
		{
			BLE_UART_SERCOM->USART.DATA.reg = (uint16_t)buffer[i++];
     ddc:	490b      	ldr	r1, [pc, #44]	; (e0c <ble_uart_write+0x50>)
     dde:	68fb      	ldr	r3, [r7, #12]
     de0:	1c5a      	adds	r2, r3, #1
     de2:	60fa      	str	r2, [r7, #12]
     de4:	687a      	ldr	r2, [r7, #4]
     de6:	18d3      	adds	r3, r2, r3
     de8:	781b      	ldrb	r3, [r3, #0]
     dea:	b29b      	uxth	r3, r3
     dec:	850b      	strh	r3, [r1, #40]	; 0x28

void ble_uart_write(char buffer[])
{
	system_interrupt_disable_global();
	uint32_t i = 0;
	while(buffer[i] != '\0')
     dee:	687a      	ldr	r2, [r7, #4]
     df0:	68fb      	ldr	r3, [r7, #12]
     df2:	18d3      	adds	r3, r2, r3
     df4:	781b      	ldrb	r3, [r3, #0]
     df6:	2b00      	cmp	r3, #0
     df8:	d1e9      	bne.n	dce <ble_uart_write+0x12>
		if(BLE_UART_SERCOM->USART.INTFLAG.bit.DRE == 1)
		{
			BLE_UART_SERCOM->USART.DATA.reg = (uint16_t)buffer[i++];
		}
	}
	system_interrupt_enable_global();
     dfa:	4b05      	ldr	r3, [pc, #20]	; (e10 <ble_uart_write+0x54>)
     dfc:	4798      	blx	r3
}
     dfe:	46c0      	nop			; (mov r8, r8)
     e00:	46bd      	mov	sp, r7
     e02:	b004      	add	sp, #16
     e04:	bd80      	pop	{r7, pc}
     e06:	46c0      	nop			; (mov r8, r8)
     e08:	00000da1 	.word	0x00000da1
     e0c:	42001000 	.word	0x42001000
     e10:	00000d85 	.word	0x00000d85

00000e14 <SERCOM2_Handler>:
	BLE_UART_SERCOM->USART.DATA.reg = data;
}


void SERCOM2_Handler()
{
     e14:	b580      	push	{r7, lr}
     e16:	af00      	add	r7, sp, #0
	if (BLE_UART_SERCOM->USART.INTFLAG.bit.RXC)
     e18:	4b13      	ldr	r3, [pc, #76]	; (e68 <SERCOM2_Handler+0x54>)
     e1a:	7e1b      	ldrb	r3, [r3, #24]
     e1c:	075b      	lsls	r3, r3, #29
     e1e:	0fdb      	lsrs	r3, r3, #31
     e20:	b2db      	uxtb	r3, r3
     e22:	2b00      	cmp	r3, #0
     e24:	d01c      	beq.n	e60 <SERCOM2_Handler+0x4c>
	{
		//while (BLE_UART_SERCOM->USART.INTFLAG.bit.DRE != 0 )
		//{
			// Got a character
			if (buff_count > sizeof(rx_buffer_array)-1)
     e26:	4b11      	ldr	r3, [pc, #68]	; (e6c <SERCOM2_Handler+0x58>)
     e28:	681b      	ldr	r3, [r3, #0]
     e2a:	1e1a      	subs	r2, r3, #0
     e2c:	4b10      	ldr	r3, [pc, #64]	; (e70 <SERCOM2_Handler+0x5c>)
     e2e:	429a      	cmp	r2, r3
     e30:	d90b      	bls.n	e4a <SERCOM2_Handler+0x36>
			{
				buff_count = 0;
     e32:	4b0e      	ldr	r3, [pc, #56]	; (e6c <SERCOM2_Handler+0x58>)
     e34:	2200      	movs	r2, #0
     e36:	601a      	str	r2, [r3, #0]
				rx_buffer_array[buff_count] = (uint8_t) BLE_UART_SERCOM->USART.DATA.reg;
     e38:	4b0c      	ldr	r3, [pc, #48]	; (e6c <SERCOM2_Handler+0x58>)
     e3a:	681b      	ldr	r3, [r3, #0]
     e3c:	4a0a      	ldr	r2, [pc, #40]	; (e68 <SERCOM2_Handler+0x54>)
     e3e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
     e40:	b292      	uxth	r2, r2
     e42:	b2d1      	uxtb	r1, r2
     e44:	4a0b      	ldr	r2, [pc, #44]	; (e74 <SERCOM2_Handler+0x60>)
     e46:	54d1      	strb	r1, [r2, r3]
				rx_buffer_array[buff_count++] = (uint8_t)BLE_UART_SERCOM->USART.DATA.reg;
			}
		//}

	}
}
     e48:	e00a      	b.n	e60 <SERCOM2_Handler+0x4c>
				buff_count = 0;
				rx_buffer_array[buff_count] = (uint8_t) BLE_UART_SERCOM->USART.DATA.reg;
			}
			else
			{
				rx_buffer_array[buff_count++] = (uint8_t)BLE_UART_SERCOM->USART.DATA.reg;
     e4a:	4b08      	ldr	r3, [pc, #32]	; (e6c <SERCOM2_Handler+0x58>)
     e4c:	681b      	ldr	r3, [r3, #0]
     e4e:	1c59      	adds	r1, r3, #1
     e50:	4a06      	ldr	r2, [pc, #24]	; (e6c <SERCOM2_Handler+0x58>)
     e52:	6011      	str	r1, [r2, #0]
     e54:	4a04      	ldr	r2, [pc, #16]	; (e68 <SERCOM2_Handler+0x54>)
     e56:	8d12      	ldrh	r2, [r2, #40]	; 0x28
     e58:	b292      	uxth	r2, r2
     e5a:	b2d1      	uxtb	r1, r2
     e5c:	4a05      	ldr	r2, [pc, #20]	; (e74 <SERCOM2_Handler+0x60>)
     e5e:	54d1      	strb	r1, [r2, r3]
			}
		//}

	}
}
     e60:	46c0      	nop			; (mov r8, r8)
     e62:	46bd      	mov	sp, r7
     e64:	bd80      	pop	{r7, pc}
     e66:	46c0      	nop			; (mov r8, r8)
     e68:	42001000 	.word	0x42001000
     e6c:	200001e8 	.word	0x200001e8
     e70:	000003ff 	.word	0x000003ff
     e74:	20000298 	.word	0x20000298

00000e78 <reset_buffers>:

void reset_buffers()
{
     e78:	b580      	push	{r7, lr}
     e7a:	b082      	sub	sp, #8
     e7c:	af00      	add	r7, sp, #0
	for (uint32_t k=0;k<sizeof(rx_buffer_array);k++)
     e7e:	2300      	movs	r3, #0
     e80:	607b      	str	r3, [r7, #4]
     e82:	e007      	b.n	e94 <reset_buffers+0x1c>
	{
		rx_buffer_array[k] = 0;
     e84:	4a09      	ldr	r2, [pc, #36]	; (eac <reset_buffers+0x34>)
     e86:	687b      	ldr	r3, [r7, #4]
     e88:	18d3      	adds	r3, r2, r3
     e8a:	2200      	movs	r2, #0
     e8c:	701a      	strb	r2, [r3, #0]
	}
}

void reset_buffers()
{
	for (uint32_t k=0;k<sizeof(rx_buffer_array);k++)
     e8e:	687b      	ldr	r3, [r7, #4]
     e90:	3301      	adds	r3, #1
     e92:	607b      	str	r3, [r7, #4]
     e94:	687b      	ldr	r3, [r7, #4]
     e96:	4a06      	ldr	r2, [pc, #24]	; (eb0 <reset_buffers+0x38>)
     e98:	4293      	cmp	r3, r2
     e9a:	d9f3      	bls.n	e84 <reset_buffers+0xc>
	{
		rx_buffer_array[k] = 0;
	}
	buff_count = 0;
     e9c:	4b05      	ldr	r3, [pc, #20]	; (eb4 <reset_buffers+0x3c>)
     e9e:	2200      	movs	r2, #0
     ea0:	601a      	str	r2, [r3, #0]
}
     ea2:	46c0      	nop			; (mov r8, r8)
     ea4:	46bd      	mov	sp, r7
     ea6:	b002      	add	sp, #8
     ea8:	bd80      	pop	{r7, pc}
     eaa:	46c0      	nop			; (mov r8, r8)
     eac:	20000298 	.word	0x20000298
     eb0:	000003ff 	.word	0x000003ff
     eb4:	200001e8 	.word	0x200001e8

00000eb8 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
     eb8:	b580      	push	{r7, lr}
     eba:	af00      	add	r7, sp, #0
	cpu_irq_enable();
     ebc:	4b04      	ldr	r3, [pc, #16]	; (ed0 <system_interrupt_enable_global+0x18>)
     ebe:	2201      	movs	r2, #1
     ec0:	701a      	strb	r2, [r3, #0]
     ec2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     ec6:	b662      	cpsie	i
}
     ec8:	46c0      	nop			; (mov r8, r8)
     eca:	46bd      	mov	sp, r7
     ecc:	bd80      	pop	{r7, pc}
     ece:	46c0      	nop			; (mov r8, r8)
     ed0:	20000161 	.word	0x20000161

00000ed4 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
     ed4:	b580      	push	{r7, lr}
     ed6:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     ed8:	b672      	cpsid	i
     eda:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     ede:	4b03      	ldr	r3, [pc, #12]	; (eec <system_interrupt_disable_global+0x18>)
     ee0:	2200      	movs	r2, #0
     ee2:	701a      	strb	r2, [r3, #0]
}
     ee4:	46c0      	nop			; (mov r8, r8)
     ee6:	46bd      	mov	sp, r7
     ee8:	bd80      	pop	{r7, pc}
     eea:	46c0      	nop			; (mov r8, r8)
     eec:	20000161 	.word	0x20000161

00000ef0 <data_handler>:

char bufbuf[1024];
int buf_count = 0; 

void data_handler(char buffer[])
{
     ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ef2:	b099      	sub	sp, #100	; 0x64
     ef4:	af00      	add	r7, sp, #0
     ef6:	60f8      	str	r0, [r7, #12]
	int buf_s = strlen(buffer);
     ef8:	68fb      	ldr	r3, [r7, #12]
     efa:	0018      	movs	r0, r3
     efc:	4be8      	ldr	r3, [pc, #928]	; (12a0 <data_handler+0x3b0>)
     efe:	4798      	blx	r3
     f00:	0003      	movs	r3, r0
     f02:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (strncmp(buffer,"\r\n\rAdafruit",7) == 0)
     f04:	49e7      	ldr	r1, [pc, #924]	; (12a4 <data_handler+0x3b4>)
     f06:	68fb      	ldr	r3, [r7, #12]
     f08:	2207      	movs	r2, #7
     f0a:	0018      	movs	r0, r3
     f0c:	4be6      	ldr	r3, [pc, #920]	; (12a8 <data_handler+0x3b8>)
     f0e:	4798      	blx	r3
     f10:	1e03      	subs	r3, r0, #0
     f12:	d103      	bne.n	f1c <data_handler+0x2c>
	{
		ble_uart_write("#01\n");
     f14:	4be5      	ldr	r3, [pc, #916]	; (12ac <data_handler+0x3bc>)
     f16:	0018      	movs	r0, r3
     f18:	4be5      	ldr	r3, [pc, #916]	; (12b0 <data_handler+0x3c0>)
     f1a:	4798      	blx	r3
	}
	if (strncmp(buffer,"T00",3) == 0)
     f1c:	49e5      	ldr	r1, [pc, #916]	; (12b4 <data_handler+0x3c4>)
     f1e:	68fb      	ldr	r3, [r7, #12]
     f20:	2203      	movs	r2, #3
     f22:	0018      	movs	r0, r3
     f24:	4be0      	ldr	r3, [pc, #896]	; (12a8 <data_handler+0x3b8>)
     f26:	4798      	blx	r3
     f28:	1e03      	subs	r3, r0, #0
     f2a:	d10c      	bne.n	f46 <data_handler+0x56>
	{
		ble_uart_write("L\n");
     f2c:	4be2      	ldr	r3, [pc, #904]	; (12b8 <data_handler+0x3c8>)
     f2e:	0018      	movs	r0, r3
     f30:	4bdf      	ldr	r3, [pc, #892]	; (12b0 <data_handler+0x3c0>)
     f32:	4798      	blx	r3
		int arg0;
		//ble_uart_write("L\n");
		sscanf(buffer,"T0%d",&arg0);
     f34:	2350      	movs	r3, #80	; 0x50
     f36:	2208      	movs	r2, #8
     f38:	18ba      	adds	r2, r7, r2
     f3a:	18d2      	adds	r2, r2, r3
     f3c:	49df      	ldr	r1, [pc, #892]	; (12bc <data_handler+0x3cc>)
     f3e:	68fb      	ldr	r3, [r7, #12]
     f40:	0018      	movs	r0, r3
     f42:	4bdf      	ldr	r3, [pc, #892]	; (12c0 <data_handler+0x3d0>)
     f44:	4798      	blx	r3
	}
	
	if (strncmp(buffer,test_bob,3) == 0)
     f46:	49df      	ldr	r1, [pc, #892]	; (12c4 <data_handler+0x3d4>)
     f48:	68fb      	ldr	r3, [r7, #12]
     f4a:	2203      	movs	r2, #3
     f4c:	0018      	movs	r0, r3
     f4e:	4bd6      	ldr	r3, [pc, #856]	; (12a8 <data_handler+0x3b8>)
     f50:	4798      	blx	r3
     f52:	1e03      	subs	r3, r0, #0
     f54:	d132      	bne.n	fbc <data_handler+0xcc>
	{
		ble_uart_write("bob was found");
     f56:	4bdc      	ldr	r3, [pc, #880]	; (12c8 <data_handler+0x3d8>)
     f58:	0018      	movs	r0, r3
     f5a:	4bd5      	ldr	r3, [pc, #852]	; (12b0 <data_handler+0x3c0>)
     f5c:	4798      	blx	r3
		
		if (strlen(buffer) > strlen(test_bob))
     f5e:	68fb      	ldr	r3, [r7, #12]
     f60:	0018      	movs	r0, r3
     f62:	4bcf      	ldr	r3, [pc, #828]	; (12a0 <data_handler+0x3b0>)
     f64:	4798      	blx	r3
     f66:	0004      	movs	r4, r0
     f68:	4bd6      	ldr	r3, [pc, #856]	; (12c4 <data_handler+0x3d4>)
     f6a:	0018      	movs	r0, r3
     f6c:	4bcc      	ldr	r3, [pc, #816]	; (12a0 <data_handler+0x3b0>)
     f6e:	4798      	blx	r3
     f70:	0003      	movs	r3, r0
     f72:	429c      	cmp	r4, r3
     f74:	d922      	bls.n	fbc <data_handler+0xcc>
		{
			int arg1;
			sscanf(buffer,"PWM %d",&arg1);
     f76:	234c      	movs	r3, #76	; 0x4c
     f78:	2208      	movs	r2, #8
     f7a:	18ba      	adds	r2, r7, r2
     f7c:	18d2      	adds	r2, r2, r3
     f7e:	49d3      	ldr	r1, [pc, #844]	; (12cc <data_handler+0x3dc>)
     f80:	68fb      	ldr	r3, [r7, #12]
     f82:	0018      	movs	r0, r3
     f84:	4bce      	ldr	r3, [pc, #824]	; (12c0 <data_handler+0x3d0>)
     f86:	4798      	blx	r3
			//arg1 = buffer[4]-'0';
			if (arg1 < 1)
     f88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     f8a:	2b00      	cmp	r3, #0
     f8c:	dc01      	bgt.n	f92 <data_handler+0xa2>
			{
				arg1 = 1;
     f8e:	2301      	movs	r3, #1
     f90:	657b      	str	r3, [r7, #84]	; 0x54
			}
			pwm_bob = arg1;
     f92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     f94:	4bce      	ldr	r3, [pc, #824]	; (12d0 <data_handler+0x3e0>)
     f96:	601a      	str	r2, [r3, #0]
			char string_buffer[32];
			sprintf(string_buffer,": %d",arg1);
     f98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     f9a:	49ce      	ldr	r1, [pc, #824]	; (12d4 <data_handler+0x3e4>)
     f9c:	2308      	movs	r3, #8
     f9e:	2008      	movs	r0, #8
     fa0:	4684      	mov	ip, r0
     fa2:	44bc      	add	ip, r7
     fa4:	4463      	add	r3, ip
     fa6:	0018      	movs	r0, r3
     fa8:	4bcb      	ldr	r3, [pc, #812]	; (12d8 <data_handler+0x3e8>)
     faa:	4798      	blx	r3
			ble_uart_write(string_buffer);
     fac:	2308      	movs	r3, #8
     fae:	2208      	movs	r2, #8
     fb0:	4694      	mov	ip, r2
     fb2:	44bc      	add	ip, r7
     fb4:	4463      	add	r3, ip
     fb6:	0018      	movs	r0, r3
     fb8:	4bbd      	ldr	r3, [pc, #756]	; (12b0 <data_handler+0x3c0>)
     fba:	4798      	blx	r3
		}
	}


	if(strncmp(buffer,FLASH_ALL_ON,4) == 0)
     fbc:	49c7      	ldr	r1, [pc, #796]	; (12dc <data_handler+0x3ec>)
     fbe:	68fb      	ldr	r3, [r7, #12]
     fc0:	2204      	movs	r2, #4
     fc2:	0018      	movs	r0, r3
     fc4:	4bb8      	ldr	r3, [pc, #736]	; (12a8 <data_handler+0x3b8>)
     fc6:	4798      	blx	r3
     fc8:	1e03      	subs	r3, r0, #0
     fca:	d000      	beq.n	fce <data_handler+0xde>
     fcc:	e088      	b.n	10e0 <data_handler+0x1f0>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
     fce:	2301      	movs	r3, #1
     fd0:	2200      	movs	r2, #0
     fd2:	2101      	movs	r1, #1
     fd4:	2000      	movs	r0, #0
     fd6:	4cc2      	ldr	r4, [pc, #776]	; (12e0 <data_handler+0x3f0>)
     fd8:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
     fda:	2301      	movs	r3, #1
     fdc:	2200      	movs	r2, #0
     fde:	2102      	movs	r1, #2
     fe0:	2000      	movs	r0, #0
     fe2:	4cbf      	ldr	r4, [pc, #764]	; (12e0 <data_handler+0x3f0>)
     fe4:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
     fe6:	2301      	movs	r3, #1
     fe8:	2200      	movs	r2, #0
     fea:	2103      	movs	r1, #3
     fec:	2000      	movs	r0, #0
     fee:	4cbc      	ldr	r4, [pc, #752]	; (12e0 <data_handler+0x3f0>)
     ff0:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
     ff2:	2301      	movs	r3, #1
     ff4:	2200      	movs	r2, #0
     ff6:	2104      	movs	r1, #4
     ff8:	2000      	movs	r0, #0
     ffa:	4cb9      	ldr	r4, [pc, #740]	; (12e0 <data_handler+0x3f0>)
     ffc:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,true);
     ffe:	2301      	movs	r3, #1
    1000:	2201      	movs	r2, #1
    1002:	2102      	movs	r1, #2
    1004:	2000      	movs	r0, #0
    1006:	4cb6      	ldr	r4, [pc, #728]	; (12e0 <data_handler+0x3f0>)
    1008:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,true);
    100a:	2301      	movs	r3, #1
    100c:	2201      	movs	r2, #1
    100e:	2101      	movs	r1, #1
    1010:	2000      	movs	r0, #0
    1012:	4cb3      	ldr	r4, [pc, #716]	; (12e0 <data_handler+0x3f0>)
    1014:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,true);
    1016:	2301      	movs	r3, #1
    1018:	2202      	movs	r2, #2
    101a:	2102      	movs	r1, #2
    101c:	2000      	movs	r0, #0
    101e:	4cb0      	ldr	r4, [pc, #704]	; (12e0 <data_handler+0x3f0>)
    1020:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,true);
    1022:	2301      	movs	r3, #1
    1024:	2202      	movs	r2, #2
    1026:	2101      	movs	r1, #1
    1028:	2000      	movs	r0, #0
    102a:	4cad      	ldr	r4, [pc, #692]	; (12e0 <data_handler+0x3f0>)
    102c:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,true);
    102e:	2301      	movs	r3, #1
    1030:	2202      	movs	r2, #2
    1032:	2104      	movs	r1, #4
    1034:	2000      	movs	r0, #0
    1036:	4caa      	ldr	r4, [pc, #680]	; (12e0 <data_handler+0x3f0>)
    1038:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,true);
    103a:	2301      	movs	r3, #1
    103c:	2202      	movs	r2, #2
    103e:	2103      	movs	r1, #3
    1040:	2000      	movs	r0, #0
    1042:	4ca7      	ldr	r4, [pc, #668]	; (12e0 <data_handler+0x3f0>)
    1044:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,true);
    1046:	2301      	movs	r3, #1
    1048:	2201      	movs	r2, #1
    104a:	2103      	movs	r1, #3
    104c:	2000      	movs	r0, #0
    104e:	4ca4      	ldr	r4, [pc, #656]	; (12e0 <data_handler+0x3f0>)
    1050:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,true);
    1052:	2301      	movs	r3, #1
    1054:	2201      	movs	r2, #1
    1056:	2104      	movs	r1, #4
    1058:	2000      	movs	r0, #0
    105a:	4ca1      	ldr	r4, [pc, #644]	; (12e0 <data_handler+0x3f0>)
    105c:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,true);
    105e:	2301      	movs	r3, #1
    1060:	2203      	movs	r2, #3
    1062:	2102      	movs	r1, #2
    1064:	2000      	movs	r0, #0
    1066:	4c9e      	ldr	r4, [pc, #632]	; (12e0 <data_handler+0x3f0>)
    1068:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,true);
    106a:	2301      	movs	r3, #1
    106c:	2203      	movs	r2, #3
    106e:	2101      	movs	r1, #1
    1070:	2000      	movs	r0, #0
    1072:	4c9b      	ldr	r4, [pc, #620]	; (12e0 <data_handler+0x3f0>)
    1074:	47a0      	blx	r4
		
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR, SUB_LEFT_PIN,true);
    1076:	2301      	movs	r3, #1
    1078:	2203      	movs	r2, #3
    107a:	2103      	movs	r1, #3
    107c:	2000      	movs	r0, #0
    107e:	4c98      	ldr	r4, [pc, #608]	; (12e0 <data_handler+0x3f0>)
    1080:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR, SUB_RIGHT_PIN,true);
    1082:	2301      	movs	r3, #1
    1084:	2204      	movs	r2, #4
    1086:	2103      	movs	r1, #3
    1088:	2000      	movs	r0, #0
    108a:	4c95      	ldr	r4, [pc, #596]	; (12e0 <data_handler+0x3f0>)
    108c:	47a0      	blx	r4
		
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,true);
    108e:	2301      	movs	r3, #1
    1090:	2204      	movs	r2, #4
    1092:	2101      	movs	r1, #1
    1094:	2000      	movs	r0, #0
    1096:	4c92      	ldr	r4, [pc, #584]	; (12e0 <data_handler+0x3f0>)
    1098:	47a0      	blx	r4
		
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,true);
    109a:	2301      	movs	r3, #1
    109c:	2203      	movs	r2, #3
    109e:	2105      	movs	r1, #5
    10a0:	2000      	movs	r0, #0
    10a2:	4c8f      	ldr	r4, [pc, #572]	; (12e0 <data_handler+0x3f0>)
    10a4:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,true);
    10a6:	2301      	movs	r3, #1
    10a8:	2202      	movs	r2, #2
    10aa:	2105      	movs	r1, #5
    10ac:	2000      	movs	r0, #0
    10ae:	4c8c      	ldr	r4, [pc, #560]	; (12e0 <data_handler+0x3f0>)
    10b0:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,true);
    10b2:	2301      	movs	r3, #1
    10b4:	2204      	movs	r2, #4
    10b6:	2105      	movs	r1, #5
    10b8:	2000      	movs	r0, #0
    10ba:	4c89      	ldr	r4, [pc, #548]	; (12e0 <data_handler+0x3f0>)
    10bc:	47a0      	blx	r4
		
		flash_all = true;
    10be:	4b89      	ldr	r3, [pc, #548]	; (12e4 <data_handler+0x3f4>)
    10c0:	2201      	movs	r2, #1
    10c2:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    10c4:	68fb      	ldr	r3, [r7, #12]
    10c6:	0018      	movs	r0, r3
    10c8:	4b79      	ldr	r3, [pc, #484]	; (12b0 <data_handler+0x3c0>)
    10ca:	4798      	blx	r3
		ble_uart_write(" - ");
    10cc:	4b86      	ldr	r3, [pc, #536]	; (12e8 <data_handler+0x3f8>)
    10ce:	0018      	movs	r0, r3
    10d0:	4b77      	ldr	r3, [pc, #476]	; (12b0 <data_handler+0x3c0>)
    10d2:	4798      	blx	r3
		ble_uart_write("ACK");
    10d4:	4b85      	ldr	r3, [pc, #532]	; (12ec <data_handler+0x3fc>)
    10d6:	0018      	movs	r0, r3
    10d8:	4b75      	ldr	r3, [pc, #468]	; (12b0 <data_handler+0x3c0>)
    10da:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    10dc:	f000 ffc4 	bl	2068 <STACK_SIZE+0x68>
		flash_all = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASH_ALL_OFF,4) == 0)
    10e0:	4983      	ldr	r1, [pc, #524]	; (12f0 <data_handler+0x400>)
    10e2:	68fb      	ldr	r3, [r7, #12]
    10e4:	2204      	movs	r2, #4
    10e6:	0018      	movs	r0, r3
    10e8:	4b6f      	ldr	r3, [pc, #444]	; (12a8 <data_handler+0x3b8>)
    10ea:	4798      	blx	r3
    10ec:	1e03      	subs	r3, r0, #0
    10ee:	d000      	beq.n	10f2 <data_handler+0x202>
    10f0:	e088      	b.n	1204 <data_handler+0x314>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    10f2:	2300      	movs	r3, #0
    10f4:	2200      	movs	r2, #0
    10f6:	2101      	movs	r1, #1
    10f8:	2000      	movs	r0, #0
    10fa:	4c79      	ldr	r4, [pc, #484]	; (12e0 <data_handler+0x3f0>)
    10fc:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    10fe:	2300      	movs	r3, #0
    1100:	2200      	movs	r2, #0
    1102:	2102      	movs	r1, #2
    1104:	2000      	movs	r0, #0
    1106:	4c76      	ldr	r4, [pc, #472]	; (12e0 <data_handler+0x3f0>)
    1108:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    110a:	2300      	movs	r3, #0
    110c:	2200      	movs	r2, #0
    110e:	2103      	movs	r1, #3
    1110:	2000      	movs	r0, #0
    1112:	4c73      	ldr	r4, [pc, #460]	; (12e0 <data_handler+0x3f0>)
    1114:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    1116:	2300      	movs	r3, #0
    1118:	2200      	movs	r2, #0
    111a:	2104      	movs	r1, #4
    111c:	2000      	movs	r0, #0
    111e:	4c70      	ldr	r4, [pc, #448]	; (12e0 <data_handler+0x3f0>)
    1120:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,false);
    1122:	2300      	movs	r3, #0
    1124:	2201      	movs	r2, #1
    1126:	2102      	movs	r1, #2
    1128:	2000      	movs	r0, #0
    112a:	4c6d      	ldr	r4, [pc, #436]	; (12e0 <data_handler+0x3f0>)
    112c:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,false);
    112e:	2300      	movs	r3, #0
    1130:	2201      	movs	r2, #1
    1132:	2101      	movs	r1, #1
    1134:	2000      	movs	r0, #0
    1136:	4c6a      	ldr	r4, [pc, #424]	; (12e0 <data_handler+0x3f0>)
    1138:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,false);
    113a:	2300      	movs	r3, #0
    113c:	2202      	movs	r2, #2
    113e:	2102      	movs	r1, #2
    1140:	2000      	movs	r0, #0
    1142:	4c67      	ldr	r4, [pc, #412]	; (12e0 <data_handler+0x3f0>)
    1144:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,false);
    1146:	2300      	movs	r3, #0
    1148:	2202      	movs	r2, #2
    114a:	2101      	movs	r1, #1
    114c:	2000      	movs	r0, #0
    114e:	4c64      	ldr	r4, [pc, #400]	; (12e0 <data_handler+0x3f0>)
    1150:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,false);
    1152:	2300      	movs	r3, #0
    1154:	2202      	movs	r2, #2
    1156:	2104      	movs	r1, #4
    1158:	2000      	movs	r0, #0
    115a:	4c61      	ldr	r4, [pc, #388]	; (12e0 <data_handler+0x3f0>)
    115c:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,false);
    115e:	2300      	movs	r3, #0
    1160:	2202      	movs	r2, #2
    1162:	2103      	movs	r1, #3
    1164:	2000      	movs	r0, #0
    1166:	4c5e      	ldr	r4, [pc, #376]	; (12e0 <data_handler+0x3f0>)
    1168:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,false);
    116a:	2300      	movs	r3, #0
    116c:	2201      	movs	r2, #1
    116e:	2103      	movs	r1, #3
    1170:	2000      	movs	r0, #0
    1172:	4c5b      	ldr	r4, [pc, #364]	; (12e0 <data_handler+0x3f0>)
    1174:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,false);
    1176:	2300      	movs	r3, #0
    1178:	2201      	movs	r2, #1
    117a:	2104      	movs	r1, #4
    117c:	2000      	movs	r0, #0
    117e:	4c58      	ldr	r4, [pc, #352]	; (12e0 <data_handler+0x3f0>)
    1180:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,false);
    1182:	2300      	movs	r3, #0
    1184:	2203      	movs	r2, #3
    1186:	2102      	movs	r1, #2
    1188:	2000      	movs	r0, #0
    118a:	4c55      	ldr	r4, [pc, #340]	; (12e0 <data_handler+0x3f0>)
    118c:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,false);
    118e:	2300      	movs	r3, #0
    1190:	2203      	movs	r2, #3
    1192:	2101      	movs	r1, #1
    1194:	2000      	movs	r0, #0
    1196:	4c52      	ldr	r4, [pc, #328]	; (12e0 <data_handler+0x3f0>)
    1198:	47a0      	blx	r4
		
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR,SUB_LEFT_PIN,false);
    119a:	2300      	movs	r3, #0
    119c:	2203      	movs	r2, #3
    119e:	2103      	movs	r1, #3
    11a0:	2000      	movs	r0, #0
    11a2:	4c4f      	ldr	r4, [pc, #316]	; (12e0 <data_handler+0x3f0>)
    11a4:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR,SUB_RIGHT_PIN,false);
    11a6:	2300      	movs	r3, #0
    11a8:	2204      	movs	r2, #4
    11aa:	2103      	movs	r1, #3
    11ac:	2000      	movs	r0, #0
    11ae:	4c4c      	ldr	r4, [pc, #304]	; (12e0 <data_handler+0x3f0>)
    11b0:	47a0      	blx	r4
		
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,false);
    11b2:	2300      	movs	r3, #0
    11b4:	2204      	movs	r2, #4
    11b6:	2101      	movs	r1, #1
    11b8:	2000      	movs	r0, #0
    11ba:	4c49      	ldr	r4, [pc, #292]	; (12e0 <data_handler+0x3f0>)
    11bc:	47a0      	blx	r4
		
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,false);
    11be:	2300      	movs	r3, #0
    11c0:	2203      	movs	r2, #3
    11c2:	2105      	movs	r1, #5
    11c4:	2000      	movs	r0, #0
    11c6:	4c46      	ldr	r4, [pc, #280]	; (12e0 <data_handler+0x3f0>)
    11c8:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,false);
    11ca:	2300      	movs	r3, #0
    11cc:	2202      	movs	r2, #2
    11ce:	2105      	movs	r1, #5
    11d0:	2000      	movs	r0, #0
    11d2:	4c43      	ldr	r4, [pc, #268]	; (12e0 <data_handler+0x3f0>)
    11d4:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,false);
    11d6:	2300      	movs	r3, #0
    11d8:	2204      	movs	r2, #4
    11da:	2105      	movs	r1, #5
    11dc:	2000      	movs	r0, #0
    11de:	4c40      	ldr	r4, [pc, #256]	; (12e0 <data_handler+0x3f0>)
    11e0:	47a0      	blx	r4
		
		flash_all = false;
    11e2:	4b40      	ldr	r3, [pc, #256]	; (12e4 <data_handler+0x3f4>)
    11e4:	2200      	movs	r2, #0
    11e6:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    11e8:	68fb      	ldr	r3, [r7, #12]
    11ea:	0018      	movs	r0, r3
    11ec:	4b30      	ldr	r3, [pc, #192]	; (12b0 <data_handler+0x3c0>)
    11ee:	4798      	blx	r3
		ble_uart_write(" - ");
    11f0:	4b3d      	ldr	r3, [pc, #244]	; (12e8 <data_handler+0x3f8>)
    11f2:	0018      	movs	r0, r3
    11f4:	4b2e      	ldr	r3, [pc, #184]	; (12b0 <data_handler+0x3c0>)
    11f6:	4798      	blx	r3
		ble_uart_write("ACK");
    11f8:	4b3c      	ldr	r3, [pc, #240]	; (12ec <data_handler+0x3fc>)
    11fa:	0018      	movs	r0, r3
    11fc:	4b2c      	ldr	r3, [pc, #176]	; (12b0 <data_handler+0x3c0>)
    11fe:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1200:	f000 ff32 	bl	2068 <STACK_SIZE+0x68>
		flash_all = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BLINK_ALL_ON,5) == 0)
    1204:	493b      	ldr	r1, [pc, #236]	; (12f4 <data_handler+0x404>)
    1206:	68fb      	ldr	r3, [r7, #12]
    1208:	2205      	movs	r2, #5
    120a:	0018      	movs	r0, r3
    120c:	4b26      	ldr	r3, [pc, #152]	; (12a8 <data_handler+0x3b8>)
    120e:	4798      	blx	r3
    1210:	1e03      	subs	r3, r0, #0
    1212:	d10a      	bne.n	122a <data_handler+0x33a>
	{
		blink_left = true;
    1214:	4b38      	ldr	r3, [pc, #224]	; (12f8 <data_handler+0x408>)
    1216:	2201      	movs	r2, #1
    1218:	701a      	strb	r2, [r3, #0]
		blink_right = true;
    121a:	4b38      	ldr	r3, [pc, #224]	; (12fc <data_handler+0x40c>)
    121c:	2201      	movs	r2, #1
    121e:	701a      	strb	r2, [r3, #0]
		blink_all = true;
    1220:	4b37      	ldr	r3, [pc, #220]	; (1300 <data_handler+0x410>)
    1222:	2201      	movs	r2, #1
    1224:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1226:	f000 ff1f 	bl	2068 <STACK_SIZE+0x68>
	{
		blink_left = true;
		blink_right = true;
		blink_all = true;
	}
	else if(strncmp(buffer,BLINK_ALL_OFF,5) == 0)
    122a:	4936      	ldr	r1, [pc, #216]	; (1304 <data_handler+0x414>)
    122c:	68fb      	ldr	r3, [r7, #12]
    122e:	2205      	movs	r2, #5
    1230:	0018      	movs	r0, r3
    1232:	4b1d      	ldr	r3, [pc, #116]	; (12a8 <data_handler+0x3b8>)
    1234:	4798      	blx	r3
    1236:	1e03      	subs	r3, r0, #0
    1238:	d10a      	bne.n	1250 <data_handler+0x360>
	{
		blink_left = false;
    123a:	4b2f      	ldr	r3, [pc, #188]	; (12f8 <data_handler+0x408>)
    123c:	2200      	movs	r2, #0
    123e:	701a      	strb	r2, [r3, #0]
		blink_right = false;
    1240:	4b2e      	ldr	r3, [pc, #184]	; (12fc <data_handler+0x40c>)
    1242:	2200      	movs	r2, #0
    1244:	701a      	strb	r2, [r3, #0]
		blink_all = false;
    1246:	4b2e      	ldr	r3, [pc, #184]	; (1300 <data_handler+0x410>)
    1248:	2200      	movs	r2, #0
    124a:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    124c:	f000 ff0c 	bl	2068 <STACK_SIZE+0x68>
	{
		blink_left = false;
		blink_right = false;
		blink_all = false;
	}
	else if(strncmp(buffer,BLINK_LEFT_ON,5) == 0)
    1250:	492d      	ldr	r1, [pc, #180]	; (1308 <data_handler+0x418>)
    1252:	68fb      	ldr	r3, [r7, #12]
    1254:	2205      	movs	r2, #5
    1256:	0018      	movs	r0, r3
    1258:	4b13      	ldr	r3, [pc, #76]	; (12a8 <data_handler+0x3b8>)
    125a:	4798      	blx	r3
    125c:	1e03      	subs	r3, r0, #0
    125e:	d104      	bne.n	126a <data_handler+0x37a>
	{
		blink_left = true;
    1260:	4b25      	ldr	r3, [pc, #148]	; (12f8 <data_handler+0x408>)
    1262:	2201      	movs	r2, #1
    1264:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1266:	f000 feff 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,BLINK_LEFT_ON,5) == 0)
	{
		blink_left = true;
	}
	else if(strncmp(buffer,BLINK_LEFT_OFF,5) == 0)
    126a:	4928      	ldr	r1, [pc, #160]	; (130c <data_handler+0x41c>)
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	2205      	movs	r2, #5
    1270:	0018      	movs	r0, r3
    1272:	4b0d      	ldr	r3, [pc, #52]	; (12a8 <data_handler+0x3b8>)
    1274:	4798      	blx	r3
    1276:	1e03      	subs	r3, r0, #0
    1278:	d104      	bne.n	1284 <data_handler+0x394>
	{
		blink_left = false;
    127a:	4b1f      	ldr	r3, [pc, #124]	; (12f8 <data_handler+0x408>)
    127c:	2200      	movs	r2, #0
    127e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1280:	f000 fef2 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,BLINK_LEFT_OFF,5) == 0)
	{
		blink_left = false;
	}
	else if(strncmp(buffer,BLINK_RIGHT_ON,5) == 0)
    1284:	4922      	ldr	r1, [pc, #136]	; (1310 <data_handler+0x420>)
    1286:	68fb      	ldr	r3, [r7, #12]
    1288:	2205      	movs	r2, #5
    128a:	0018      	movs	r0, r3
    128c:	4b06      	ldr	r3, [pc, #24]	; (12a8 <data_handler+0x3b8>)
    128e:	4798      	blx	r3
    1290:	1e03      	subs	r3, r0, #0
    1292:	d13f      	bne.n	1314 <data_handler+0x424>
	{
		blink_right = true;
    1294:	4b19      	ldr	r3, [pc, #100]	; (12fc <data_handler+0x40c>)
    1296:	2201      	movs	r2, #1
    1298:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    129a:	f000 fee5 	bl	2068 <STACK_SIZE+0x68>
    129e:	46c0      	nop			; (mov r8, r8)
    12a0:	000058a9 	.word	0x000058a9
    12a4:	00006a74 	.word	0x00006a74
    12a8:	000058b7 	.word	0x000058b7
    12ac:	00006a80 	.word	0x00006a80
    12b0:	00000dbd 	.word	0x00000dbd
    12b4:	00006a88 	.word	0x00006a88
    12b8:	00006a8c 	.word	0x00006a8c
    12bc:	00006a90 	.word	0x00006a90
    12c0:	00005855 	.word	0x00005855
    12c4:	2000000c 	.word	0x2000000c
    12c8:	00006a98 	.word	0x00006a98
    12cc:	00006aa8 	.word	0x00006aa8
    12d0:	20000b4c 	.word	0x20000b4c
    12d4:	00006ab0 	.word	0x00006ab0
    12d8:	00005811 	.word	0x00005811
    12dc:	00006ab8 	.word	0x00006ab8
    12e0:	00002c75 	.word	0x00002c75
    12e4:	200006b2 	.word	0x200006b2
    12e8:	00006ac0 	.word	0x00006ac0
    12ec:	00006ac4 	.word	0x00006ac4
    12f0:	00006ac8 	.word	0x00006ac8
    12f4:	00006ad0 	.word	0x00006ad0
    12f8:	2000027d 	.word	0x2000027d
    12fc:	200006b1 	.word	0x200006b1
    1300:	200006ae 	.word	0x200006ae
    1304:	00006ad8 	.word	0x00006ad8
    1308:	00006ae0 	.word	0x00006ae0
    130c:	00006ae8 	.word	0x00006ae8
    1310:	00006af0 	.word	0x00006af0
	}
	else if(strncmp(buffer,BLINK_RIGHT_ON,5) == 0)
	{
		blink_right = true;
	}
	else if(strncmp(buffer,BLINK_RIGHT_OFF,5) == 0)
    1314:	49c9      	ldr	r1, [pc, #804]	; (163c <data_handler+0x74c>)
    1316:	68fb      	ldr	r3, [r7, #12]
    1318:	2205      	movs	r2, #5
    131a:	0018      	movs	r0, r3
    131c:	4bc8      	ldr	r3, [pc, #800]	; (1640 <data_handler+0x750>)
    131e:	4798      	blx	r3
    1320:	1e03      	subs	r3, r0, #0
    1322:	d104      	bne.n	132e <data_handler+0x43e>
	{
		blink_right = false;
    1324:	4bc7      	ldr	r3, [pc, #796]	; (1644 <data_handler+0x754>)
    1326:	2200      	movs	r2, #0
    1328:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    132a:	f000 fe9d 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,BLINK_RIGHT_OFF,5) == 0)
	{
		blink_right = false;
	}
	else if(strncmp(buffer,HORN_0_ON,6) == 0)
    132e:	49c6      	ldr	r1, [pc, #792]	; (1648 <data_handler+0x758>)
    1330:	68fb      	ldr	r3, [r7, #12]
    1332:	2206      	movs	r2, #6
    1334:	0018      	movs	r0, r3
    1336:	4bc2      	ldr	r3, [pc, #776]	; (1640 <data_handler+0x750>)
    1338:	4798      	blx	r3
    133a:	1e03      	subs	r3, r0, #0
    133c:	d104      	bne.n	1348 <data_handler+0x458>
	{
		horn0 = true;
    133e:	4bc3      	ldr	r3, [pc, #780]	; (164c <data_handler+0x75c>)
    1340:	2201      	movs	r2, #1
    1342:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1344:	f000 fe90 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_0_ON,6) == 0)
	{
		horn0 = true;
	}
	else if(strncmp(buffer,HORN_0_OFF,6) == 0)
    1348:	49c1      	ldr	r1, [pc, #772]	; (1650 <data_handler+0x760>)
    134a:	68fb      	ldr	r3, [r7, #12]
    134c:	2206      	movs	r2, #6
    134e:	0018      	movs	r0, r3
    1350:	4bbb      	ldr	r3, [pc, #748]	; (1640 <data_handler+0x750>)
    1352:	4798      	blx	r3
    1354:	1e03      	subs	r3, r0, #0
    1356:	d104      	bne.n	1362 <data_handler+0x472>
	{
		horn0 = false;
    1358:	4bbc      	ldr	r3, [pc, #752]	; (164c <data_handler+0x75c>)
    135a:	2200      	movs	r2, #0
    135c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    135e:	f000 fe83 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_0_OFF,6) == 0)
	{
		horn0 = false;
	}
	else if(strncmp(buffer,HORN_1_ON,6) == 0)
    1362:	49bc      	ldr	r1, [pc, #752]	; (1654 <data_handler+0x764>)
    1364:	68fb      	ldr	r3, [r7, #12]
    1366:	2206      	movs	r2, #6
    1368:	0018      	movs	r0, r3
    136a:	4bb5      	ldr	r3, [pc, #724]	; (1640 <data_handler+0x750>)
    136c:	4798      	blx	r3
    136e:	1e03      	subs	r3, r0, #0
    1370:	d104      	bne.n	137c <data_handler+0x48c>
	{
		horn1 = true;
    1372:	4bb9      	ldr	r3, [pc, #740]	; (1658 <data_handler+0x768>)
    1374:	2201      	movs	r2, #1
    1376:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1378:	f000 fe76 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_1_ON,6) == 0)
	{
		horn1 = true;
	}
	else if(strncmp(buffer,HORN_1_OFF,6) == 0)
    137c:	49b7      	ldr	r1, [pc, #732]	; (165c <data_handler+0x76c>)
    137e:	68fb      	ldr	r3, [r7, #12]
    1380:	2206      	movs	r2, #6
    1382:	0018      	movs	r0, r3
    1384:	4bae      	ldr	r3, [pc, #696]	; (1640 <data_handler+0x750>)
    1386:	4798      	blx	r3
    1388:	1e03      	subs	r3, r0, #0
    138a:	d104      	bne.n	1396 <data_handler+0x4a6>
	{
		horn1 = false;
    138c:	4bb2      	ldr	r3, [pc, #712]	; (1658 <data_handler+0x768>)
    138e:	2200      	movs	r2, #0
    1390:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1392:	f000 fe69 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_1_OFF,6) == 0)
	{
		horn1 = false;
	}
	else if(strncmp(buffer,HORN_2_ON,6) == 0)
    1396:	49b2      	ldr	r1, [pc, #712]	; (1660 <data_handler+0x770>)
    1398:	68fb      	ldr	r3, [r7, #12]
    139a:	2206      	movs	r2, #6
    139c:	0018      	movs	r0, r3
    139e:	4ba8      	ldr	r3, [pc, #672]	; (1640 <data_handler+0x750>)
    13a0:	4798      	blx	r3
    13a2:	1e03      	subs	r3, r0, #0
    13a4:	d104      	bne.n	13b0 <data_handler+0x4c0>
	{
		horn2 = true;
    13a6:	4baf      	ldr	r3, [pc, #700]	; (1664 <data_handler+0x774>)
    13a8:	2201      	movs	r2, #1
    13aa:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    13ac:	f000 fe5c 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_2_ON,6) == 0)
	{
		horn2 = true;
	}
	else if(strncmp(buffer,HORN_2_OFF,6) == 0)
    13b0:	49ad      	ldr	r1, [pc, #692]	; (1668 <data_handler+0x778>)
    13b2:	68fb      	ldr	r3, [r7, #12]
    13b4:	2206      	movs	r2, #6
    13b6:	0018      	movs	r0, r3
    13b8:	4ba1      	ldr	r3, [pc, #644]	; (1640 <data_handler+0x750>)
    13ba:	4798      	blx	r3
    13bc:	1e03      	subs	r3, r0, #0
    13be:	d104      	bne.n	13ca <data_handler+0x4da>
	{
		horn2 = false;
    13c0:	4ba8      	ldr	r3, [pc, #672]	; (1664 <data_handler+0x774>)
    13c2:	2200      	movs	r2, #0
    13c4:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    13c6:	f000 fe4f 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_2_OFF,6) == 0)
	{
		horn2 = false;
	}
	else if(strncmp(buffer,HORN_3_ON,6) == 0)
    13ca:	49a8      	ldr	r1, [pc, #672]	; (166c <data_handler+0x77c>)
    13cc:	68fb      	ldr	r3, [r7, #12]
    13ce:	2206      	movs	r2, #6
    13d0:	0018      	movs	r0, r3
    13d2:	4b9b      	ldr	r3, [pc, #620]	; (1640 <data_handler+0x750>)
    13d4:	4798      	blx	r3
    13d6:	1e03      	subs	r3, r0, #0
    13d8:	d104      	bne.n	13e4 <data_handler+0x4f4>
	{
		horn3 = true;
    13da:	4ba5      	ldr	r3, [pc, #660]	; (1670 <data_handler+0x780>)
    13dc:	2201      	movs	r2, #1
    13de:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    13e0:	f000 fe42 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_3_ON,6) == 0)
	{
		horn3 = true;
	}
	else if(strncmp(buffer,HORN_3_OFF,6) == 0)
    13e4:	49a3      	ldr	r1, [pc, #652]	; (1674 <data_handler+0x784>)
    13e6:	68fb      	ldr	r3, [r7, #12]
    13e8:	2206      	movs	r2, #6
    13ea:	0018      	movs	r0, r3
    13ec:	4b94      	ldr	r3, [pc, #592]	; (1640 <data_handler+0x750>)
    13ee:	4798      	blx	r3
    13f0:	1e03      	subs	r3, r0, #0
    13f2:	d104      	bne.n	13fe <data_handler+0x50e>
	{
		horn3 = false;
    13f4:	4b9e      	ldr	r3, [pc, #632]	; (1670 <data_handler+0x780>)
    13f6:	2200      	movs	r2, #0
    13f8:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    13fa:	f000 fe35 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,HORN_3_OFF,6) == 0)
	{
		horn3 = false;
	}
	else if(strncmp(buffer,SOUND_0_ON,6) == 0)
    13fe:	499e      	ldr	r1, [pc, #632]	; (1678 <data_handler+0x788>)
    1400:	68fb      	ldr	r3, [r7, #12]
    1402:	2206      	movs	r2, #6
    1404:	0018      	movs	r0, r3
    1406:	4b8e      	ldr	r3, [pc, #568]	; (1640 <data_handler+0x750>)
    1408:	4798      	blx	r3
    140a:	1e03      	subs	r3, r0, #0
    140c:	d104      	bne.n	1418 <data_handler+0x528>
	{
		press_sb_btn_once(SB_PIN_BTN00);
    140e:	200b      	movs	r0, #11
    1410:	4b9a      	ldr	r3, [pc, #616]	; (167c <data_handler+0x78c>)
    1412:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1414:	f000 fe28 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_0_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN00);
	}
	else if(strncmp(buffer,SOUND_0_OFF,6) == 0)
    1418:	4999      	ldr	r1, [pc, #612]	; (1680 <data_handler+0x790>)
    141a:	68fb      	ldr	r3, [r7, #12]
    141c:	2206      	movs	r2, #6
    141e:	0018      	movs	r0, r3
    1420:	4b87      	ldr	r3, [pc, #540]	; (1640 <data_handler+0x750>)
    1422:	4798      	blx	r3
    1424:	1e03      	subs	r3, r0, #0
    1426:	d104      	bne.n	1432 <data_handler+0x542>
	{
		release_sb_btn(SB_PIN_BTN00);
    1428:	200b      	movs	r0, #11
    142a:	4b96      	ldr	r3, [pc, #600]	; (1684 <data_handler+0x794>)
    142c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    142e:	f000 fe1b 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_0_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN00);
	}
	else if(strncmp(buffer,SOUND_1_ON,6) == 0)
    1432:	4995      	ldr	r1, [pc, #596]	; (1688 <data_handler+0x798>)
    1434:	68fb      	ldr	r3, [r7, #12]
    1436:	2206      	movs	r2, #6
    1438:	0018      	movs	r0, r3
    143a:	4b81      	ldr	r3, [pc, #516]	; (1640 <data_handler+0x750>)
    143c:	4798      	blx	r3
    143e:	1e03      	subs	r3, r0, #0
    1440:	d104      	bne.n	144c <data_handler+0x55c>
	{
		press_sb_btn_once(SB_PIN_BTN01);
    1442:	200c      	movs	r0, #12
    1444:	4b8d      	ldr	r3, [pc, #564]	; (167c <data_handler+0x78c>)
    1446:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1448:	f000 fe0e 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_1_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN01);
	}
	else if(strncmp(buffer,SOUND_1_OFF,6) == 0)
    144c:	498f      	ldr	r1, [pc, #572]	; (168c <data_handler+0x79c>)
    144e:	68fb      	ldr	r3, [r7, #12]
    1450:	2206      	movs	r2, #6
    1452:	0018      	movs	r0, r3
    1454:	4b7a      	ldr	r3, [pc, #488]	; (1640 <data_handler+0x750>)
    1456:	4798      	blx	r3
    1458:	1e03      	subs	r3, r0, #0
    145a:	d104      	bne.n	1466 <data_handler+0x576>
	{
		release_sb_btn(SB_PIN_BTN01);
    145c:	200c      	movs	r0, #12
    145e:	4b89      	ldr	r3, [pc, #548]	; (1684 <data_handler+0x794>)
    1460:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1462:	f000 fe01 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_1_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN01);
	}
	else if(strncmp(buffer,SOUND_2_ON,6) == 0)
    1466:	498a      	ldr	r1, [pc, #552]	; (1690 <data_handler+0x7a0>)
    1468:	68fb      	ldr	r3, [r7, #12]
    146a:	2206      	movs	r2, #6
    146c:	0018      	movs	r0, r3
    146e:	4b74      	ldr	r3, [pc, #464]	; (1640 <data_handler+0x750>)
    1470:	4798      	blx	r3
    1472:	1e03      	subs	r3, r0, #0
    1474:	d104      	bne.n	1480 <data_handler+0x590>
	{
		press_sb_btn_once(SB_PIN_BTN02);
    1476:	200d      	movs	r0, #13
    1478:	4b80      	ldr	r3, [pc, #512]	; (167c <data_handler+0x78c>)
    147a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    147c:	f000 fdf4 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_2_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN02);
	}
	else if(strncmp(buffer,SOUND_2_OFF,6) == 0)
    1480:	4984      	ldr	r1, [pc, #528]	; (1694 <data_handler+0x7a4>)
    1482:	68fb      	ldr	r3, [r7, #12]
    1484:	2206      	movs	r2, #6
    1486:	0018      	movs	r0, r3
    1488:	4b6d      	ldr	r3, [pc, #436]	; (1640 <data_handler+0x750>)
    148a:	4798      	blx	r3
    148c:	1e03      	subs	r3, r0, #0
    148e:	d104      	bne.n	149a <data_handler+0x5aa>
	{
		release_sb_btn(SB_PIN_BTN02);
    1490:	200d      	movs	r0, #13
    1492:	4b7c      	ldr	r3, [pc, #496]	; (1684 <data_handler+0x794>)
    1494:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1496:	f000 fde7 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_2_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN02);
	}
	else if(strncmp(buffer,SOUND_3_ON,6) == 0)
    149a:	497f      	ldr	r1, [pc, #508]	; (1698 <data_handler+0x7a8>)
    149c:	68fb      	ldr	r3, [r7, #12]
    149e:	2206      	movs	r2, #6
    14a0:	0018      	movs	r0, r3
    14a2:	4b67      	ldr	r3, [pc, #412]	; (1640 <data_handler+0x750>)
    14a4:	4798      	blx	r3
    14a6:	1e03      	subs	r3, r0, #0
    14a8:	d104      	bne.n	14b4 <data_handler+0x5c4>
	{
		press_sb_btn_once(SB_PIN_BTN03);
    14aa:	200e      	movs	r0, #14
    14ac:	4b73      	ldr	r3, [pc, #460]	; (167c <data_handler+0x78c>)
    14ae:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    14b0:	f000 fdda 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_3_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN03);
	}
	else if(strncmp(buffer,SOUND_3_OFF,6) == 0)
    14b4:	4979      	ldr	r1, [pc, #484]	; (169c <data_handler+0x7ac>)
    14b6:	68fb      	ldr	r3, [r7, #12]
    14b8:	2206      	movs	r2, #6
    14ba:	0018      	movs	r0, r3
    14bc:	4b60      	ldr	r3, [pc, #384]	; (1640 <data_handler+0x750>)
    14be:	4798      	blx	r3
    14c0:	1e03      	subs	r3, r0, #0
    14c2:	d104      	bne.n	14ce <data_handler+0x5de>
	{
		release_sb_btn(SB_PIN_BTN03);
    14c4:	200e      	movs	r0, #14
    14c6:	4b6f      	ldr	r3, [pc, #444]	; (1684 <data_handler+0x794>)
    14c8:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    14ca:	f000 fdcd 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_3_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN03);
	}
	else if(strncmp(buffer,SOUND_4_ON,6) == 0)
    14ce:	4974      	ldr	r1, [pc, #464]	; (16a0 <data_handler+0x7b0>)
    14d0:	68fb      	ldr	r3, [r7, #12]
    14d2:	2206      	movs	r2, #6
    14d4:	0018      	movs	r0, r3
    14d6:	4b5a      	ldr	r3, [pc, #360]	; (1640 <data_handler+0x750>)
    14d8:	4798      	blx	r3
    14da:	1e03      	subs	r3, r0, #0
    14dc:	d104      	bne.n	14e8 <data_handler+0x5f8>
	{
		press_sb_btn_once(SB_PIN_BTN04);
    14de:	200f      	movs	r0, #15
    14e0:	4b66      	ldr	r3, [pc, #408]	; (167c <data_handler+0x78c>)
    14e2:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    14e4:	f000 fdc0 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_4_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN04);
	}
	else if(strncmp(buffer,SOUND_4_OFF,6) == 0)
    14e8:	496e      	ldr	r1, [pc, #440]	; (16a4 <data_handler+0x7b4>)
    14ea:	68fb      	ldr	r3, [r7, #12]
    14ec:	2206      	movs	r2, #6
    14ee:	0018      	movs	r0, r3
    14f0:	4b53      	ldr	r3, [pc, #332]	; (1640 <data_handler+0x750>)
    14f2:	4798      	blx	r3
    14f4:	1e03      	subs	r3, r0, #0
    14f6:	d104      	bne.n	1502 <data_handler+0x612>
	{
		release_sb_btn(SB_PIN_BTN04);
    14f8:	200f      	movs	r0, #15
    14fa:	4b62      	ldr	r3, [pc, #392]	; (1684 <data_handler+0x794>)
    14fc:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    14fe:	f000 fdb3 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_4_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN04);
	}
	else if(strncmp(buffer,SOUND_5_ON,6) == 0)
    1502:	4969      	ldr	r1, [pc, #420]	; (16a8 <data_handler+0x7b8>)
    1504:	68fb      	ldr	r3, [r7, #12]
    1506:	2206      	movs	r2, #6
    1508:	0018      	movs	r0, r3
    150a:	4b4d      	ldr	r3, [pc, #308]	; (1640 <data_handler+0x750>)
    150c:	4798      	blx	r3
    150e:	1e03      	subs	r3, r0, #0
    1510:	d104      	bne.n	151c <data_handler+0x62c>
	{
		press_sb_btn_once(SB_PIN_BTN05);
    1512:	2010      	movs	r0, #16
    1514:	4b59      	ldr	r3, [pc, #356]	; (167c <data_handler+0x78c>)
    1516:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1518:	f000 fda6 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_5_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN05);
	}
	else if(strncmp(buffer,SOUND_5_OFF,6) == 0)
    151c:	4963      	ldr	r1, [pc, #396]	; (16ac <data_handler+0x7bc>)
    151e:	68fb      	ldr	r3, [r7, #12]
    1520:	2206      	movs	r2, #6
    1522:	0018      	movs	r0, r3
    1524:	4b46      	ldr	r3, [pc, #280]	; (1640 <data_handler+0x750>)
    1526:	4798      	blx	r3
    1528:	1e03      	subs	r3, r0, #0
    152a:	d104      	bne.n	1536 <data_handler+0x646>
	{
		release_sb_btn(SB_PIN_BTN05);
    152c:	2010      	movs	r0, #16
    152e:	4b55      	ldr	r3, [pc, #340]	; (1684 <data_handler+0x794>)
    1530:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1532:	f000 fd99 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_5_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN05);
	}
	else if(strncmp(buffer,SOUND_6_ON,6) == 0)
    1536:	495e      	ldr	r1, [pc, #376]	; (16b0 <data_handler+0x7c0>)
    1538:	68fb      	ldr	r3, [r7, #12]
    153a:	2206      	movs	r2, #6
    153c:	0018      	movs	r0, r3
    153e:	4b40      	ldr	r3, [pc, #256]	; (1640 <data_handler+0x750>)
    1540:	4798      	blx	r3
    1542:	1e03      	subs	r3, r0, #0
    1544:	d104      	bne.n	1550 <data_handler+0x660>
	{
		press_sb_btn_once(SB_PIN_BTN06);
    1546:	2011      	movs	r0, #17
    1548:	4b4c      	ldr	r3, [pc, #304]	; (167c <data_handler+0x78c>)
    154a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    154c:	f000 fd8c 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_6_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN06);
	}
	else if(strncmp(buffer,SOUND_6_OFF,6) == 0)
    1550:	4958      	ldr	r1, [pc, #352]	; (16b4 <data_handler+0x7c4>)
    1552:	68fb      	ldr	r3, [r7, #12]
    1554:	2206      	movs	r2, #6
    1556:	0018      	movs	r0, r3
    1558:	4b39      	ldr	r3, [pc, #228]	; (1640 <data_handler+0x750>)
    155a:	4798      	blx	r3
    155c:	1e03      	subs	r3, r0, #0
    155e:	d104      	bne.n	156a <data_handler+0x67a>
	{
		release_sb_btn(SB_PIN_BTN06);
    1560:	2011      	movs	r0, #17
    1562:	4b48      	ldr	r3, [pc, #288]	; (1684 <data_handler+0x794>)
    1564:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1566:	f000 fd7f 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_6_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN06);
	}
	else if(strncmp(buffer,SOUND_7_ON,6) == 0)
    156a:	4953      	ldr	r1, [pc, #332]	; (16b8 <data_handler+0x7c8>)
    156c:	68fb      	ldr	r3, [r7, #12]
    156e:	2206      	movs	r2, #6
    1570:	0018      	movs	r0, r3
    1572:	4b33      	ldr	r3, [pc, #204]	; (1640 <data_handler+0x750>)
    1574:	4798      	blx	r3
    1576:	1e03      	subs	r3, r0, #0
    1578:	d104      	bne.n	1584 <data_handler+0x694>
	{
		press_sb_btn_once(SB_PIN_BTN07);
    157a:	2012      	movs	r0, #18
    157c:	4b3f      	ldr	r3, [pc, #252]	; (167c <data_handler+0x78c>)
    157e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1580:	f000 fd72 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_7_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN07);
	}
	else if(strncmp(buffer,SOUND_7_OFF,6) == 0)
    1584:	494d      	ldr	r1, [pc, #308]	; (16bc <data_handler+0x7cc>)
    1586:	68fb      	ldr	r3, [r7, #12]
    1588:	2206      	movs	r2, #6
    158a:	0018      	movs	r0, r3
    158c:	4b2c      	ldr	r3, [pc, #176]	; (1640 <data_handler+0x750>)
    158e:	4798      	blx	r3
    1590:	1e03      	subs	r3, r0, #0
    1592:	d104      	bne.n	159e <data_handler+0x6ae>
	{
		release_sb_btn(SB_PIN_BTN07);
    1594:	2012      	movs	r0, #18
    1596:	4b3b      	ldr	r3, [pc, #236]	; (1684 <data_handler+0x794>)
    1598:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    159a:	f000 fd65 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_7_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN07);
	}
	else if(strncmp(buffer,SOUND_8_ON,6) == 0)
    159e:	4948      	ldr	r1, [pc, #288]	; (16c0 <data_handler+0x7d0>)
    15a0:	68fb      	ldr	r3, [r7, #12]
    15a2:	2206      	movs	r2, #6
    15a4:	0018      	movs	r0, r3
    15a6:	4b26      	ldr	r3, [pc, #152]	; (1640 <data_handler+0x750>)
    15a8:	4798      	blx	r3
    15aa:	1e03      	subs	r3, r0, #0
    15ac:	d104      	bne.n	15b8 <data_handler+0x6c8>
	{
		press_sb_btn_once(SB_PIN_BTN08);
    15ae:	2013      	movs	r0, #19
    15b0:	4b32      	ldr	r3, [pc, #200]	; (167c <data_handler+0x78c>)
    15b2:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    15b4:	f000 fd58 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_8_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN08);
	}
	else if(strncmp(buffer,SOUND_8_OFF,6) == 0)
    15b8:	4942      	ldr	r1, [pc, #264]	; (16c4 <data_handler+0x7d4>)
    15ba:	68fb      	ldr	r3, [r7, #12]
    15bc:	2206      	movs	r2, #6
    15be:	0018      	movs	r0, r3
    15c0:	4b1f      	ldr	r3, [pc, #124]	; (1640 <data_handler+0x750>)
    15c2:	4798      	blx	r3
    15c4:	1e03      	subs	r3, r0, #0
    15c6:	d104      	bne.n	15d2 <data_handler+0x6e2>
	{
		release_sb_btn(SB_PIN_BTN08);
    15c8:	2013      	movs	r0, #19
    15ca:	4b2e      	ldr	r3, [pc, #184]	; (1684 <data_handler+0x794>)
    15cc:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    15ce:	f000 fd4b 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_8_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN08);
	}
	else if(strncmp(buffer,SOUND_9_ON,6) == 0)
    15d2:	493d      	ldr	r1, [pc, #244]	; (16c8 <data_handler+0x7d8>)
    15d4:	68fb      	ldr	r3, [r7, #12]
    15d6:	2206      	movs	r2, #6
    15d8:	0018      	movs	r0, r3
    15da:	4b19      	ldr	r3, [pc, #100]	; (1640 <data_handler+0x750>)
    15dc:	4798      	blx	r3
    15de:	1e03      	subs	r3, r0, #0
    15e0:	d104      	bne.n	15ec <data_handler+0x6fc>
	{
		press_sb_btn_once(SB_PIN_BTN09);
    15e2:	2014      	movs	r0, #20
    15e4:	4b25      	ldr	r3, [pc, #148]	; (167c <data_handler+0x78c>)
    15e6:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    15e8:	f000 fd3e 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_9_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN09);
	}
	else if(strncmp(buffer,SOUND_9_OFF,6) == 0)
    15ec:	4937      	ldr	r1, [pc, #220]	; (16cc <data_handler+0x7dc>)
    15ee:	68fb      	ldr	r3, [r7, #12]
    15f0:	2206      	movs	r2, #6
    15f2:	0018      	movs	r0, r3
    15f4:	4b12      	ldr	r3, [pc, #72]	; (1640 <data_handler+0x750>)
    15f6:	4798      	blx	r3
    15f8:	1e03      	subs	r3, r0, #0
    15fa:	d104      	bne.n	1606 <data_handler+0x716>
	{
		release_sb_btn(SB_PIN_BTN09);
    15fc:	2014      	movs	r0, #20
    15fe:	4b21      	ldr	r3, [pc, #132]	; (1684 <data_handler+0x794>)
    1600:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1602:	f000 fd31 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_9_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN09);
	}
	else if(strncmp(buffer,SOUND_10_ON,6) == 0)
    1606:	4932      	ldr	r1, [pc, #200]	; (16d0 <data_handler+0x7e0>)
    1608:	68fb      	ldr	r3, [r7, #12]
    160a:	2206      	movs	r2, #6
    160c:	0018      	movs	r0, r3
    160e:	4b0c      	ldr	r3, [pc, #48]	; (1640 <data_handler+0x750>)
    1610:	4798      	blx	r3
    1612:	1e03      	subs	r3, r0, #0
    1614:	d104      	bne.n	1620 <data_handler+0x730>
	{
		press_sb_btn_once(SB_PIN_BTN10);
    1616:	2015      	movs	r0, #21
    1618:	4b18      	ldr	r3, [pc, #96]	; (167c <data_handler+0x78c>)
    161a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    161c:	f000 fd24 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,SOUND_10_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN10);
	}
	else if(strncmp(buffer,SOUND_10_OFF,6) == 0)
    1620:	492c      	ldr	r1, [pc, #176]	; (16d4 <data_handler+0x7e4>)
    1622:	68fb      	ldr	r3, [r7, #12]
    1624:	2206      	movs	r2, #6
    1626:	0018      	movs	r0, r3
    1628:	4b05      	ldr	r3, [pc, #20]	; (1640 <data_handler+0x750>)
    162a:	4798      	blx	r3
    162c:	1e03      	subs	r3, r0, #0
    162e:	d153      	bne.n	16d8 <data_handler+0x7e8>
	{
		release_sb_btn(SB_PIN_BTN10);
    1630:	2015      	movs	r0, #21
    1632:	4b14      	ldr	r3, [pc, #80]	; (1684 <data_handler+0x794>)
    1634:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1636:	f000 fd17 	bl	2068 <STACK_SIZE+0x68>
    163a:	46c0      	nop			; (mov r8, r8)
    163c:	00006af8 	.word	0x00006af8
    1640:	000058b7 	.word	0x000058b7
    1644:	200006b1 	.word	0x200006b1
    1648:	00006b00 	.word	0x00006b00
    164c:	200006b4 	.word	0x200006b4
    1650:	00006b08 	.word	0x00006b08
    1654:	00006b10 	.word	0x00006b10
    1658:	2000027e 	.word	0x2000027e
    165c:	00006b18 	.word	0x00006b18
    1660:	00006b20 	.word	0x00006b20
    1664:	20000699 	.word	0x20000699
    1668:	00006b28 	.word	0x00006b28
    166c:	00006b30 	.word	0x00006b30
    1670:	200006bc 	.word	0x200006bc
    1674:	00006b38 	.word	0x00006b38
    1678:	00006b40 	.word	0x00006b40
    167c:	00003a6d 	.word	0x00003a6d
    1680:	00006b48 	.word	0x00006b48
    1684:	00003af5 	.word	0x00003af5
    1688:	00006b50 	.word	0x00006b50
    168c:	00006b58 	.word	0x00006b58
    1690:	00006b60 	.word	0x00006b60
    1694:	00006b68 	.word	0x00006b68
    1698:	00006b70 	.word	0x00006b70
    169c:	00006b78 	.word	0x00006b78
    16a0:	00006b80 	.word	0x00006b80
    16a4:	00006b88 	.word	0x00006b88
    16a8:	00006b90 	.word	0x00006b90
    16ac:	00006b98 	.word	0x00006b98
    16b0:	00006ba0 	.word	0x00006ba0
    16b4:	00006ba8 	.word	0x00006ba8
    16b8:	00006bb0 	.word	0x00006bb0
    16bc:	00006bb8 	.word	0x00006bb8
    16c0:	00006bc0 	.word	0x00006bc0
    16c4:	00006bc8 	.word	0x00006bc8
    16c8:	00006bd0 	.word	0x00006bd0
    16cc:	00006bd8 	.word	0x00006bd8
    16d0:	00006be0 	.word	0x00006be0
    16d4:	00006be8 	.word	0x00006be8
	}
	else if(strncmp(buffer,SOUND_10_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN10);
	}
	else if (strncmp(buffer,SOUND_RESET,sizeof(SOUND_RESET)-1) == 0)
    16d8:	49e5      	ldr	r1, [pc, #916]	; (1a70 <data_handler+0xb80>)
    16da:	68fb      	ldr	r3, [r7, #12]
    16dc:	2208      	movs	r2, #8
    16de:	0018      	movs	r0, r3
    16e0:	4be4      	ldr	r3, [pc, #912]	; (1a74 <data_handler+0xb84>)
    16e2:	4798      	blx	r3
    16e4:	1e03      	subs	r3, r0, #0
    16e6:	d107      	bne.n	16f8 <data_handler+0x808>
	{
		ble_uart_write("SB: RESETTING");
    16e8:	4be3      	ldr	r3, [pc, #908]	; (1a78 <data_handler+0xb88>)
    16ea:	0018      	movs	r0, r3
    16ec:	4be3      	ldr	r3, [pc, #908]	; (1a7c <data_handler+0xb8c>)
    16ee:	4798      	blx	r3
		sounds_reset();
    16f0:	4be3      	ldr	r3, [pc, #908]	; (1a80 <data_handler+0xb90>)
    16f2:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    16f4:	f000 fcb8 	bl	2068 <STACK_SIZE+0x68>
	else if (strncmp(buffer,SOUND_RESET,sizeof(SOUND_RESET)-1) == 0)
	{
		ble_uart_write("SB: RESETTING");
		sounds_reset();
	}
	else if(strncmp(buffer,PARTY_ON,5) == 0)
    16f8:	49e2      	ldr	r1, [pc, #904]	; (1a84 <data_handler+0xb94>)
    16fa:	68fb      	ldr	r3, [r7, #12]
    16fc:	2205      	movs	r2, #5
    16fe:	0018      	movs	r0, r3
    1700:	4bdc      	ldr	r3, [pc, #880]	; (1a74 <data_handler+0xb84>)
    1702:	4798      	blx	r3
    1704:	1e03      	subs	r3, r0, #0
    1706:	d104      	bne.n	1712 <data_handler+0x822>
	{
		party = true;
    1708:	4bdf      	ldr	r3, [pc, #892]	; (1a88 <data_handler+0xb98>)
    170a:	2201      	movs	r2, #1
    170c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    170e:	f000 fcab 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,PARTY_ON,5) == 0)
	{
		party = true;
	}
	else if(strncmp(buffer,PARTY_OFF,5) == 0)
    1712:	49de      	ldr	r1, [pc, #888]	; (1a8c <data_handler+0xb9c>)
    1714:	68fb      	ldr	r3, [r7, #12]
    1716:	2205      	movs	r2, #5
    1718:	0018      	movs	r0, r3
    171a:	4bd6      	ldr	r3, [pc, #856]	; (1a74 <data_handler+0xb84>)
    171c:	4798      	blx	r3
    171e:	1e03      	subs	r3, r0, #0
    1720:	d106      	bne.n	1730 <data_handler+0x840>
	{
		party = false;
    1722:	4bd9      	ldr	r3, [pc, #868]	; (1a88 <data_handler+0xb98>)
    1724:	2200      	movs	r2, #0
    1726:	701a      	strb	r2, [r3, #0]
		reset_all_lights();
    1728:	4bd9      	ldr	r3, [pc, #868]	; (1a90 <data_handler+0xba0>)
    172a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    172c:	f000 fc9c 	bl	2068 <STACK_SIZE+0x68>
	else if(strncmp(buffer,PARTY_OFF,5) == 0)
	{
		party = false;
		reset_all_lights();
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
    1730:	49d8      	ldr	r1, [pc, #864]	; (1a94 <data_handler+0xba4>)
    1732:	68fb      	ldr	r3, [r7, #12]
    1734:	2205      	movs	r2, #5
    1736:	0018      	movs	r0, r3
    1738:	4bce      	ldr	r3, [pc, #824]	; (1a74 <data_handler+0xb84>)
    173a:	4798      	blx	r3
    173c:	1e03      	subs	r3, r0, #0
    173e:	d104      	bne.n	174a <data_handler+0x85a>
	{
		water = true;
    1740:	4bd5      	ldr	r3, [pc, #852]	; (1a98 <data_handler+0xba8>)
    1742:	2201      	movs	r2, #1
    1744:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1746:	f000 fc8f 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
	{
		water = true;
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
    174a:	49d2      	ldr	r1, [pc, #840]	; (1a94 <data_handler+0xba4>)
    174c:	68fb      	ldr	r3, [r7, #12]
    174e:	2205      	movs	r2, #5
    1750:	0018      	movs	r0, r3
    1752:	4bc8      	ldr	r3, [pc, #800]	; (1a74 <data_handler+0xb84>)
    1754:	4798      	blx	r3
    1756:	1e03      	subs	r3, r0, #0
    1758:	d104      	bne.n	1764 <data_handler+0x874>
	{
		water = false;
    175a:	4bcf      	ldr	r3, [pc, #828]	; (1a98 <data_handler+0xba8>)
    175c:	2200      	movs	r2, #0
    175e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1760:	f000 fc82 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
	{
		water = false;
	}
	else if(strncmp(buffer,START_ON,5) == 0)
    1764:	49cd      	ldr	r1, [pc, #820]	; (1a9c <data_handler+0xbac>)
    1766:	68fb      	ldr	r3, [r7, #12]
    1768:	2205      	movs	r2, #5
    176a:	0018      	movs	r0, r3
    176c:	4bc1      	ldr	r3, [pc, #772]	; (1a74 <data_handler+0xb84>)
    176e:	4798      	blx	r3
    1770:	1e03      	subs	r3, r0, #0
    1772:	d104      	bne.n	177e <data_handler+0x88e>
	{
		start = true;
    1774:	4bca      	ldr	r3, [pc, #808]	; (1aa0 <data_handler+0xbb0>)
    1776:	2201      	movs	r2, #1
    1778:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    177a:	f000 fc75 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,START_ON,5) == 0)
	{
		start = true;
	}
	else if(strncmp(buffer,START_OFF,5) == 0)
    177e:	49c9      	ldr	r1, [pc, #804]	; (1aa4 <data_handler+0xbb4>)
    1780:	68fb      	ldr	r3, [r7, #12]
    1782:	2205      	movs	r2, #5
    1784:	0018      	movs	r0, r3
    1786:	4bbb      	ldr	r3, [pc, #748]	; (1a74 <data_handler+0xb84>)
    1788:	4798      	blx	r3
    178a:	1e03      	subs	r3, r0, #0
    178c:	d104      	bne.n	1798 <data_handler+0x8a8>
	{
		start = false;
    178e:	4bc4      	ldr	r3, [pc, #784]	; (1aa0 <data_handler+0xbb0>)
    1790:	2200      	movs	r2, #0
    1792:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1794:	f000 fc68 	bl	2068 <STACK_SIZE+0x68>
	}
	else if(strncmp(buffer,START_OFF,5) == 0)
	{
		start = false;
	}
	else if(strncmp(buffer,LED_BAR_ON,5) == 0)
    1798:	49c3      	ldr	r1, [pc, #780]	; (1aa8 <data_handler+0xbb8>)
    179a:	68fb      	ldr	r3, [r7, #12]
    179c:	2205      	movs	r2, #5
    179e:	0018      	movs	r0, r3
    17a0:	4bb4      	ldr	r3, [pc, #720]	; (1a74 <data_handler+0xb84>)
    17a2:	4798      	blx	r3
    17a4:	1e03      	subs	r3, r0, #0
    17a6:	d122      	bne.n	17ee <data_handler+0x8fe>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,true);
    17a8:	2301      	movs	r3, #1
    17aa:	2202      	movs	r2, #2
    17ac:	2101      	movs	r1, #1
    17ae:	2000      	movs	r0, #0
    17b0:	4cbe      	ldr	r4, [pc, #760]	; (1aac <data_handler+0xbbc>)
    17b2:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,true);
    17b4:	2301      	movs	r3, #1
    17b6:	2202      	movs	r2, #2
    17b8:	2102      	movs	r1, #2
    17ba:	2000      	movs	r0, #0
    17bc:	4cbb      	ldr	r4, [pc, #748]	; (1aac <data_handler+0xbbc>)
    17be:	47a0      	blx	r4
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,true);
    17c0:	2301      	movs	r3, #1
    17c2:	2204      	movs	r2, #4
    17c4:	2101      	movs	r1, #1
    17c6:	2000      	movs	r0, #0
    17c8:	4cb8      	ldr	r4, [pc, #736]	; (1aac <data_handler+0xbbc>)
    17ca:	47a0      	blx	r4
		led_bar = true;
    17cc:	4bb8      	ldr	r3, [pc, #736]	; (1ab0 <data_handler+0xbc0>)
    17ce:	2201      	movs	r2, #1
    17d0:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    17d2:	68fb      	ldr	r3, [r7, #12]
    17d4:	0018      	movs	r0, r3
    17d6:	4ba9      	ldr	r3, [pc, #676]	; (1a7c <data_handler+0xb8c>)
    17d8:	4798      	blx	r3
		ble_uart_write(" - ");
    17da:	4bb6      	ldr	r3, [pc, #728]	; (1ab4 <data_handler+0xbc4>)
    17dc:	0018      	movs	r0, r3
    17de:	4ba7      	ldr	r3, [pc, #668]	; (1a7c <data_handler+0xb8c>)
    17e0:	4798      	blx	r3
		ble_uart_write("ACK");
    17e2:	4bb5      	ldr	r3, [pc, #724]	; (1ab8 <data_handler+0xbc8>)
    17e4:	0018      	movs	r0, r3
    17e6:	4ba5      	ldr	r3, [pc, #660]	; (1a7c <data_handler+0xb8c>)
    17e8:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    17ea:	f000 fc3d 	bl	2068 <STACK_SIZE+0x68>
		led_bar = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,LED_BAR_OFF,5) == 0)
    17ee:	49b3      	ldr	r1, [pc, #716]	; (1abc <data_handler+0xbcc>)
    17f0:	68fb      	ldr	r3, [r7, #12]
    17f2:	2205      	movs	r2, #5
    17f4:	0018      	movs	r0, r3
    17f6:	4b9f      	ldr	r3, [pc, #636]	; (1a74 <data_handler+0xb84>)
    17f8:	4798      	blx	r3
    17fa:	1e03      	subs	r3, r0, #0
    17fc:	d122      	bne.n	1844 <data_handler+0x954>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,false);
    17fe:	2300      	movs	r3, #0
    1800:	2202      	movs	r2, #2
    1802:	2101      	movs	r1, #1
    1804:	2000      	movs	r0, #0
    1806:	4ca9      	ldr	r4, [pc, #676]	; (1aac <data_handler+0xbbc>)
    1808:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,false);
    180a:	2300      	movs	r3, #0
    180c:	2202      	movs	r2, #2
    180e:	2102      	movs	r1, #2
    1810:	2000      	movs	r0, #0
    1812:	4ca6      	ldr	r4, [pc, #664]	; (1aac <data_handler+0xbbc>)
    1814:	47a0      	blx	r4
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,false);
    1816:	2300      	movs	r3, #0
    1818:	2204      	movs	r2, #4
    181a:	2101      	movs	r1, #1
    181c:	2000      	movs	r0, #0
    181e:	4ca3      	ldr	r4, [pc, #652]	; (1aac <data_handler+0xbbc>)
    1820:	47a0      	blx	r4
		led_bar = false;
    1822:	4ba3      	ldr	r3, [pc, #652]	; (1ab0 <data_handler+0xbc0>)
    1824:	2200      	movs	r2, #0
    1826:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1828:	68fb      	ldr	r3, [r7, #12]
    182a:	0018      	movs	r0, r3
    182c:	4b93      	ldr	r3, [pc, #588]	; (1a7c <data_handler+0xb8c>)
    182e:	4798      	blx	r3
		ble_uart_write(" - ");
    1830:	4ba0      	ldr	r3, [pc, #640]	; (1ab4 <data_handler+0xbc4>)
    1832:	0018      	movs	r0, r3
    1834:	4b91      	ldr	r3, [pc, #580]	; (1a7c <data_handler+0xb8c>)
    1836:	4798      	blx	r3
		ble_uart_write("ACK");
    1838:	4b9f      	ldr	r3, [pc, #636]	; (1ab8 <data_handler+0xbc8>)
    183a:	0018      	movs	r0, r3
    183c:	4b8f      	ldr	r3, [pc, #572]	; (1a7c <data_handler+0xb8c>)
    183e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1840:	f000 fc12 	bl	2068 <STACK_SIZE+0x68>
		led_bar = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,HDL_ON,5) == 0)
    1844:	499e      	ldr	r1, [pc, #632]	; (1ac0 <data_handler+0xbd0>)
    1846:	68fb      	ldr	r3, [r7, #12]
    1848:	2205      	movs	r2, #5
    184a:	0018      	movs	r0, r3
    184c:	4b89      	ldr	r3, [pc, #548]	; (1a74 <data_handler+0xb84>)
    184e:	4798      	blx	r3
    1850:	1e03      	subs	r3, r0, #0
    1852:	d137      	bne.n	18c4 <data_handler+0x9d4>
	{
		system_interrupt_disable_global();
    1854:	4b9b      	ldr	r3, [pc, #620]	; (1ac4 <data_handler+0xbd4>)
    1856:	4798      	blx	r3
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,true);
    1858:	2301      	movs	r3, #1
    185a:	2201      	movs	r2, #1
    185c:	2102      	movs	r1, #2
    185e:	2000      	movs	r0, #0
    1860:	4c92      	ldr	r4, [pc, #584]	; (1aac <data_handler+0xbbc>)
    1862:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,true);
    1864:	2301      	movs	r3, #1
    1866:	2201      	movs	r2, #1
    1868:	2101      	movs	r1, #1
    186a:	2000      	movs	r0, #0
    186c:	4c8f      	ldr	r4, [pc, #572]	; (1aac <data_handler+0xbbc>)
    186e:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
    1870:	2301      	movs	r3, #1
    1872:	2200      	movs	r2, #0
    1874:	2101      	movs	r1, #1
    1876:	2000      	movs	r0, #0
    1878:	4c8c      	ldr	r4, [pc, #560]	; (1aac <data_handler+0xbbc>)
    187a:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
    187c:	2301      	movs	r3, #1
    187e:	2200      	movs	r2, #0
    1880:	2102      	movs	r1, #2
    1882:	2000      	movs	r0, #0
    1884:	4c89      	ldr	r4, [pc, #548]	; (1aac <data_handler+0xbbc>)
    1886:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
    1888:	2301      	movs	r3, #1
    188a:	2200      	movs	r2, #0
    188c:	2103      	movs	r1, #3
    188e:	2000      	movs	r0, #0
    1890:	4c86      	ldr	r4, [pc, #536]	; (1aac <data_handler+0xbbc>)
    1892:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
    1894:	2301      	movs	r3, #1
    1896:	2200      	movs	r2, #0
    1898:	2104      	movs	r1, #4
    189a:	2000      	movs	r0, #0
    189c:	4c83      	ldr	r4, [pc, #524]	; (1aac <data_handler+0xbbc>)
    189e:	47a0      	blx	r4
		mcp23017_reset();
    18a0:	4b89      	ldr	r3, [pc, #548]	; (1ac8 <data_handler+0xbd8>)
    18a2:	4798      	blx	r3
		system_interrupt_enable_global();
    18a4:	4b89      	ldr	r3, [pc, #548]	; (1acc <data_handler+0xbdc>)
    18a6:	4798      	blx	r3
		ble_uart_write(buffer);
    18a8:	68fb      	ldr	r3, [r7, #12]
    18aa:	0018      	movs	r0, r3
    18ac:	4b73      	ldr	r3, [pc, #460]	; (1a7c <data_handler+0xb8c>)
    18ae:	4798      	blx	r3
		ble_uart_write(" - ");
    18b0:	4b80      	ldr	r3, [pc, #512]	; (1ab4 <data_handler+0xbc4>)
    18b2:	0018      	movs	r0, r3
    18b4:	4b71      	ldr	r3, [pc, #452]	; (1a7c <data_handler+0xb8c>)
    18b6:	4798      	blx	r3
		ble_uart_write("ACK");
    18b8:	4b7f      	ldr	r3, [pc, #508]	; (1ab8 <data_handler+0xbc8>)
    18ba:	0018      	movs	r0, r3
    18bc:	4b6f      	ldr	r3, [pc, #444]	; (1a7c <data_handler+0xb8c>)
    18be:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    18c0:	f000 fbd2 	bl	2068 <STACK_SIZE+0x68>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,HDL_OFF,5) == 0)
    18c4:	4982      	ldr	r1, [pc, #520]	; (1ad0 <data_handler+0xbe0>)
    18c6:	68fb      	ldr	r3, [r7, #12]
    18c8:	2205      	movs	r2, #5
    18ca:	0018      	movs	r0, r3
    18cc:	4b69      	ldr	r3, [pc, #420]	; (1a74 <data_handler+0xb84>)
    18ce:	4798      	blx	r3
    18d0:	1e03      	subs	r3, r0, #0
    18d2:	d136      	bne.n	1942 <data_handler+0xa52>
	{
		system_interrupt_disable_global();
    18d4:	4b7b      	ldr	r3, [pc, #492]	; (1ac4 <data_handler+0xbd4>)
    18d6:	4798      	blx	r3
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,false);
    18d8:	2300      	movs	r3, #0
    18da:	2201      	movs	r2, #1
    18dc:	2102      	movs	r1, #2
    18de:	2000      	movs	r0, #0
    18e0:	4c72      	ldr	r4, [pc, #456]	; (1aac <data_handler+0xbbc>)
    18e2:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,false);
    18e4:	2300      	movs	r3, #0
    18e6:	2201      	movs	r2, #1
    18e8:	2101      	movs	r1, #1
    18ea:	2000      	movs	r0, #0
    18ec:	4c6f      	ldr	r4, [pc, #444]	; (1aac <data_handler+0xbbc>)
    18ee:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    18f0:	2300      	movs	r3, #0
    18f2:	2200      	movs	r2, #0
    18f4:	2101      	movs	r1, #1
    18f6:	2000      	movs	r0, #0
    18f8:	4c6c      	ldr	r4, [pc, #432]	; (1aac <data_handler+0xbbc>)
    18fa:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    18fc:	2300      	movs	r3, #0
    18fe:	2200      	movs	r2, #0
    1900:	2102      	movs	r1, #2
    1902:	2000      	movs	r0, #0
    1904:	4c69      	ldr	r4, [pc, #420]	; (1aac <data_handler+0xbbc>)
    1906:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    1908:	2300      	movs	r3, #0
    190a:	2200      	movs	r2, #0
    190c:	2103      	movs	r1, #3
    190e:	2000      	movs	r0, #0
    1910:	4c66      	ldr	r4, [pc, #408]	; (1aac <data_handler+0xbbc>)
    1912:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    1914:	2300      	movs	r3, #0
    1916:	2200      	movs	r2, #0
    1918:	2104      	movs	r1, #4
    191a:	2000      	movs	r0, #0
    191c:	4c63      	ldr	r4, [pc, #396]	; (1aac <data_handler+0xbbc>)
    191e:	47a0      	blx	r4
		mcp23017_reset();
    1920:	4b69      	ldr	r3, [pc, #420]	; (1ac8 <data_handler+0xbd8>)
    1922:	4798      	blx	r3
		system_interrupt_enable_global();
    1924:	4b69      	ldr	r3, [pc, #420]	; (1acc <data_handler+0xbdc>)
    1926:	4798      	blx	r3
		ble_uart_write(buffer);
    1928:	68fb      	ldr	r3, [r7, #12]
    192a:	0018      	movs	r0, r3
    192c:	4b53      	ldr	r3, [pc, #332]	; (1a7c <data_handler+0xb8c>)
    192e:	4798      	blx	r3
		ble_uart_write(" - ");
    1930:	4b60      	ldr	r3, [pc, #384]	; (1ab4 <data_handler+0xbc4>)
    1932:	0018      	movs	r0, r3
    1934:	4b51      	ldr	r3, [pc, #324]	; (1a7c <data_handler+0xb8c>)
    1936:	4798      	blx	r3
		ble_uart_write("ACK");
    1938:	4b5f      	ldr	r3, [pc, #380]	; (1ab8 <data_handler+0xbc8>)
    193a:	0018      	movs	r0, r3
    193c:	4b4f      	ldr	r3, [pc, #316]	; (1a7c <data_handler+0xb8c>)
    193e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1940:	e392      	b.n	2068 <STACK_SIZE+0x68>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BRIAN_ON,7) == 0)
    1942:	4964      	ldr	r1, [pc, #400]	; (1ad4 <data_handler+0xbe4>)
    1944:	68fb      	ldr	r3, [r7, #12]
    1946:	2207      	movs	r2, #7
    1948:	0018      	movs	r0, r3
    194a:	4b4a      	ldr	r3, [pc, #296]	; (1a74 <data_handler+0xb84>)
    194c:	4798      	blx	r3
    194e:	1e03      	subs	r3, r0, #0
    1950:	d136      	bne.n	19c0 <data_handler+0xad0>
	{
		system_interrupt_disable_global();
    1952:	4b5c      	ldr	r3, [pc, #368]	; (1ac4 <data_handler+0xbd4>)
    1954:	4798      	blx	r3
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,true);
    1956:	2301      	movs	r3, #1
    1958:	2203      	movs	r2, #3
    195a:	2102      	movs	r1, #2
    195c:	2000      	movs	r0, #0
    195e:	4c53      	ldr	r4, [pc, #332]	; (1aac <data_handler+0xbbc>)
    1960:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,true);
    1962:	2301      	movs	r3, #1
    1964:	2203      	movs	r2, #3
    1966:	2101      	movs	r1, #1
    1968:	2000      	movs	r0, #0
    196a:	4c50      	ldr	r4, [pc, #320]	; (1aac <data_handler+0xbbc>)
    196c:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
    196e:	2301      	movs	r3, #1
    1970:	2200      	movs	r2, #0
    1972:	2101      	movs	r1, #1
    1974:	2000      	movs	r0, #0
    1976:	4c4d      	ldr	r4, [pc, #308]	; (1aac <data_handler+0xbbc>)
    1978:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
    197a:	2301      	movs	r3, #1
    197c:	2200      	movs	r2, #0
    197e:	2102      	movs	r1, #2
    1980:	2000      	movs	r0, #0
    1982:	4c4a      	ldr	r4, [pc, #296]	; (1aac <data_handler+0xbbc>)
    1984:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
    1986:	2301      	movs	r3, #1
    1988:	2200      	movs	r2, #0
    198a:	2103      	movs	r1, #3
    198c:	2000      	movs	r0, #0
    198e:	4c47      	ldr	r4, [pc, #284]	; (1aac <data_handler+0xbbc>)
    1990:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
    1992:	2301      	movs	r3, #1
    1994:	2200      	movs	r2, #0
    1996:	2104      	movs	r1, #4
    1998:	2000      	movs	r0, #0
    199a:	4c44      	ldr	r4, [pc, #272]	; (1aac <data_handler+0xbbc>)
    199c:	47a0      	blx	r4
		mcp23017_reset();
    199e:	4b4a      	ldr	r3, [pc, #296]	; (1ac8 <data_handler+0xbd8>)
    19a0:	4798      	blx	r3
		system_interrupt_enable_global();
    19a2:	4b4a      	ldr	r3, [pc, #296]	; (1acc <data_handler+0xbdc>)
    19a4:	4798      	blx	r3
		ble_uart_write(buffer);
    19a6:	68fb      	ldr	r3, [r7, #12]
    19a8:	0018      	movs	r0, r3
    19aa:	4b34      	ldr	r3, [pc, #208]	; (1a7c <data_handler+0xb8c>)
    19ac:	4798      	blx	r3
		ble_uart_write(" - ");
    19ae:	4b41      	ldr	r3, [pc, #260]	; (1ab4 <data_handler+0xbc4>)
    19b0:	0018      	movs	r0, r3
    19b2:	4b32      	ldr	r3, [pc, #200]	; (1a7c <data_handler+0xb8c>)
    19b4:	4798      	blx	r3
		ble_uart_write("ACK");
    19b6:	4b40      	ldr	r3, [pc, #256]	; (1ab8 <data_handler+0xbc8>)
    19b8:	0018      	movs	r0, r3
    19ba:	4b30      	ldr	r3, [pc, #192]	; (1a7c <data_handler+0xb8c>)
    19bc:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    19be:	e353      	b.n	2068 <STACK_SIZE+0x68>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BRIAN_OFF,7) == 0)
    19c0:	4945      	ldr	r1, [pc, #276]	; (1ad8 <data_handler+0xbe8>)
    19c2:	68fb      	ldr	r3, [r7, #12]
    19c4:	2207      	movs	r2, #7
    19c6:	0018      	movs	r0, r3
    19c8:	4b2a      	ldr	r3, [pc, #168]	; (1a74 <data_handler+0xb84>)
    19ca:	4798      	blx	r3
    19cc:	1e03      	subs	r3, r0, #0
    19ce:	d136      	bne.n	1a3e <data_handler+0xb4e>
	{
		system_interrupt_disable_global();
    19d0:	4b3c      	ldr	r3, [pc, #240]	; (1ac4 <data_handler+0xbd4>)
    19d2:	4798      	blx	r3
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,false);
    19d4:	2300      	movs	r3, #0
    19d6:	2203      	movs	r2, #3
    19d8:	2102      	movs	r1, #2
    19da:	2000      	movs	r0, #0
    19dc:	4c33      	ldr	r4, [pc, #204]	; (1aac <data_handler+0xbbc>)
    19de:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,false);
    19e0:	2300      	movs	r3, #0
    19e2:	2203      	movs	r2, #3
    19e4:	2101      	movs	r1, #1
    19e6:	2000      	movs	r0, #0
    19e8:	4c30      	ldr	r4, [pc, #192]	; (1aac <data_handler+0xbbc>)
    19ea:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    19ec:	2300      	movs	r3, #0
    19ee:	2200      	movs	r2, #0
    19f0:	2101      	movs	r1, #1
    19f2:	2000      	movs	r0, #0
    19f4:	4c2d      	ldr	r4, [pc, #180]	; (1aac <data_handler+0xbbc>)
    19f6:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    19f8:	2300      	movs	r3, #0
    19fa:	2200      	movs	r2, #0
    19fc:	2102      	movs	r1, #2
    19fe:	2000      	movs	r0, #0
    1a00:	4c2a      	ldr	r4, [pc, #168]	; (1aac <data_handler+0xbbc>)
    1a02:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    1a04:	2300      	movs	r3, #0
    1a06:	2200      	movs	r2, #0
    1a08:	2103      	movs	r1, #3
    1a0a:	2000      	movs	r0, #0
    1a0c:	4c27      	ldr	r4, [pc, #156]	; (1aac <data_handler+0xbbc>)
    1a0e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    1a10:	2300      	movs	r3, #0
    1a12:	2200      	movs	r2, #0
    1a14:	2104      	movs	r1, #4
    1a16:	2000      	movs	r0, #0
    1a18:	4c24      	ldr	r4, [pc, #144]	; (1aac <data_handler+0xbbc>)
    1a1a:	47a0      	blx	r4
		mcp23017_reset();
    1a1c:	4b2a      	ldr	r3, [pc, #168]	; (1ac8 <data_handler+0xbd8>)
    1a1e:	4798      	blx	r3
		system_interrupt_enable_global();
    1a20:	4b2a      	ldr	r3, [pc, #168]	; (1acc <data_handler+0xbdc>)
    1a22:	4798      	blx	r3
		ble_uart_write(buffer);
    1a24:	68fb      	ldr	r3, [r7, #12]
    1a26:	0018      	movs	r0, r3
    1a28:	4b14      	ldr	r3, [pc, #80]	; (1a7c <data_handler+0xb8c>)
    1a2a:	4798      	blx	r3
		ble_uart_write(" - ");
    1a2c:	4b21      	ldr	r3, [pc, #132]	; (1ab4 <data_handler+0xbc4>)
    1a2e:	0018      	movs	r0, r3
    1a30:	4b12      	ldr	r3, [pc, #72]	; (1a7c <data_handler+0xb8c>)
    1a32:	4798      	blx	r3
		ble_uart_write("ACK");
    1a34:	4b20      	ldr	r3, [pc, #128]	; (1ab8 <data_handler+0xbc8>)
    1a36:	0018      	movs	r0, r3
    1a38:	4b10      	ldr	r3, [pc, #64]	; (1a7c <data_handler+0xb8c>)
    1a3a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1a3c:	e314      	b.n	2068 <STACK_SIZE+0x68>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY1_ON,7) == 0)
    1a3e:	4927      	ldr	r1, [pc, #156]	; (1adc <data_handler+0xbec>)
    1a40:	68fb      	ldr	r3, [r7, #12]
    1a42:	2207      	movs	r2, #7
    1a44:	0018      	movs	r0, r3
    1a46:	4b0b      	ldr	r3, [pc, #44]	; (1a74 <data_handler+0xb84>)
    1a48:	4798      	blx	r3
    1a4a:	1e03      	subs	r3, r0, #0
    1a4c:	d14a      	bne.n	1ae4 <data_handler+0xbf4>
	{
		flashy1 = true;
    1a4e:	4b24      	ldr	r3, [pc, #144]	; (1ae0 <data_handler+0xbf0>)
    1a50:	2201      	movs	r2, #1
    1a52:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1a54:	68fb      	ldr	r3, [r7, #12]
    1a56:	0018      	movs	r0, r3
    1a58:	4b08      	ldr	r3, [pc, #32]	; (1a7c <data_handler+0xb8c>)
    1a5a:	4798      	blx	r3
		ble_uart_write(" - ");
    1a5c:	4b15      	ldr	r3, [pc, #84]	; (1ab4 <data_handler+0xbc4>)
    1a5e:	0018      	movs	r0, r3
    1a60:	4b06      	ldr	r3, [pc, #24]	; (1a7c <data_handler+0xb8c>)
    1a62:	4798      	blx	r3
		ble_uart_write("ACK");
    1a64:	4b14      	ldr	r3, [pc, #80]	; (1ab8 <data_handler+0xbc8>)
    1a66:	0018      	movs	r0, r3
    1a68:	4b04      	ldr	r3, [pc, #16]	; (1a7c <data_handler+0xb8c>)
    1a6a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1a6c:	e2fc      	b.n	2068 <STACK_SIZE+0x68>
    1a6e:	46c0      	nop			; (mov r8, r8)
    1a70:	00006bf0 	.word	0x00006bf0
    1a74:	000058b7 	.word	0x000058b7
    1a78:	00006bfc 	.word	0x00006bfc
    1a7c:	00000dbd 	.word	0x00000dbd
    1a80:	00003b19 	.word	0x00003b19
    1a84:	00006c0c 	.word	0x00006c0c
    1a88:	200006ad 	.word	0x200006ad
    1a8c:	00006c14 	.word	0x00006c14
    1a90:	000029fd 	.word	0x000029fd
    1a94:	00006c1c 	.word	0x00006c1c
    1a98:	20000269 	.word	0x20000269
    1a9c:	00006c24 	.word	0x00006c24
    1aa0:	200006ba 	.word	0x200006ba
    1aa4:	00006c2c 	.word	0x00006c2c
    1aa8:	00006c34 	.word	0x00006c34
    1aac:	00002c75 	.word	0x00002c75
    1ab0:	20000698 	.word	0x20000698
    1ab4:	00006ac0 	.word	0x00006ac0
    1ab8:	00006ac4 	.word	0x00006ac4
    1abc:	00006c3c 	.word	0x00006c3c
    1ac0:	00006c44 	.word	0x00006c44
    1ac4:	00000ed5 	.word	0x00000ed5
    1ac8:	00003265 	.word	0x00003265
    1acc:	00000eb9 	.word	0x00000eb9
    1ad0:	00006c4c 	.word	0x00006c4c
    1ad4:	00006c54 	.word	0x00006c54
    1ad8:	00006c5c 	.word	0x00006c5c
    1adc:	00006c64 	.word	0x00006c64
    1ae0:	20000284 	.word	0x20000284
		flashy1 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY1_OFF,7) == 0)
    1ae4:	49d3      	ldr	r1, [pc, #844]	; (1e34 <data_handler+0xf44>)
    1ae6:	68fb      	ldr	r3, [r7, #12]
    1ae8:	2207      	movs	r2, #7
    1aea:	0018      	movs	r0, r3
    1aec:	4bd2      	ldr	r3, [pc, #840]	; (1e38 <data_handler+0xf48>)
    1aee:	4798      	blx	r3
    1af0:	1e03      	subs	r3, r0, #0
    1af2:	d111      	bne.n	1b18 <data_handler+0xc28>
	{
		flashy1 = false;
    1af4:	4bd1      	ldr	r3, [pc, #836]	; (1e3c <data_handler+0xf4c>)
    1af6:	2200      	movs	r2, #0
    1af8:	701a      	strb	r2, [r3, #0]
		reset_all_lights();
    1afa:	4bd1      	ldr	r3, [pc, #836]	; (1e40 <data_handler+0xf50>)
    1afc:	4798      	blx	r3
		ble_uart_write(buffer);
    1afe:	68fb      	ldr	r3, [r7, #12]
    1b00:	0018      	movs	r0, r3
    1b02:	4bd0      	ldr	r3, [pc, #832]	; (1e44 <data_handler+0xf54>)
    1b04:	4798      	blx	r3
		ble_uart_write(" - ");
    1b06:	4bd0      	ldr	r3, [pc, #832]	; (1e48 <data_handler+0xf58>)
    1b08:	0018      	movs	r0, r3
    1b0a:	4bce      	ldr	r3, [pc, #824]	; (1e44 <data_handler+0xf54>)
    1b0c:	4798      	blx	r3
		ble_uart_write("ACK");
    1b0e:	4bcf      	ldr	r3, [pc, #828]	; (1e4c <data_handler+0xf5c>)
    1b10:	0018      	movs	r0, r3
    1b12:	4bcc      	ldr	r3, [pc, #816]	; (1e44 <data_handler+0xf54>)
    1b14:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1b16:	e2a7      	b.n	2068 <STACK_SIZE+0x68>
		reset_all_lights();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY2_ON,7) == 0)
    1b18:	49cd      	ldr	r1, [pc, #820]	; (1e50 <data_handler+0xf60>)
    1b1a:	68fb      	ldr	r3, [r7, #12]
    1b1c:	2207      	movs	r2, #7
    1b1e:	0018      	movs	r0, r3
    1b20:	4bc5      	ldr	r3, [pc, #788]	; (1e38 <data_handler+0xf48>)
    1b22:	4798      	blx	r3
    1b24:	1e03      	subs	r3, r0, #0
    1b26:	d10f      	bne.n	1b48 <data_handler+0xc58>
	{
		flashy2 = true;
    1b28:	4bca      	ldr	r3, [pc, #808]	; (1e54 <data_handler+0xf64>)
    1b2a:	2201      	movs	r2, #1
    1b2c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1b2e:	68fb      	ldr	r3, [r7, #12]
    1b30:	0018      	movs	r0, r3
    1b32:	4bc4      	ldr	r3, [pc, #784]	; (1e44 <data_handler+0xf54>)
    1b34:	4798      	blx	r3
		ble_uart_write(" - ");
    1b36:	4bc4      	ldr	r3, [pc, #784]	; (1e48 <data_handler+0xf58>)
    1b38:	0018      	movs	r0, r3
    1b3a:	4bc2      	ldr	r3, [pc, #776]	; (1e44 <data_handler+0xf54>)
    1b3c:	4798      	blx	r3
		ble_uart_write("ACK");
    1b3e:	4bc3      	ldr	r3, [pc, #780]	; (1e4c <data_handler+0xf5c>)
    1b40:	0018      	movs	r0, r3
    1b42:	4bc0      	ldr	r3, [pc, #768]	; (1e44 <data_handler+0xf54>)
    1b44:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1b46:	e28f      	b.n	2068 <STACK_SIZE+0x68>
		flashy2 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY2_OFF,7) == 0)
    1b48:	49c3      	ldr	r1, [pc, #780]	; (1e58 <data_handler+0xf68>)
    1b4a:	68fb      	ldr	r3, [r7, #12]
    1b4c:	2207      	movs	r2, #7
    1b4e:	0018      	movs	r0, r3
    1b50:	4bb9      	ldr	r3, [pc, #740]	; (1e38 <data_handler+0xf48>)
    1b52:	4798      	blx	r3
    1b54:	1e03      	subs	r3, r0, #0
    1b56:	d111      	bne.n	1b7c <data_handler+0xc8c>
	{
		reset_all_lights();
    1b58:	4bb9      	ldr	r3, [pc, #740]	; (1e40 <data_handler+0xf50>)
    1b5a:	4798      	blx	r3
		flashy2 = false;
    1b5c:	4bbd      	ldr	r3, [pc, #756]	; (1e54 <data_handler+0xf64>)
    1b5e:	2200      	movs	r2, #0
    1b60:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1b62:	68fb      	ldr	r3, [r7, #12]
    1b64:	0018      	movs	r0, r3
    1b66:	4bb7      	ldr	r3, [pc, #732]	; (1e44 <data_handler+0xf54>)
    1b68:	4798      	blx	r3
		ble_uart_write(" - ");
    1b6a:	4bb7      	ldr	r3, [pc, #732]	; (1e48 <data_handler+0xf58>)
    1b6c:	0018      	movs	r0, r3
    1b6e:	4bb5      	ldr	r3, [pc, #724]	; (1e44 <data_handler+0xf54>)
    1b70:	4798      	blx	r3
		ble_uart_write("ACK");
    1b72:	4bb6      	ldr	r3, [pc, #728]	; (1e4c <data_handler+0xf5c>)
    1b74:	0018      	movs	r0, r3
    1b76:	4bb3      	ldr	r3, [pc, #716]	; (1e44 <data_handler+0xf54>)
    1b78:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1b7a:	e275      	b.n	2068 <STACK_SIZE+0x68>
		flashy2 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY3_ON,7) == 0)
    1b7c:	49b7      	ldr	r1, [pc, #732]	; (1e5c <data_handler+0xf6c>)
    1b7e:	68fb      	ldr	r3, [r7, #12]
    1b80:	2207      	movs	r2, #7
    1b82:	0018      	movs	r0, r3
    1b84:	4bac      	ldr	r3, [pc, #688]	; (1e38 <data_handler+0xf48>)
    1b86:	4798      	blx	r3
    1b88:	1e03      	subs	r3, r0, #0
    1b8a:	d10f      	bne.n	1bac <data_handler+0xcbc>
	{
		flashy3 = true;
    1b8c:	4bb4      	ldr	r3, [pc, #720]	; (1e60 <data_handler+0xf70>)
    1b8e:	2201      	movs	r2, #1
    1b90:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1b92:	68fb      	ldr	r3, [r7, #12]
    1b94:	0018      	movs	r0, r3
    1b96:	4bab      	ldr	r3, [pc, #684]	; (1e44 <data_handler+0xf54>)
    1b98:	4798      	blx	r3
		ble_uart_write(" - ");
    1b9a:	4bab      	ldr	r3, [pc, #684]	; (1e48 <data_handler+0xf58>)
    1b9c:	0018      	movs	r0, r3
    1b9e:	4ba9      	ldr	r3, [pc, #676]	; (1e44 <data_handler+0xf54>)
    1ba0:	4798      	blx	r3
		ble_uart_write("ACK");
    1ba2:	4baa      	ldr	r3, [pc, #680]	; (1e4c <data_handler+0xf5c>)
    1ba4:	0018      	movs	r0, r3
    1ba6:	4ba7      	ldr	r3, [pc, #668]	; (1e44 <data_handler+0xf54>)
    1ba8:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1baa:	e25d      	b.n	2068 <STACK_SIZE+0x68>
		flashy3 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY3_OFF,7) == 0)
    1bac:	49ad      	ldr	r1, [pc, #692]	; (1e64 <data_handler+0xf74>)
    1bae:	68fb      	ldr	r3, [r7, #12]
    1bb0:	2207      	movs	r2, #7
    1bb2:	0018      	movs	r0, r3
    1bb4:	4ba0      	ldr	r3, [pc, #640]	; (1e38 <data_handler+0xf48>)
    1bb6:	4798      	blx	r3
    1bb8:	1e03      	subs	r3, r0, #0
    1bba:	d111      	bne.n	1be0 <data_handler+0xcf0>
	{
		reset_all_lights();
    1bbc:	4ba0      	ldr	r3, [pc, #640]	; (1e40 <data_handler+0xf50>)
    1bbe:	4798      	blx	r3
		flashy3 = false;
    1bc0:	4ba7      	ldr	r3, [pc, #668]	; (1e60 <data_handler+0xf70>)
    1bc2:	2200      	movs	r2, #0
    1bc4:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1bc6:	68fb      	ldr	r3, [r7, #12]
    1bc8:	0018      	movs	r0, r3
    1bca:	4b9e      	ldr	r3, [pc, #632]	; (1e44 <data_handler+0xf54>)
    1bcc:	4798      	blx	r3
		ble_uart_write(" - ");
    1bce:	4b9e      	ldr	r3, [pc, #632]	; (1e48 <data_handler+0xf58>)
    1bd0:	0018      	movs	r0, r3
    1bd2:	4b9c      	ldr	r3, [pc, #624]	; (1e44 <data_handler+0xf54>)
    1bd4:	4798      	blx	r3
		ble_uart_write("ACK");
    1bd6:	4b9d      	ldr	r3, [pc, #628]	; (1e4c <data_handler+0xf5c>)
    1bd8:	0018      	movs	r0, r3
    1bda:	4b9a      	ldr	r3, [pc, #616]	; (1e44 <data_handler+0xf54>)
    1bdc:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1bde:	e243      	b.n	2068 <STACK_SIZE+0x68>
		flashy3 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHYFADE_ON,8) == 0)
    1be0:	49a1      	ldr	r1, [pc, #644]	; (1e68 <data_handler+0xf78>)
    1be2:	68fb      	ldr	r3, [r7, #12]
    1be4:	2208      	movs	r2, #8
    1be6:	0018      	movs	r0, r3
    1be8:	4b93      	ldr	r3, [pc, #588]	; (1e38 <data_handler+0xf48>)
    1bea:	4798      	blx	r3
    1bec:	1e03      	subs	r3, r0, #0
    1bee:	d10f      	bne.n	1c10 <data_handler+0xd20>
	{
		flashyfade = true;
    1bf0:	4b9e      	ldr	r3, [pc, #632]	; (1e6c <data_handler+0xf7c>)
    1bf2:	2201      	movs	r2, #1
    1bf4:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1bf6:	68fb      	ldr	r3, [r7, #12]
    1bf8:	0018      	movs	r0, r3
    1bfa:	4b92      	ldr	r3, [pc, #584]	; (1e44 <data_handler+0xf54>)
    1bfc:	4798      	blx	r3
		ble_uart_write(" - ");
    1bfe:	4b92      	ldr	r3, [pc, #584]	; (1e48 <data_handler+0xf58>)
    1c00:	0018      	movs	r0, r3
    1c02:	4b90      	ldr	r3, [pc, #576]	; (1e44 <data_handler+0xf54>)
    1c04:	4798      	blx	r3
		ble_uart_write("ACK");
    1c06:	4b91      	ldr	r3, [pc, #580]	; (1e4c <data_handler+0xf5c>)
    1c08:	0018      	movs	r0, r3
    1c0a:	4b8e      	ldr	r3, [pc, #568]	; (1e44 <data_handler+0xf54>)
    1c0c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1c0e:	e22b      	b.n	2068 <STACK_SIZE+0x68>
		flashyfade = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHYFADE_OFF,8) == 0)
    1c10:	4997      	ldr	r1, [pc, #604]	; (1e70 <data_handler+0xf80>)
    1c12:	68fb      	ldr	r3, [r7, #12]
    1c14:	2208      	movs	r2, #8
    1c16:	0018      	movs	r0, r3
    1c18:	4b87      	ldr	r3, [pc, #540]	; (1e38 <data_handler+0xf48>)
    1c1a:	4798      	blx	r3
    1c1c:	1e03      	subs	r3, r0, #0
    1c1e:	d111      	bne.n	1c44 <data_handler+0xd54>
	{
		reset_all_lights();
    1c20:	4b87      	ldr	r3, [pc, #540]	; (1e40 <data_handler+0xf50>)
    1c22:	4798      	blx	r3
		flashyfade = false;
    1c24:	4b91      	ldr	r3, [pc, #580]	; (1e6c <data_handler+0xf7c>)
    1c26:	2200      	movs	r2, #0
    1c28:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1c2a:	68fb      	ldr	r3, [r7, #12]
    1c2c:	0018      	movs	r0, r3
    1c2e:	4b85      	ldr	r3, [pc, #532]	; (1e44 <data_handler+0xf54>)
    1c30:	4798      	blx	r3
		ble_uart_write(" - ");
    1c32:	4b85      	ldr	r3, [pc, #532]	; (1e48 <data_handler+0xf58>)
    1c34:	0018      	movs	r0, r3
    1c36:	4b83      	ldr	r3, [pc, #524]	; (1e44 <data_handler+0xf54>)
    1c38:	4798      	blx	r3
		ble_uart_write("ACK");
    1c3a:	4b84      	ldr	r3, [pc, #528]	; (1e4c <data_handler+0xf5c>)
    1c3c:	0018      	movs	r0, r3
    1c3e:	4b81      	ldr	r3, [pc, #516]	; (1e44 <data_handler+0xf54>)
    1c40:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1c42:	e211      	b.n	2068 <STACK_SIZE+0x68>
		flashyfade = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if (strncmp(buffer,MASTER_RESET,10) == 0)
    1c44:	498b      	ldr	r1, [pc, #556]	; (1e74 <data_handler+0xf84>)
    1c46:	68fb      	ldr	r3, [r7, #12]
    1c48:	220a      	movs	r2, #10
    1c4a:	0018      	movs	r0, r3
    1c4c:	4b7a      	ldr	r3, [pc, #488]	; (1e38 <data_handler+0xf48>)
    1c4e:	4798      	blx	r3
    1c50:	1e03      	subs	r3, r0, #0
    1c52:	d126      	bne.n	1ca2 <data_handler+0xdb2>
	{
		ble_uart_write("RESET ACK\n");
    1c54:	4b88      	ldr	r3, [pc, #544]	; (1e78 <data_handler+0xf88>)
    1c56:	0018      	movs	r0, r3
    1c58:	4b7a      	ldr	r3, [pc, #488]	; (1e44 <data_handler+0xf54>)
    1c5a:	4798      	blx	r3
		delay_ms(250);
    1c5c:	2000      	movs	r0, #0
    1c5e:	4b87      	ldr	r3, [pc, #540]	; (1e7c <data_handler+0xf8c>)
    1c60:	4798      	blx	r3
    1c62:	0003      	movs	r3, r0
    1c64:	603b      	str	r3, [r7, #0]
    1c66:	2300      	movs	r3, #0
    1c68:	607b      	str	r3, [r7, #4]
    1c6a:	4c85      	ldr	r4, [pc, #532]	; (1e80 <data_handler+0xf90>)
    1c6c:	22fa      	movs	r2, #250	; 0xfa
    1c6e:	2300      	movs	r3, #0
    1c70:	6838      	ldr	r0, [r7, #0]
    1c72:	6879      	ldr	r1, [r7, #4]
    1c74:	47a0      	blx	r4
    1c76:	0003      	movs	r3, r0
    1c78:	000c      	movs	r4, r1
    1c7a:	0019      	movs	r1, r3
    1c7c:	0022      	movs	r2, r4
    1c7e:	4b81      	ldr	r3, [pc, #516]	; (1e84 <data_handler+0xf94>)
    1c80:	2400      	movs	r4, #0
    1c82:	18c9      	adds	r1, r1, r3
    1c84:	4162      	adcs	r2, r4
    1c86:	0008      	movs	r0, r1
    1c88:	0011      	movs	r1, r2
    1c8a:	4c7f      	ldr	r4, [pc, #508]	; (1e88 <data_handler+0xf98>)
    1c8c:	4a7f      	ldr	r2, [pc, #508]	; (1e8c <data_handler+0xf9c>)
    1c8e:	2300      	movs	r3, #0
    1c90:	47a0      	blx	r4
    1c92:	0003      	movs	r3, r0
    1c94:	000c      	movs	r4, r1
    1c96:	0018      	movs	r0, r3
    1c98:	4b7d      	ldr	r3, [pc, #500]	; (1e90 <data_handler+0xfa0>)
    1c9a:	4798      	blx	r3
		wdt_init();
    1c9c:	4b7d      	ldr	r3, [pc, #500]	; (1e94 <data_handler+0xfa4>)
    1c9e:	4798      	blx	r3
		while (1)
		{
			//
		}
    1ca0:	e7fe      	b.n	1ca0 <data_handler+0xdb0>
	}
	else if (strncmp(buffer,MINOR_RESET,sizeof(MINOR_RESET)-1) == 0)
    1ca2:	497d      	ldr	r1, [pc, #500]	; (1e98 <data_handler+0xfa8>)
    1ca4:	68fb      	ldr	r3, [r7, #12]
    1ca6:	2209      	movs	r2, #9
    1ca8:	0018      	movs	r0, r3
    1caa:	4b63      	ldr	r3, [pc, #396]	; (1e38 <data_handler+0xf48>)
    1cac:	4798      	blx	r3
    1cae:	1e03      	subs	r3, r0, #0
    1cb0:	d12f      	bne.n	1d12 <data_handler+0xe22>
	{
		ble_uart_write("MINOR RESET ACK\n");
    1cb2:	4b7a      	ldr	r3, [pc, #488]	; (1e9c <data_handler+0xfac>)
    1cb4:	0018      	movs	r0, r3
    1cb6:	4b63      	ldr	r3, [pc, #396]	; (1e44 <data_handler+0xf54>)
    1cb8:	4798      	blx	r3
		delay_ms(250);
    1cba:	2000      	movs	r0, #0
    1cbc:	4b6f      	ldr	r3, [pc, #444]	; (1e7c <data_handler+0xf8c>)
    1cbe:	4798      	blx	r3
    1cc0:	0003      	movs	r3, r0
    1cc2:	001d      	movs	r5, r3
    1cc4:	2300      	movs	r3, #0
    1cc6:	001e      	movs	r6, r3
    1cc8:	4c6d      	ldr	r4, [pc, #436]	; (1e80 <data_handler+0xf90>)
    1cca:	22fa      	movs	r2, #250	; 0xfa
    1ccc:	2300      	movs	r3, #0
    1cce:	0028      	movs	r0, r5
    1cd0:	0031      	movs	r1, r6
    1cd2:	47a0      	blx	r4
    1cd4:	0003      	movs	r3, r0
    1cd6:	000c      	movs	r4, r1
    1cd8:	0019      	movs	r1, r3
    1cda:	0022      	movs	r2, r4
    1cdc:	4b69      	ldr	r3, [pc, #420]	; (1e84 <data_handler+0xf94>)
    1cde:	2400      	movs	r4, #0
    1ce0:	18c9      	adds	r1, r1, r3
    1ce2:	4162      	adcs	r2, r4
    1ce4:	0008      	movs	r0, r1
    1ce6:	0011      	movs	r1, r2
    1ce8:	4c67      	ldr	r4, [pc, #412]	; (1e88 <data_handler+0xf98>)
    1cea:	4a68      	ldr	r2, [pc, #416]	; (1e8c <data_handler+0xf9c>)
    1cec:	2300      	movs	r3, #0
    1cee:	47a0      	blx	r4
    1cf0:	0003      	movs	r3, r0
    1cf2:	000c      	movs	r4, r1
    1cf4:	0018      	movs	r0, r3
    1cf6:	4b66      	ldr	r3, [pc, #408]	; (1e90 <data_handler+0xfa0>)
    1cf8:	4798      	blx	r3
		sounds_reset();
    1cfa:	4b69      	ldr	r3, [pc, #420]	; (1ea0 <data_handler+0xfb0>)
    1cfc:	4798      	blx	r3
		init_all_ports();
    1cfe:	4b69      	ldr	r3, [pc, #420]	; (1ea4 <data_handler+0xfb4>)
    1d00:	4798      	blx	r3
		party = false;
    1d02:	4b69      	ldr	r3, [pc, #420]	; (1ea8 <data_handler+0xfb8>)
    1d04:	2200      	movs	r2, #0
    1d06:	701a      	strb	r2, [r3, #0]
		ble_uart_write("MINOR RESET DONE\n");
    1d08:	4b68      	ldr	r3, [pc, #416]	; (1eac <data_handler+0xfbc>)
    1d0a:	0018      	movs	r0, r3
    1d0c:	4b4d      	ldr	r3, [pc, #308]	; (1e44 <data_handler+0xf54>)
    1d0e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1d10:	e1aa      	b.n	2068 <STACK_SIZE+0x68>
		sounds_reset();
		init_all_ports();
		party = false;
		ble_uart_write("MINOR RESET DONE\n");
	}
	else if (strncmp(buffer,PARTY_TRESH_0,sizeof(PARTY_TRESH_0)-1)  == 0)
    1d12:	4967      	ldr	r1, [pc, #412]	; (1eb0 <data_handler+0xfc0>)
    1d14:	68fb      	ldr	r3, [r7, #12]
    1d16:	2208      	movs	r2, #8
    1d18:	0018      	movs	r0, r3
    1d1a:	4b47      	ldr	r3, [pc, #284]	; (1e38 <data_handler+0xf48>)
    1d1c:	4798      	blx	r3
    1d1e:	1e03      	subs	r3, r0, #0
    1d20:	d10f      	bne.n	1d42 <data_handler+0xe52>
	{
		int temp = sizeof(PARTY_TRESH_0);//party_treshold;
    1d22:	2309      	movs	r3, #9
    1d24:	653b      	str	r3, [r7, #80]	; 0x50
		sscanf(buffer,"PRTTRSH0 %d",&temp);
    1d26:	2348      	movs	r3, #72	; 0x48
    1d28:	2208      	movs	r2, #8
    1d2a:	18ba      	adds	r2, r7, r2
    1d2c:	18d2      	adds	r2, r2, r3
    1d2e:	4961      	ldr	r1, [pc, #388]	; (1eb4 <data_handler+0xfc4>)
    1d30:	68fb      	ldr	r3, [r7, #12]
    1d32:	0018      	movs	r0, r3
    1d34:	4b60      	ldr	r3, [pc, #384]	; (1eb8 <data_handler+0xfc8>)
    1d36:	4798      	blx	r3
		party_thresholds[0] = (uint16_t)temp;
    1d38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    1d3a:	b29a      	uxth	r2, r3
    1d3c:	4b5f      	ldr	r3, [pc, #380]	; (1ebc <data_handler+0xfcc>)
    1d3e:	801a      	strh	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1d40:	e192      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = sizeof(PARTY_TRESH_0);//party_treshold;
		sscanf(buffer,"PRTTRSH0 %d",&temp);
		party_thresholds[0] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_1,sizeof(PARTY_TRESH_1)-1) == 0)
    1d42:	495f      	ldr	r1, [pc, #380]	; (1ec0 <data_handler+0xfd0>)
    1d44:	68fb      	ldr	r3, [r7, #12]
    1d46:	2208      	movs	r2, #8
    1d48:	0018      	movs	r0, r3
    1d4a:	4b3b      	ldr	r3, [pc, #236]	; (1e38 <data_handler+0xf48>)
    1d4c:	4798      	blx	r3
    1d4e:	1e03      	subs	r3, r0, #0
    1d50:	d10f      	bne.n	1d72 <data_handler+0xe82>
	{
		int temp = party_treshold;
    1d52:	4b5c      	ldr	r3, [pc, #368]	; (1ec4 <data_handler+0xfd4>)
    1d54:	64fb      	str	r3, [r7, #76]	; 0x4c
		sscanf(buffer,"PRTTRSH1 %d",&temp);
    1d56:	2344      	movs	r3, #68	; 0x44
    1d58:	2208      	movs	r2, #8
    1d5a:	18ba      	adds	r2, r7, r2
    1d5c:	18d2      	adds	r2, r2, r3
    1d5e:	495a      	ldr	r1, [pc, #360]	; (1ec8 <data_handler+0xfd8>)
    1d60:	68fb      	ldr	r3, [r7, #12]
    1d62:	0018      	movs	r0, r3
    1d64:	4b54      	ldr	r3, [pc, #336]	; (1eb8 <data_handler+0xfc8>)
    1d66:	4798      	blx	r3
		party_thresholds[1] = (uint16_t)temp;
    1d68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1d6a:	b29a      	uxth	r2, r3
    1d6c:	4b53      	ldr	r3, [pc, #332]	; (1ebc <data_handler+0xfcc>)
    1d6e:	805a      	strh	r2, [r3, #2]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1d70:	e17a      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH1 %d",&temp);
		party_thresholds[1] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_2,sizeof(PARTY_TRESH_2)-1) == 0)
    1d72:	4956      	ldr	r1, [pc, #344]	; (1ecc <data_handler+0xfdc>)
    1d74:	68fb      	ldr	r3, [r7, #12]
    1d76:	2208      	movs	r2, #8
    1d78:	0018      	movs	r0, r3
    1d7a:	4b2f      	ldr	r3, [pc, #188]	; (1e38 <data_handler+0xf48>)
    1d7c:	4798      	blx	r3
    1d7e:	1e03      	subs	r3, r0, #0
    1d80:	d10f      	bne.n	1da2 <data_handler+0xeb2>
	{
		int temp = party_treshold;
    1d82:	4b50      	ldr	r3, [pc, #320]	; (1ec4 <data_handler+0xfd4>)
    1d84:	64bb      	str	r3, [r7, #72]	; 0x48
		sscanf(buffer,"PRTTRSH2 %d",&temp);
    1d86:	2340      	movs	r3, #64	; 0x40
    1d88:	2208      	movs	r2, #8
    1d8a:	18ba      	adds	r2, r7, r2
    1d8c:	18d2      	adds	r2, r2, r3
    1d8e:	4950      	ldr	r1, [pc, #320]	; (1ed0 <data_handler+0xfe0>)
    1d90:	68fb      	ldr	r3, [r7, #12]
    1d92:	0018      	movs	r0, r3
    1d94:	4b48      	ldr	r3, [pc, #288]	; (1eb8 <data_handler+0xfc8>)
    1d96:	4798      	blx	r3
		party_thresholds[2] = (uint16_t)temp;
    1d98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1d9a:	b29a      	uxth	r2, r3
    1d9c:	4b47      	ldr	r3, [pc, #284]	; (1ebc <data_handler+0xfcc>)
    1d9e:	809a      	strh	r2, [r3, #4]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1da0:	e162      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH2 %d",&temp);
		party_thresholds[2] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_3,sizeof(PARTY_TRESH_3)-1) == 0)
    1da2:	494c      	ldr	r1, [pc, #304]	; (1ed4 <data_handler+0xfe4>)
    1da4:	68fb      	ldr	r3, [r7, #12]
    1da6:	2208      	movs	r2, #8
    1da8:	0018      	movs	r0, r3
    1daa:	4b23      	ldr	r3, [pc, #140]	; (1e38 <data_handler+0xf48>)
    1dac:	4798      	blx	r3
    1dae:	1e03      	subs	r3, r0, #0
    1db0:	d10f      	bne.n	1dd2 <data_handler+0xee2>
	{
		int temp = party_treshold;
    1db2:	4b44      	ldr	r3, [pc, #272]	; (1ec4 <data_handler+0xfd4>)
    1db4:	647b      	str	r3, [r7, #68]	; 0x44
		sscanf(buffer,"PRTTRSH3 %d",&temp);
    1db6:	233c      	movs	r3, #60	; 0x3c
    1db8:	2208      	movs	r2, #8
    1dba:	18ba      	adds	r2, r7, r2
    1dbc:	18d2      	adds	r2, r2, r3
    1dbe:	4946      	ldr	r1, [pc, #280]	; (1ed8 <data_handler+0xfe8>)
    1dc0:	68fb      	ldr	r3, [r7, #12]
    1dc2:	0018      	movs	r0, r3
    1dc4:	4b3c      	ldr	r3, [pc, #240]	; (1eb8 <data_handler+0xfc8>)
    1dc6:	4798      	blx	r3
		party_thresholds[3] = (uint16_t)temp;
    1dc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1dca:	b29a      	uxth	r2, r3
    1dcc:	4b3b      	ldr	r3, [pc, #236]	; (1ebc <data_handler+0xfcc>)
    1dce:	80da      	strh	r2, [r3, #6]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1dd0:	e14a      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH3 %d",&temp);
		party_thresholds[3] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_4,sizeof(PARTY_TRESH_4)-1) == 0)
    1dd2:	4942      	ldr	r1, [pc, #264]	; (1edc <data_handler+0xfec>)
    1dd4:	68fb      	ldr	r3, [r7, #12]
    1dd6:	2208      	movs	r2, #8
    1dd8:	0018      	movs	r0, r3
    1dda:	4b17      	ldr	r3, [pc, #92]	; (1e38 <data_handler+0xf48>)
    1ddc:	4798      	blx	r3
    1dde:	1e03      	subs	r3, r0, #0
    1de0:	d10f      	bne.n	1e02 <data_handler+0xf12>
	{
		int temp = party_treshold;
    1de2:	4b38      	ldr	r3, [pc, #224]	; (1ec4 <data_handler+0xfd4>)
    1de4:	643b      	str	r3, [r7, #64]	; 0x40
		sscanf(buffer,"PRTTRSH4 %d",&temp);
    1de6:	2338      	movs	r3, #56	; 0x38
    1de8:	2208      	movs	r2, #8
    1dea:	18ba      	adds	r2, r7, r2
    1dec:	18d2      	adds	r2, r2, r3
    1dee:	493c      	ldr	r1, [pc, #240]	; (1ee0 <data_handler+0xff0>)
    1df0:	68fb      	ldr	r3, [r7, #12]
    1df2:	0018      	movs	r0, r3
    1df4:	4b30      	ldr	r3, [pc, #192]	; (1eb8 <data_handler+0xfc8>)
    1df6:	4798      	blx	r3
		party_thresholds[4] = (uint16_t)temp;
    1df8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1dfa:	b29a      	uxth	r2, r3
    1dfc:	4b2f      	ldr	r3, [pc, #188]	; (1ebc <data_handler+0xfcc>)
    1dfe:	811a      	strh	r2, [r3, #8]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1e00:	e132      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH4 %d",&temp);
		party_thresholds[4] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_5,sizeof(PARTY_TRESH_5)-1) == 0)
    1e02:	4938      	ldr	r1, [pc, #224]	; (1ee4 <data_handler+0xff4>)
    1e04:	68fb      	ldr	r3, [r7, #12]
    1e06:	2208      	movs	r2, #8
    1e08:	0018      	movs	r0, r3
    1e0a:	4b0b      	ldr	r3, [pc, #44]	; (1e38 <data_handler+0xf48>)
    1e0c:	4798      	blx	r3
    1e0e:	1e03      	subs	r3, r0, #0
    1e10:	d16c      	bne.n	1eec <data_handler+0xffc>
	{
		int temp = party_treshold;
    1e12:	4b2c      	ldr	r3, [pc, #176]	; (1ec4 <data_handler+0xfd4>)
    1e14:	63fb      	str	r3, [r7, #60]	; 0x3c
		sscanf(buffer,"PRTTRSH5 %d",&temp);
    1e16:	2334      	movs	r3, #52	; 0x34
    1e18:	2208      	movs	r2, #8
    1e1a:	18ba      	adds	r2, r7, r2
    1e1c:	18d2      	adds	r2, r2, r3
    1e1e:	4932      	ldr	r1, [pc, #200]	; (1ee8 <data_handler+0xff8>)
    1e20:	68fb      	ldr	r3, [r7, #12]
    1e22:	0018      	movs	r0, r3
    1e24:	4b24      	ldr	r3, [pc, #144]	; (1eb8 <data_handler+0xfc8>)
    1e26:	4798      	blx	r3
		party_thresholds[5] = (uint16_t)temp;
    1e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1e2a:	b29a      	uxth	r2, r3
    1e2c:	4b23      	ldr	r3, [pc, #140]	; (1ebc <data_handler+0xfcc>)
    1e2e:	815a      	strh	r2, [r3, #10]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1e30:	e11a      	b.n	2068 <STACK_SIZE+0x68>
    1e32:	46c0      	nop			; (mov r8, r8)
    1e34:	00006c6c 	.word	0x00006c6c
    1e38:	000058b7 	.word	0x000058b7
    1e3c:	20000284 	.word	0x20000284
    1e40:	000029fd 	.word	0x000029fd
    1e44:	00000dbd 	.word	0x00000dbd
    1e48:	00006ac0 	.word	0x00006ac0
    1e4c:	00006ac4 	.word	0x00006ac4
    1e50:	00006c74 	.word	0x00006c74
    1e54:	2000069b 	.word	0x2000069b
    1e58:	00006c7c 	.word	0x00006c7c
    1e5c:	00006c84 	.word	0x00006c84
    1e60:	200006b9 	.word	0x200006b9
    1e64:	00006c8c 	.word	0x00006c8c
    1e68:	00006c94 	.word	0x00006c94
    1e6c:	200006b7 	.word	0x200006b7
    1e70:	00006ca0 	.word	0x00006ca0
    1e74:	00006cac 	.word	0x00006cac
    1e78:	00006cb8 	.word	0x00006cb8
    1e7c:	000047e1 	.word	0x000047e1
    1e80:	00005585 	.word	0x00005585
    1e84:	00001b57 	.word	0x00001b57
    1e88:	00005545 	.word	0x00005545
    1e8c:	00001b58 	.word	0x00001b58
    1e90:	20000001 	.word	0x20000001
    1e94:	00000149 	.word	0x00000149
    1e98:	00006cc4 	.word	0x00006cc4
    1e9c:	00006cd0 	.word	0x00006cd0
    1ea0:	00003b19 	.word	0x00003b19
    1ea4:	00003045 	.word	0x00003045
    1ea8:	200006ad 	.word	0x200006ad
    1eac:	00006ce4 	.word	0x00006ce4
    1eb0:	00006cf8 	.word	0x00006cf8
    1eb4:	00006d04 	.word	0x00006d04
    1eb8:	00005855 	.word	0x00005855
    1ebc:	20000288 	.word	0x20000288
    1ec0:	00006d10 	.word	0x00006d10
    1ec4:	000009c4 	.word	0x000009c4
    1ec8:	00006d1c 	.word	0x00006d1c
    1ecc:	00006d28 	.word	0x00006d28
    1ed0:	00006d34 	.word	0x00006d34
    1ed4:	00006d40 	.word	0x00006d40
    1ed8:	00006d4c 	.word	0x00006d4c
    1edc:	00006d58 	.word	0x00006d58
    1ee0:	00006d64 	.word	0x00006d64
    1ee4:	00006d70 	.word	0x00006d70
    1ee8:	00006d7c 	.word	0x00006d7c
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH5 %d",&temp);
		party_thresholds[5] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_6,sizeof(PARTY_TRESH_6)-1) == 0)
    1eec:	4960      	ldr	r1, [pc, #384]	; (2070 <STACK_SIZE+0x70>)
    1eee:	68fb      	ldr	r3, [r7, #12]
    1ef0:	2208      	movs	r2, #8
    1ef2:	0018      	movs	r0, r3
    1ef4:	4b5f      	ldr	r3, [pc, #380]	; (2074 <STACK_SIZE+0x74>)
    1ef6:	4798      	blx	r3
    1ef8:	1e03      	subs	r3, r0, #0
    1efa:	d10f      	bne.n	1f1c <data_handler+0x102c>
	{
		int temp = party_treshold;
    1efc:	4b5e      	ldr	r3, [pc, #376]	; (2078 <STACK_SIZE+0x78>)
    1efe:	63bb      	str	r3, [r7, #56]	; 0x38
		sscanf(buffer,"PRTTRSH6 %d",&temp);
    1f00:	2330      	movs	r3, #48	; 0x30
    1f02:	2208      	movs	r2, #8
    1f04:	18ba      	adds	r2, r7, r2
    1f06:	18d2      	adds	r2, r2, r3
    1f08:	495c      	ldr	r1, [pc, #368]	; (207c <STACK_SIZE+0x7c>)
    1f0a:	68fb      	ldr	r3, [r7, #12]
    1f0c:	0018      	movs	r0, r3
    1f0e:	4b5c      	ldr	r3, [pc, #368]	; (2080 <STACK_SIZE+0x80>)
    1f10:	4798      	blx	r3
		party_thresholds[6] = (uint16_t)temp;
    1f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1f14:	b29a      	uxth	r2, r3
    1f16:	4b5b      	ldr	r3, [pc, #364]	; (2084 <STACK_SIZE+0x84>)
    1f18:	819a      	strh	r2, [r3, #12]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1f1a:	e0a5      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH6 %d",&temp);
		party_thresholds[6] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_7,sizeof(PARTY_TRESH_7)-1) == 0)
    1f1c:	495a      	ldr	r1, [pc, #360]	; (2088 <STACK_SIZE+0x88>)
    1f1e:	68fb      	ldr	r3, [r7, #12]
    1f20:	2208      	movs	r2, #8
    1f22:	0018      	movs	r0, r3
    1f24:	4b53      	ldr	r3, [pc, #332]	; (2074 <STACK_SIZE+0x74>)
    1f26:	4798      	blx	r3
    1f28:	1e03      	subs	r3, r0, #0
    1f2a:	d10f      	bne.n	1f4c <data_handler+0x105c>
	{
		int temp = party_treshold;
    1f2c:	4b52      	ldr	r3, [pc, #328]	; (2078 <STACK_SIZE+0x78>)
    1f2e:	637b      	str	r3, [r7, #52]	; 0x34
		sscanf(buffer,"PRTTRSH7 %d",&temp);
    1f30:	232c      	movs	r3, #44	; 0x2c
    1f32:	2208      	movs	r2, #8
    1f34:	18ba      	adds	r2, r7, r2
    1f36:	18d2      	adds	r2, r2, r3
    1f38:	4954      	ldr	r1, [pc, #336]	; (208c <STACK_SIZE+0x8c>)
    1f3a:	68fb      	ldr	r3, [r7, #12]
    1f3c:	0018      	movs	r0, r3
    1f3e:	4b50      	ldr	r3, [pc, #320]	; (2080 <STACK_SIZE+0x80>)
    1f40:	4798      	blx	r3
		party_thresholds[7] = (uint16_t)temp;
    1f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1f44:	b29a      	uxth	r2, r3
    1f46:	4b4f      	ldr	r3, [pc, #316]	; (2084 <STACK_SIZE+0x84>)
    1f48:	81da      	strh	r2, [r3, #14]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1f4a:	e08d      	b.n	2068 <STACK_SIZE+0x68>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH7 %d",&temp);
		party_thresholds[7] = (uint16_t)temp;
	}
	else if (strncmp(buffer,CUT_OUT_VALVE_ON,sizeof(CUT_OUT_VALVE_ON)-1) == 0)
    1f4c:	4950      	ldr	r1, [pc, #320]	; (2090 <STACK_SIZE+0x90>)
    1f4e:	68fb      	ldr	r3, [r7, #12]
    1f50:	2205      	movs	r2, #5
    1f52:	0018      	movs	r0, r3
    1f54:	4b47      	ldr	r3, [pc, #284]	; (2074 <STACK_SIZE+0x74>)
    1f56:	4798      	blx	r3
    1f58:	1e03      	subs	r3, r0, #0
    1f5a:	d112      	bne.n	1f82 <data_handler+0x1092>
	{
		valve_open = true;
    1f5c:	4b4d      	ldr	r3, [pc, #308]	; (2094 <STACK_SIZE+0x94>)
    1f5e:	2201      	movs	r2, #1
    1f60:	701a      	strb	r2, [r3, #0]
		valve_close = false;
    1f62:	4b4d      	ldr	r3, [pc, #308]	; (2098 <STACK_SIZE+0x98>)
    1f64:	2200      	movs	r2, #0
    1f66:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1f68:	68fb      	ldr	r3, [r7, #12]
    1f6a:	0018      	movs	r0, r3
    1f6c:	4b4b      	ldr	r3, [pc, #300]	; (209c <STACK_SIZE+0x9c>)
    1f6e:	4798      	blx	r3
		ble_uart_write(" - ");
    1f70:	4b4b      	ldr	r3, [pc, #300]	; (20a0 <STACK_SIZE+0xa0>)
    1f72:	0018      	movs	r0, r3
    1f74:	4b49      	ldr	r3, [pc, #292]	; (209c <STACK_SIZE+0x9c>)
    1f76:	4798      	blx	r3
		ble_uart_write("ACK");
    1f78:	4b4a      	ldr	r3, [pc, #296]	; (20a4 <STACK_SIZE+0xa4>)
    1f7a:	0018      	movs	r0, r3
    1f7c:	4b47      	ldr	r3, [pc, #284]	; (209c <STACK_SIZE+0x9c>)
    1f7e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1f80:	e072      	b.n	2068 <STACK_SIZE+0x68>
		valve_close = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if (strncmp(buffer,CUT_OUT_VALVE_OFF,sizeof(CUT_OUT_VALVE_OFF)-1) == 0)
    1f82:	4949      	ldr	r1, [pc, #292]	; (20a8 <STACK_SIZE+0xa8>)
    1f84:	68fb      	ldr	r3, [r7, #12]
    1f86:	2205      	movs	r2, #5
    1f88:	0018      	movs	r0, r3
    1f8a:	4b3a      	ldr	r3, [pc, #232]	; (2074 <STACK_SIZE+0x74>)
    1f8c:	4798      	blx	r3
    1f8e:	1e03      	subs	r3, r0, #0
    1f90:	d112      	bne.n	1fb8 <data_handler+0x10c8>
	{
		valve_open = false;
    1f92:	4b40      	ldr	r3, [pc, #256]	; (2094 <STACK_SIZE+0x94>)
    1f94:	2200      	movs	r2, #0
    1f96:	701a      	strb	r2, [r3, #0]
		valve_close = true;
    1f98:	4b3f      	ldr	r3, [pc, #252]	; (2098 <STACK_SIZE+0x98>)
    1f9a:	2201      	movs	r2, #1
    1f9c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1f9e:	68fb      	ldr	r3, [r7, #12]
    1fa0:	0018      	movs	r0, r3
    1fa2:	4b3e      	ldr	r3, [pc, #248]	; (209c <STACK_SIZE+0x9c>)
    1fa4:	4798      	blx	r3
		ble_uart_write(" - ");
    1fa6:	4b3e      	ldr	r3, [pc, #248]	; (20a0 <STACK_SIZE+0xa0>)
    1fa8:	0018      	movs	r0, r3
    1faa:	4b3c      	ldr	r3, [pc, #240]	; (209c <STACK_SIZE+0x9c>)
    1fac:	4798      	blx	r3
		ble_uart_write("ACK");
    1fae:	4b3d      	ldr	r3, [pc, #244]	; (20a4 <STACK_SIZE+0xa4>)
    1fb0:	0018      	movs	r0, r3
    1fb2:	4b3a      	ldr	r3, [pc, #232]	; (209c <STACK_SIZE+0x9c>)
    1fb4:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    1fb6:	e057      	b.n	2068 <STACK_SIZE+0x68>
		valve_close = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,PARTY_REV2_ON,sizeof(PARTY_REV2_ON)-1) == 0)
    1fb8:	493c      	ldr	r1, [pc, #240]	; (20ac <STACK_SIZE+0xac>)
    1fba:	68fb      	ldr	r3, [r7, #12]
    1fbc:	2207      	movs	r2, #7
    1fbe:	0018      	movs	r0, r3
    1fc0:	4b2c      	ldr	r3, [pc, #176]	; (2074 <STACK_SIZE+0x74>)
    1fc2:	4798      	blx	r3
    1fc4:	1e03      	subs	r3, r0, #0
    1fc6:	d120      	bne.n	200a <STACK_SIZE+0xa>
	{
		uint8_t temp;
		sscanf(buffer,"PRTRV21 %d",&temp);
    1fc8:	232b      	movs	r3, #43	; 0x2b
    1fca:	2208      	movs	r2, #8
    1fcc:	18ba      	adds	r2, r7, r2
    1fce:	18d2      	adds	r2, r2, r3
    1fd0:	4937      	ldr	r1, [pc, #220]	; (20b0 <STACK_SIZE+0xb0>)
    1fd2:	68fb      	ldr	r3, [r7, #12]
    1fd4:	0018      	movs	r0, r3
    1fd6:	4b2a      	ldr	r3, [pc, #168]	; (2080 <STACK_SIZE+0x80>)
    1fd8:	4798      	blx	r3
		party_band_chosen = temp;
    1fda:	232b      	movs	r3, #43	; 0x2b
    1fdc:	2208      	movs	r2, #8
    1fde:	4694      	mov	ip, r2
    1fe0:	44bc      	add	ip, r7
    1fe2:	4463      	add	r3, ip
    1fe4:	781a      	ldrb	r2, [r3, #0]
    1fe6:	4b33      	ldr	r3, [pc, #204]	; (20b4 <STACK_SIZE+0xb4>)
    1fe8:	701a      	strb	r2, [r3, #0]
		partyrev2 = true;
    1fea:	4b33      	ldr	r3, [pc, #204]	; (20b8 <STACK_SIZE+0xb8>)
    1fec:	2201      	movs	r2, #1
    1fee:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    1ff0:	68fb      	ldr	r3, [r7, #12]
    1ff2:	0018      	movs	r0, r3
    1ff4:	4b29      	ldr	r3, [pc, #164]	; (209c <STACK_SIZE+0x9c>)
    1ff6:	4798      	blx	r3
		ble_uart_write(" - ");
    1ff8:	4b29      	ldr	r3, [pc, #164]	; (20a0 <STACK_SIZE+0xa0>)
    1ffa:	0018      	movs	r0, r3
    1ffc:	4b27      	ldr	r3, [pc, #156]	; (209c <STACK_SIZE+0x9c>)
    1ffe:	4798      	blx	r3
		ble_uart_write("ACK");
    2000:	4b28      	ldr	r3, [pc, #160]	; (20a4 <STACK_SIZE+0xa4>)
    2002:	0018      	movs	r0, r3
    2004:	4b25      	ldr	r3, [pc, #148]	; (209c <STACK_SIZE+0x9c>)
    2006:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2008:	e02e      	b.n	2068 <STACK_SIZE+0x68>
		partyrev2 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,PARTY_REV2_OFF,sizeof(PARTY_REV2_OFF)-1) == 0)
    200a:	492c      	ldr	r1, [pc, #176]	; (20bc <STACK_SIZE+0xbc>)
    200c:	68fb      	ldr	r3, [r7, #12]
    200e:	2207      	movs	r2, #7
    2010:	0018      	movs	r0, r3
    2012:	4b18      	ldr	r3, [pc, #96]	; (2074 <STACK_SIZE+0x74>)
    2014:	4798      	blx	r3
    2016:	1e03      	subs	r3, r0, #0
    2018:	d10f      	bne.n	203a <STACK_SIZE+0x3a>
	{
		partyrev2 = false;
    201a:	4b27      	ldr	r3, [pc, #156]	; (20b8 <STACK_SIZE+0xb8>)
    201c:	2200      	movs	r2, #0
    201e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2020:	68fb      	ldr	r3, [r7, #12]
    2022:	0018      	movs	r0, r3
    2024:	4b1d      	ldr	r3, [pc, #116]	; (209c <STACK_SIZE+0x9c>)
    2026:	4798      	blx	r3
		ble_uart_write(" - ");
    2028:	4b1d      	ldr	r3, [pc, #116]	; (20a0 <STACK_SIZE+0xa0>)
    202a:	0018      	movs	r0, r3
    202c:	4b1b      	ldr	r3, [pc, #108]	; (209c <STACK_SIZE+0x9c>)
    202e:	4798      	blx	r3
		ble_uart_write("ACK");
    2030:	4b1c      	ldr	r3, [pc, #112]	; (20a4 <STACK_SIZE+0xa4>)
    2032:	0018      	movs	r0, r3
    2034:	4b19      	ldr	r3, [pc, #100]	; (209c <STACK_SIZE+0x9c>)
    2036:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2038:	e016      	b.n	2068 <STACK_SIZE+0x68>
		partyrev2 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,MASTER_TEST,sizeof(MASTER_TEST)-1) == 0)
    203a:	4921      	ldr	r1, [pc, #132]	; (20c0 <STACK_SIZE+0xc0>)
    203c:	68fb      	ldr	r3, [r7, #12]
    203e:	220a      	movs	r2, #10
    2040:	0018      	movs	r0, r3
    2042:	4b0c      	ldr	r3, [pc, #48]	; (2074 <STACK_SIZE+0x74>)
    2044:	4798      	blx	r3
    2046:	1e03      	subs	r3, r0, #0
    2048:	d10e      	bne.n	2068 <STACK_SIZE+0x68>
	{
		ble_uart_write(buffer);
    204a:	68fb      	ldr	r3, [r7, #12]
    204c:	0018      	movs	r0, r3
    204e:	4b13      	ldr	r3, [pc, #76]	; (209c <STACK_SIZE+0x9c>)
    2050:	4798      	blx	r3
		ble_uart_write(" - ");
    2052:	4b13      	ldr	r3, [pc, #76]	; (20a0 <STACK_SIZE+0xa0>)
    2054:	0018      	movs	r0, r3
    2056:	4b11      	ldr	r3, [pc, #68]	; (209c <STACK_SIZE+0x9c>)
    2058:	4798      	blx	r3
		ble_uart_write("ACK");
    205a:	4b12      	ldr	r3, [pc, #72]	; (20a4 <STACK_SIZE+0xa4>)
    205c:	0018      	movs	r0, r3
    205e:	4b0f      	ldr	r3, [pc, #60]	; (209c <STACK_SIZE+0x9c>)
    2060:	4798      	blx	r3
		execute_order_66 = true;
    2062:	4b18      	ldr	r3, [pc, #96]	; (20c4 <STACK_SIZE+0xc4>)
    2064:	2201      	movs	r2, #1
    2066:	701a      	strb	r2, [r3, #0]
	}
}
    2068:	46c0      	nop			; (mov r8, r8)
    206a:	46bd      	mov	sp, r7
    206c:	b019      	add	sp, #100	; 0x64
    206e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2070:	00006d88 	.word	0x00006d88
    2074:	000058b7 	.word	0x000058b7
    2078:	000009c4 	.word	0x000009c4
    207c:	00006d94 	.word	0x00006d94
    2080:	00005855 	.word	0x00005855
    2084:	20000288 	.word	0x20000288
    2088:	00006da0 	.word	0x00006da0
    208c:	00006dac 	.word	0x00006dac
    2090:	00006db8 	.word	0x00006db8
    2094:	20000283 	.word	0x20000283
    2098:	20000280 	.word	0x20000280
    209c:	00000dbd 	.word	0x00000dbd
    20a0:	00006ac0 	.word	0x00006ac0
    20a4:	00006ac4 	.word	0x00006ac4
    20a8:	00006dc0 	.word	0x00006dc0
    20ac:	00006dc8 	.word	0x00006dc8
    20b0:	00006dd0 	.word	0x00006dd0
    20b4:	200006bb 	.word	0x200006bb
    20b8:	20000281 	.word	0x20000281
    20bc:	00006ddc 	.word	0x00006ddc
    20c0:	00006de4 	.word	0x00006de4
    20c4:	20000740 	.word	0x20000740

000020c8 <update_all_ports>:

void update_all_ports()
{
    20c8:	b580      	push	{r7, lr}
    20ca:	b082      	sub	sp, #8
    20cc:	af00      	add	r7, sp, #0
	if (!port_update_ongoing)
    20ce:	4b27      	ldr	r3, [pc, #156]	; (216c <update_all_ports+0xa4>)
    20d0:	781b      	ldrb	r3, [r3, #0]
    20d2:	2201      	movs	r2, #1
    20d4:	4053      	eors	r3, r2
    20d6:	b2db      	uxtb	r3, r3
    20d8:	2b00      	cmp	r3, #0
    20da:	d042      	beq.n	2162 <update_all_ports+0x9a>
	{
		port_update_ongoing = true;
    20dc:	4b23      	ldr	r3, [pc, #140]	; (216c <update_all_ports+0xa4>)
    20de:	2201      	movs	r2, #1
    20e0:	701a      	strb	r2, [r3, #0]
		init_all_ports();
    20e2:	4b23      	ldr	r3, [pc, #140]	; (2170 <update_all_ports+0xa8>)
    20e4:	4798      	blx	r3
		for (int i=0;i<8;i++)
    20e6:	2300      	movs	r3, #0
    20e8:	607b      	str	r3, [r7, #4]
    20ea:	e034      	b.n	2156 <update_all_ports+0x8e>
		{
			mcp23017_data.devices[i].outputs.pa7 = 1;
    20ec:	4a21      	ldr	r2, [pc, #132]	; (2174 <update_all_ports+0xac>)
    20ee:	687b      	ldr	r3, [r7, #4]
    20f0:	2108      	movs	r1, #8
    20f2:	011b      	lsls	r3, r3, #4
    20f4:	18d3      	adds	r3, r2, r3
    20f6:	185b      	adds	r3, r3, r1
    20f8:	781a      	ldrb	r2, [r3, #0]
    20fa:	2180      	movs	r1, #128	; 0x80
    20fc:	4249      	negs	r1, r1
    20fe:	430a      	orrs	r2, r1
    2100:	701a      	strb	r2, [r3, #0]
			mcp23017_data.devices[i].outputs.pb7 = 1;
    2102:	4a1c      	ldr	r2, [pc, #112]	; (2174 <update_all_ports+0xac>)
    2104:	687b      	ldr	r3, [r7, #4]
    2106:	2108      	movs	r1, #8
    2108:	011b      	lsls	r3, r3, #4
    210a:	18d3      	adds	r3, r2, r3
    210c:	185b      	adds	r3, r3, r1
    210e:	785a      	ldrb	r2, [r3, #1]
    2110:	2180      	movs	r1, #128	; 0x80
    2112:	4249      	negs	r1, r1
    2114:	430a      	orrs	r2, r1
    2116:	705a      	strb	r2, [r3, #1]
			mcp23017_data.devices[i].status = mcp23017_set_pins(MCP23017_I2C_ADDR_000+i,mcp23017_data.devices[i].outputs.ports[0],mcp23017_data.devices[i].outputs.ports[1]);
    2118:	687b      	ldr	r3, [r7, #4]
    211a:	b2db      	uxtb	r3, r3
    211c:	3320      	adds	r3, #32
    211e:	b2d8      	uxtb	r0, r3
    2120:	4a14      	ldr	r2, [pc, #80]	; (2174 <update_all_ports+0xac>)
    2122:	687b      	ldr	r3, [r7, #4]
    2124:	011b      	lsls	r3, r3, #4
    2126:	18d3      	adds	r3, r2, r3
    2128:	3308      	adds	r3, #8
    212a:	7819      	ldrb	r1, [r3, #0]
    212c:	4a11      	ldr	r2, [pc, #68]	; (2174 <update_all_ports+0xac>)
    212e:	687b      	ldr	r3, [r7, #4]
    2130:	011b      	lsls	r3, r3, #4
    2132:	18d3      	adds	r3, r2, r3
    2134:	3309      	adds	r3, #9
    2136:	781b      	ldrb	r3, [r3, #0]
    2138:	001a      	movs	r2, r3
    213a:	4b0f      	ldr	r3, [pc, #60]	; (2178 <update_all_ports+0xb0>)
    213c:	4798      	blx	r3
    213e:	0003      	movs	r3, r0
    2140:	0019      	movs	r1, r3
    2142:	4a0c      	ldr	r2, [pc, #48]	; (2174 <update_all_ports+0xac>)
    2144:	687b      	ldr	r3, [r7, #4]
    2146:	011b      	lsls	r3, r3, #4
    2148:	18d3      	adds	r3, r2, r3
    214a:	3303      	adds	r3, #3
    214c:	1c0a      	adds	r2, r1, #0
    214e:	701a      	strb	r2, [r3, #0]
{
	if (!port_update_ongoing)
	{
		port_update_ongoing = true;
		init_all_ports();
		for (int i=0;i<8;i++)
    2150:	687b      	ldr	r3, [r7, #4]
    2152:	3301      	adds	r3, #1
    2154:	607b      	str	r3, [r7, #4]
    2156:	687b      	ldr	r3, [r7, #4]
    2158:	2b07      	cmp	r3, #7
    215a:	ddc7      	ble.n	20ec <update_all_ports+0x24>
		{
			mcp23017_data.devices[i].outputs.pa7 = 1;
			mcp23017_data.devices[i].outputs.pb7 = 1;
			mcp23017_data.devices[i].status = mcp23017_set_pins(MCP23017_I2C_ADDR_000+i,mcp23017_data.devices[i].outputs.ports[0],mcp23017_data.devices[i].outputs.ports[1]);
		}
		port_update_ongoing = false;
    215c:	4b03      	ldr	r3, [pc, #12]	; (216c <update_all_ports+0xa4>)
    215e:	2200      	movs	r2, #0
    2160:	701a      	strb	r2, [r3, #0]
	}
}
    2162:	46c0      	nop			; (mov r8, r8)
    2164:	46bd      	mov	sp, r7
    2166:	b002      	add	sp, #8
    2168:	bd80      	pop	{r7, pc}
    216a:	46c0      	nop			; (mov r8, r8)
    216c:	200006b3 	.word	0x200006b3
    2170:	00003045 	.word	0x00003045
    2174:	200000e0 	.word	0x200000e0
    2178:	0000311d 	.word	0x0000311d

0000217c <party_lights>:
	}
}


void party_lights(uint16_t party_vals[])
{
    217c:	b590      	push	{r4, r7, lr}
    217e:	b083      	sub	sp, #12
    2180:	af00      	add	r7, sp, #0
    2182:	6078      	str	r0, [r7, #4]
	if (party_vals[0] > party_thresholds[0])
    2184:	687b      	ldr	r3, [r7, #4]
    2186:	881a      	ldrh	r2, [r3, #0]
    2188:	4b94      	ldr	r3, [pc, #592]	; (23dc <party_lights+0x260>)
    218a:	881b      	ldrh	r3, [r3, #0]
    218c:	429a      	cmp	r2, r3
    218e:	d91e      	bls.n	21ce <party_lights+0x52>
	{
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR,SUB_LEFT_PIN,true);
    2190:	2301      	movs	r3, #1
    2192:	2203      	movs	r2, #3
    2194:	2103      	movs	r1, #3
    2196:	2000      	movs	r0, #0
    2198:	4c91      	ldr	r4, [pc, #580]	; (23e0 <party_lights+0x264>)
    219a:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR,SUB_RIGHT_PIN,true);
    219c:	2301      	movs	r3, #1
    219e:	2204      	movs	r2, #4
    21a0:	2103      	movs	r1, #3
    21a2:	2000      	movs	r0, #0
    21a4:	4c8e      	ldr	r4, [pc, #568]	; (23e0 <party_lights+0x264>)
    21a6:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    21a8:	2301      	movs	r3, #1
    21aa:	2201      	movs	r2, #1
    21ac:	2104      	movs	r1, #4
    21ae:	2000      	movs	r0, #0
    21b0:	4c8b      	ldr	r4, [pc, #556]	; (23e0 <party_lights+0x264>)
    21b2:	47a0      	blx	r4
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    21b4:	2301      	movs	r3, #1
    21b6:	2201      	movs	r2, #1
    21b8:	2103      	movs	r1, #3
    21ba:	2000      	movs	r0, #0
    21bc:	4c88      	ldr	r4, [pc, #544]	; (23e0 <party_lights+0x264>)
    21be:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,true);
    21c0:	2301      	movs	r3, #1
    21c2:	2204      	movs	r2, #4
    21c4:	2105      	movs	r1, #5
    21c6:	2000      	movs	r0, #0
    21c8:	4c85      	ldr	r4, [pc, #532]	; (23e0 <party_lights+0x264>)
    21ca:	47a0      	blx	r4
    21cc:	e01d      	b.n	220a <party_lights+0x8e>
	}
	else
	{
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR, SUB_LEFT_PIN,false);
    21ce:	2300      	movs	r3, #0
    21d0:	2203      	movs	r2, #3
    21d2:	2103      	movs	r1, #3
    21d4:	2000      	movs	r0, #0
    21d6:	4c82      	ldr	r4, [pc, #520]	; (23e0 <party_lights+0x264>)
    21d8:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR, SUB_RIGHT_PIN,false);
    21da:	2300      	movs	r3, #0
    21dc:	2204      	movs	r2, #4
    21de:	2103      	movs	r1, #3
    21e0:	2000      	movs	r0, #0
    21e2:	4c7f      	ldr	r4, [pc, #508]	; (23e0 <party_lights+0x264>)
    21e4:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    21e6:	2300      	movs	r3, #0
    21e8:	2201      	movs	r2, #1
    21ea:	2104      	movs	r1, #4
    21ec:	2000      	movs	r0, #0
    21ee:	4c7c      	ldr	r4, [pc, #496]	; (23e0 <party_lights+0x264>)
    21f0:	47a0      	blx	r4
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    21f2:	2300      	movs	r3, #0
    21f4:	2201      	movs	r2, #1
    21f6:	2103      	movs	r1, #3
    21f8:	2000      	movs	r0, #0
    21fa:	4c79      	ldr	r4, [pc, #484]	; (23e0 <party_lights+0x264>)
    21fc:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,false);
    21fe:	2300      	movs	r3, #0
    2200:	2204      	movs	r2, #4
    2202:	2105      	movs	r1, #5
    2204:	2000      	movs	r0, #0
    2206:	4c76      	ldr	r4, [pc, #472]	; (23e0 <party_lights+0x264>)
    2208:	47a0      	blx	r4
	}
	if (party_vals[1] > party_thresholds[1])
    220a:	687b      	ldr	r3, [r7, #4]
    220c:	3302      	adds	r3, #2
    220e:	881a      	ldrh	r2, [r3, #0]
    2210:	4b72      	ldr	r3, [pc, #456]	; (23dc <party_lights+0x260>)
    2212:	885b      	ldrh	r3, [r3, #2]
    2214:	429a      	cmp	r2, r3
    2216:	d918      	bls.n	224a <party_lights+0xce>
	{
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    2218:	2301      	movs	r3, #1
    221a:	2200      	movs	r2, #0
    221c:	2102      	movs	r1, #2
    221e:	2000      	movs	r0, #0
    2220:	4c6f      	ldr	r4, [pc, #444]	; (23e0 <party_lights+0x264>)
    2222:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    2224:	2301      	movs	r3, #1
    2226:	2200      	movs	r2, #0
    2228:	2101      	movs	r1, #1
    222a:	2000      	movs	r0, #0
    222c:	4c6c      	ldr	r4, [pc, #432]	; (23e0 <party_lights+0x264>)
    222e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    2230:	2301      	movs	r3, #1
    2232:	2200      	movs	r2, #0
    2234:	2104      	movs	r1, #4
    2236:	2000      	movs	r0, #0
    2238:	4c69      	ldr	r4, [pc, #420]	; (23e0 <party_lights+0x264>)
    223a:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    223c:	2301      	movs	r3, #1
    223e:	2200      	movs	r2, #0
    2240:	2103      	movs	r1, #3
    2242:	2000      	movs	r0, #0
    2244:	4c66      	ldr	r4, [pc, #408]	; (23e0 <party_lights+0x264>)
    2246:	47a0      	blx	r4
    2248:	e017      	b.n	227a <party_lights+0xfe>
	}
	else
	{
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,false);
    224a:	2300      	movs	r3, #0
    224c:	2200      	movs	r2, #0
    224e:	2102      	movs	r1, #2
    2250:	2000      	movs	r0, #0
    2252:	4c63      	ldr	r4, [pc, #396]	; (23e0 <party_lights+0x264>)
    2254:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,false);
    2256:	2300      	movs	r3, #0
    2258:	2200      	movs	r2, #0
    225a:	2101      	movs	r1, #1
    225c:	2000      	movs	r0, #0
    225e:	4c60      	ldr	r4, [pc, #384]	; (23e0 <party_lights+0x264>)
    2260:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    2262:	2300      	movs	r3, #0
    2264:	2200      	movs	r2, #0
    2266:	2104      	movs	r1, #4
    2268:	2000      	movs	r0, #0
    226a:	4c5d      	ldr	r4, [pc, #372]	; (23e0 <party_lights+0x264>)
    226c:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    226e:	2300      	movs	r3, #0
    2270:	2200      	movs	r2, #0
    2272:	2103      	movs	r1, #3
    2274:	2000      	movs	r0, #0
    2276:	4c5a      	ldr	r4, [pc, #360]	; (23e0 <party_lights+0x264>)
    2278:	47a0      	blx	r4
	}
	if (party_vals[2] > party_thresholds[2])
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	3304      	adds	r3, #4
    227e:	881a      	ldrh	r2, [r3, #0]
    2280:	4b56      	ldr	r3, [pc, #344]	; (23dc <party_lights+0x260>)
    2282:	889b      	ldrh	r3, [r3, #4]
    2284:	429a      	cmp	r2, r3
    2286:	d90c      	bls.n	22a2 <party_lights+0x126>
	{
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    2288:	2301      	movs	r3, #1
    228a:	2201      	movs	r2, #1
    228c:	2102      	movs	r1, #2
    228e:	2000      	movs	r0, #0
    2290:	4c53      	ldr	r4, [pc, #332]	; (23e0 <party_lights+0x264>)
    2292:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    2294:	2301      	movs	r3, #1
    2296:	2201      	movs	r2, #1
    2298:	2101      	movs	r1, #1
    229a:	2000      	movs	r0, #0
    229c:	4c50      	ldr	r4, [pc, #320]	; (23e0 <party_lights+0x264>)
    229e:	47a0      	blx	r4
    22a0:	e00b      	b.n	22ba <party_lights+0x13e>
	}
	else
	{
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    22a2:	2300      	movs	r3, #0
    22a4:	2201      	movs	r2, #1
    22a6:	2102      	movs	r1, #2
    22a8:	2000      	movs	r0, #0
    22aa:	4c4d      	ldr	r4, [pc, #308]	; (23e0 <party_lights+0x264>)
    22ac:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    22ae:	2300      	movs	r3, #0
    22b0:	2201      	movs	r2, #1
    22b2:	2101      	movs	r1, #1
    22b4:	2000      	movs	r0, #0
    22b6:	4c4a      	ldr	r4, [pc, #296]	; (23e0 <party_lights+0x264>)
    22b8:	47a0      	blx	r4
	}
	if (party_vals[3] > party_thresholds[3])
    22ba:	687b      	ldr	r3, [r7, #4]
    22bc:	3306      	adds	r3, #6
    22be:	881a      	ldrh	r2, [r3, #0]
    22c0:	4b46      	ldr	r3, [pc, #280]	; (23dc <party_lights+0x260>)
    22c2:	88db      	ldrh	r3, [r3, #6]
    22c4:	429a      	cmp	r2, r3
    22c6:	d912      	bls.n	22ee <party_lights+0x172>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    22c8:	2301      	movs	r3, #1
    22ca:	2202      	movs	r2, #2
    22cc:	2102      	movs	r1, #2
    22ce:	2000      	movs	r0, #0
    22d0:	4c43      	ldr	r4, [pc, #268]	; (23e0 <party_lights+0x264>)
    22d2:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    22d4:	2301      	movs	r3, #1
    22d6:	2202      	movs	r2, #2
    22d8:	2101      	movs	r1, #1
    22da:	2000      	movs	r0, #0
    22dc:	4c40      	ldr	r4, [pc, #256]	; (23e0 <party_lights+0x264>)
    22de:	47a0      	blx	r4
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,true);
    22e0:	2301      	movs	r3, #1
    22e2:	2203      	movs	r2, #3
    22e4:	2105      	movs	r1, #5
    22e6:	2000      	movs	r0, #0
    22e8:	4c3d      	ldr	r4, [pc, #244]	; (23e0 <party_lights+0x264>)
    22ea:	47a0      	blx	r4
    22ec:	e011      	b.n	2312 <party_lights+0x196>
	}
	else
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    22ee:	2300      	movs	r3, #0
    22f0:	2202      	movs	r2, #2
    22f2:	2102      	movs	r1, #2
    22f4:	2000      	movs	r0, #0
    22f6:	4c3a      	ldr	r4, [pc, #232]	; (23e0 <party_lights+0x264>)
    22f8:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    22fa:	2300      	movs	r3, #0
    22fc:	2202      	movs	r2, #2
    22fe:	2101      	movs	r1, #1
    2300:	2000      	movs	r0, #0
    2302:	4c37      	ldr	r4, [pc, #220]	; (23e0 <party_lights+0x264>)
    2304:	47a0      	blx	r4
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,false);
    2306:	2300      	movs	r3, #0
    2308:	2203      	movs	r2, #3
    230a:	2105      	movs	r1, #5
    230c:	2000      	movs	r0, #0
    230e:	4c34      	ldr	r4, [pc, #208]	; (23e0 <party_lights+0x264>)
    2310:	47a0      	blx	r4

	}
	if (party_vals[4] > party_thresholds[4])
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	3308      	adds	r3, #8
    2316:	881a      	ldrh	r2, [r3, #0]
    2318:	4b30      	ldr	r3, [pc, #192]	; (23dc <party_lights+0x260>)
    231a:	891b      	ldrh	r3, [r3, #8]
    231c:	429a      	cmp	r2, r3
    231e:	d912      	bls.n	2346 <party_lights+0x1ca>
	{
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    2320:	2301      	movs	r3, #1
    2322:	2202      	movs	r2, #2
    2324:	2104      	movs	r1, #4
    2326:	2000      	movs	r0, #0
    2328:	4c2d      	ldr	r4, [pc, #180]	; (23e0 <party_lights+0x264>)
    232a:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    232c:	2301      	movs	r3, #1
    232e:	2202      	movs	r2, #2
    2330:	2103      	movs	r1, #3
    2332:	2000      	movs	r0, #0
    2334:	4c2a      	ldr	r4, [pc, #168]	; (23e0 <party_lights+0x264>)
    2336:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,true);
    2338:	2301      	movs	r3, #1
    233a:	2202      	movs	r2, #2
    233c:	2105      	movs	r1, #5
    233e:	2000      	movs	r0, #0
    2340:	4c27      	ldr	r4, [pc, #156]	; (23e0 <party_lights+0x264>)
    2342:	47a0      	blx	r4
    2344:	e011      	b.n	236a <party_lights+0x1ee>
	}
	else
	{
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,false);
    2346:	2300      	movs	r3, #0
    2348:	2202      	movs	r2, #2
    234a:	2104      	movs	r1, #4
    234c:	2000      	movs	r0, #0
    234e:	4c24      	ldr	r4, [pc, #144]	; (23e0 <party_lights+0x264>)
    2350:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,false);
    2352:	2300      	movs	r3, #0
    2354:	2202      	movs	r2, #2
    2356:	2103      	movs	r1, #3
    2358:	2000      	movs	r0, #0
    235a:	4c21      	ldr	r4, [pc, #132]	; (23e0 <party_lights+0x264>)
    235c:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,false);
    235e:	2300      	movs	r3, #0
    2360:	2202      	movs	r2, #2
    2362:	2105      	movs	r1, #5
    2364:	2000      	movs	r0, #0
    2366:	4c1e      	ldr	r4, [pc, #120]	; (23e0 <party_lights+0x264>)
    2368:	47a0      	blx	r4
	}
	if (party_vals[5] > party_thresholds[5])
    236a:	687b      	ldr	r3, [r7, #4]
    236c:	330a      	adds	r3, #10
    236e:	881a      	ldrh	r2, [r3, #0]
    2370:	4b1a      	ldr	r3, [pc, #104]	; (23dc <party_lights+0x260>)
    2372:	895b      	ldrh	r3, [r3, #10]
    2374:	429a      	cmp	r2, r3
    2376:	d90c      	bls.n	2392 <party_lights+0x216>
	{
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    2378:	2301      	movs	r3, #1
    237a:	2203      	movs	r2, #3
    237c:	2101      	movs	r1, #1
    237e:	2000      	movs	r0, #0
    2380:	4c17      	ldr	r4, [pc, #92]	; (23e0 <party_lights+0x264>)
    2382:	47a0      	blx	r4
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    2384:	2301      	movs	r3, #1
    2386:	2203      	movs	r2, #3
    2388:	2102      	movs	r1, #2
    238a:	2000      	movs	r0, #0
    238c:	4c14      	ldr	r4, [pc, #80]	; (23e0 <party_lights+0x264>)
    238e:	47a0      	blx	r4
    2390:	e00b      	b.n	23aa <party_lights+0x22e>
	}
	else
	{
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    2392:	2300      	movs	r3, #0
    2394:	2203      	movs	r2, #3
    2396:	2101      	movs	r1, #1
    2398:	2000      	movs	r0, #0
    239a:	4c11      	ldr	r4, [pc, #68]	; (23e0 <party_lights+0x264>)
    239c:	47a0      	blx	r4
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    239e:	2300      	movs	r3, #0
    23a0:	2203      	movs	r2, #3
    23a2:	2102      	movs	r1, #2
    23a4:	2000      	movs	r0, #0
    23a6:	4c0e      	ldr	r4, [pc, #56]	; (23e0 <party_lights+0x264>)
    23a8:	47a0      	blx	r4
	}
	if (party_vals[6] > party_thresholds[6])
    23aa:	687b      	ldr	r3, [r7, #4]
    23ac:	330c      	adds	r3, #12
    23ae:	881a      	ldrh	r2, [r3, #0]
    23b0:	4b0a      	ldr	r3, [pc, #40]	; (23dc <party_lights+0x260>)
    23b2:	899b      	ldrh	r3, [r3, #12]
    23b4:	429a      	cmp	r2, r3
    23b6:	d906      	bls.n	23c6 <party_lights+0x24a>
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    23b8:	2301      	movs	r3, #1
    23ba:	2204      	movs	r2, #4
    23bc:	2101      	movs	r1, #1
    23be:	2000      	movs	r0, #0
    23c0:	4c07      	ldr	r4, [pc, #28]	; (23e0 <party_lights+0x264>)
    23c2:	47a0      	blx	r4
	}
	else
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
	}
}
    23c4:	e005      	b.n	23d2 <party_lights+0x256>
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
	}
	else
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    23c6:	2300      	movs	r3, #0
    23c8:	2204      	movs	r2, #4
    23ca:	2101      	movs	r1, #1
    23cc:	2000      	movs	r0, #0
    23ce:	4c04      	ldr	r4, [pc, #16]	; (23e0 <party_lights+0x264>)
    23d0:	47a0      	blx	r4
	}
}
    23d2:	46c0      	nop			; (mov r8, r8)
    23d4:	46bd      	mov	sp, r7
    23d6:	b003      	add	sp, #12
    23d8:	bd90      	pop	{r4, r7, pc}
    23da:	46c0      	nop			; (mov r8, r8)
    23dc:	20000288 	.word	0x20000288
    23e0:	00002c75 	.word	0x00002c75

000023e4 <flashy_flash1>:
	configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,party_vals[band]>party_thresholds[band]+300);
	configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,party_vals[band]>party_thresholds[band]+300);
}

void flashy_flash1()
{
    23e4:	b5b0      	push	{r4, r5, r7, lr}
    23e6:	af00      	add	r7, sp, #0
	static uint8_t state = 0;
	switch(state)
    23e8:	4b48      	ldr	r3, [pc, #288]	; (250c <flashy_flash1+0x128>)
    23ea:	781b      	ldrb	r3, [r3, #0]
    23ec:	2b0c      	cmp	r3, #12
    23ee:	d900      	bls.n	23f2 <flashy_flash1+0xe>
    23f0:	e07c      	b.n	24ec <flashy_flash1+0x108>
    23f2:	009a      	lsls	r2, r3, #2
    23f4:	4b46      	ldr	r3, [pc, #280]	; (2510 <flashy_flash1+0x12c>)
    23f6:	18d3      	adds	r3, r2, r3
    23f8:	681b      	ldr	r3, [r3, #0]
    23fa:	469f      	mov	pc, r3
	{
		case 0:
			reset_all_lights();
    23fc:	4b45      	ldr	r3, [pc, #276]	; (2514 <flashy_flash1+0x130>)
    23fe:	4798      	blx	r3
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    2400:	2301      	movs	r3, #1
    2402:	2201      	movs	r2, #1
    2404:	2102      	movs	r1, #2
    2406:	2000      	movs	r0, #0
    2408:	4c43      	ldr	r4, [pc, #268]	; (2518 <flashy_flash1+0x134>)
    240a:	47a0      	blx	r4
			break;
    240c:	e074      	b.n	24f8 <flashy_flash1+0x114>
		case 1:
			reset_all_lights();
    240e:	4b41      	ldr	r3, [pc, #260]	; (2514 <flashy_flash1+0x130>)
    2410:	4798      	blx	r3
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    2412:	2301      	movs	r3, #1
    2414:	2202      	movs	r2, #2
    2416:	2102      	movs	r1, #2
    2418:	2000      	movs	r0, #0
    241a:	4c3f      	ldr	r4, [pc, #252]	; (2518 <flashy_flash1+0x134>)
    241c:	47a0      	blx	r4
			break;
    241e:	e06b      	b.n	24f8 <flashy_flash1+0x114>
		case 2:
			reset_all_lights();
    2420:	4b3c      	ldr	r3, [pc, #240]	; (2514 <flashy_flash1+0x130>)
    2422:	4798      	blx	r3
			configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    2424:	2301      	movs	r3, #1
    2426:	2200      	movs	r2, #0
    2428:	2102      	movs	r1, #2
    242a:	2000      	movs	r0, #0
    242c:	4c3a      	ldr	r4, [pc, #232]	; (2518 <flashy_flash1+0x134>)
    242e:	47a0      	blx	r4
			break;
    2430:	e062      	b.n	24f8 <flashy_flash1+0x114>
		case 3:
			reset_all_lights();
    2432:	4b38      	ldr	r3, [pc, #224]	; (2514 <flashy_flash1+0x130>)
    2434:	4798      	blx	r3
			configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    2436:	2301      	movs	r3, #1
    2438:	2200      	movs	r2, #0
    243a:	2101      	movs	r1, #1
    243c:	2000      	movs	r0, #0
    243e:	4c36      	ldr	r4, [pc, #216]	; (2518 <flashy_flash1+0x134>)
    2440:	47a0      	blx	r4
			state++;
    2442:	4b32      	ldr	r3, [pc, #200]	; (250c <flashy_flash1+0x128>)
    2444:	781b      	ldrb	r3, [r3, #0]
    2446:	3301      	adds	r3, #1
    2448:	b2da      	uxtb	r2, r3
    244a:	4b30      	ldr	r3, [pc, #192]	; (250c <flashy_flash1+0x128>)
    244c:	701a      	strb	r2, [r3, #0]
			break;
    244e:	e053      	b.n	24f8 <flashy_flash1+0x114>
		case 4:
			reset_all_lights();
    2450:	4b30      	ldr	r3, [pc, #192]	; (2514 <flashy_flash1+0x130>)
    2452:	4798      	blx	r3
			configure_pin(HIGH_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    2454:	2301      	movs	r3, #1
    2456:	2201      	movs	r2, #1
    2458:	2101      	movs	r1, #1
    245a:	2000      	movs	r0, #0
    245c:	4c2e      	ldr	r4, [pc, #184]	; (2518 <flashy_flash1+0x134>)
    245e:	47a0      	blx	r4
			break;
    2460:	e04a      	b.n	24f8 <flashy_flash1+0x114>
		case 5:
			reset_all_lights();
    2462:	4b2c      	ldr	r3, [pc, #176]	; (2514 <flashy_flash1+0x130>)
    2464:	4798      	blx	r3
			configure_pin(LOW_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    2466:	2301      	movs	r3, #1
    2468:	2202      	movs	r2, #2
    246a:	2101      	movs	r1, #1
    246c:	2000      	movs	r0, #0
    246e:	4c2a      	ldr	r4, [pc, #168]	; (2518 <flashy_flash1+0x134>)
    2470:	47a0      	blx	r4
			break;
    2472:	e041      	b.n	24f8 <flashy_flash1+0x114>
		case 6:
			reset_all_lights();
    2474:	4b27      	ldr	r3, [pc, #156]	; (2514 <flashy_flash1+0x130>)
    2476:	4798      	blx	r3
			configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    2478:	2301      	movs	r3, #1
    247a:	2202      	movs	r2, #2
    247c:	2103      	movs	r1, #3
    247e:	2000      	movs	r0, #0
    2480:	4c25      	ldr	r4, [pc, #148]	; (2518 <flashy_flash1+0x134>)
    2482:	47a0      	blx	r4
			break;
    2484:	e038      	b.n	24f8 <flashy_flash1+0x114>
		case 7:
			reset_all_lights();
    2486:	4b23      	ldr	r3, [pc, #140]	; (2514 <flashy_flash1+0x130>)
    2488:	4798      	blx	r3
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    248a:	2301      	movs	r3, #1
    248c:	2201      	movs	r2, #1
    248e:	2103      	movs	r1, #3
    2490:	2000      	movs	r0, #0
    2492:	4c21      	ldr	r4, [pc, #132]	; (2518 <flashy_flash1+0x134>)
    2494:	47a0      	blx	r4
			break;
    2496:	e02f      	b.n	24f8 <flashy_flash1+0x114>
		case 8:
			reset_all_lights();
    2498:	4b1e      	ldr	r3, [pc, #120]	; (2514 <flashy_flash1+0x130>)
    249a:	4798      	blx	r3
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    249c:	2301      	movs	r3, #1
    249e:	2200      	movs	r2, #0
    24a0:	2103      	movs	r1, #3
    24a2:	2000      	movs	r0, #0
    24a4:	4c1c      	ldr	r4, [pc, #112]	; (2518 <flashy_flash1+0x134>)
    24a6:	47a0      	blx	r4
			break;
    24a8:	e026      	b.n	24f8 <flashy_flash1+0x114>
		case 9:
			reset_all_lights();
    24aa:	4b1a      	ldr	r3, [pc, #104]	; (2514 <flashy_flash1+0x130>)
    24ac:	4798      	blx	r3
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    24ae:	2301      	movs	r3, #1
    24b0:	2200      	movs	r2, #0
    24b2:	2104      	movs	r1, #4
    24b4:	2000      	movs	r0, #0
    24b6:	4c18      	ldr	r4, [pc, #96]	; (2518 <flashy_flash1+0x134>)
    24b8:	47a0      	blx	r4
			break;
    24ba:	e01d      	b.n	24f8 <flashy_flash1+0x114>
		case 10:
			reset_all_lights();
    24bc:	4b15      	ldr	r3, [pc, #84]	; (2514 <flashy_flash1+0x130>)
    24be:	4798      	blx	r3
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    24c0:	2301      	movs	r3, #1
    24c2:	2201      	movs	r2, #1
    24c4:	2104      	movs	r1, #4
    24c6:	2000      	movs	r0, #0
    24c8:	4c13      	ldr	r4, [pc, #76]	; (2518 <flashy_flash1+0x134>)
    24ca:	47a0      	blx	r4
			break;
    24cc:	e014      	b.n	24f8 <flashy_flash1+0x114>
		case 11:
			reset_all_lights();
    24ce:	4b11      	ldr	r3, [pc, #68]	; (2514 <flashy_flash1+0x130>)
    24d0:	4798      	blx	r3
			configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    24d2:	2301      	movs	r3, #1
    24d4:	2202      	movs	r2, #2
    24d6:	2104      	movs	r1, #4
    24d8:	2000      	movs	r0, #0
    24da:	4c0f      	ldr	r4, [pc, #60]	; (2518 <flashy_flash1+0x134>)
    24dc:	47a0      	blx	r4
			break;
    24de:	e00b      	b.n	24f8 <flashy_flash1+0x114>
		case 12:
			reset_all_lights();
    24e0:	4b0c      	ldr	r3, [pc, #48]	; (2514 <flashy_flash1+0x130>)
    24e2:	4798      	blx	r3
			state = 0;
    24e4:	4b09      	ldr	r3, [pc, #36]	; (250c <flashy_flash1+0x128>)
    24e6:	2200      	movs	r2, #0
    24e8:	701a      	strb	r2, [r3, #0]
			break;
    24ea:	e005      	b.n	24f8 <flashy_flash1+0x114>
		default:
			reset_all_lights();
    24ec:	4b09      	ldr	r3, [pc, #36]	; (2514 <flashy_flash1+0x130>)
    24ee:	4798      	blx	r3
			state = 0;
    24f0:	4b06      	ldr	r3, [pc, #24]	; (250c <flashy_flash1+0x128>)
    24f2:	2200      	movs	r2, #0
    24f4:	701a      	strb	r2, [r3, #0]
			break;
    24f6:	46c0      	nop			; (mov r8, r8)
	}
	state++;
    24f8:	4b04      	ldr	r3, [pc, #16]	; (250c <flashy_flash1+0x128>)
    24fa:	781b      	ldrb	r3, [r3, #0]
    24fc:	3301      	adds	r3, #1
    24fe:	b2da      	uxtb	r2, r3
    2500:	4b02      	ldr	r3, [pc, #8]	; (250c <flashy_flash1+0x128>)
    2502:	701a      	strb	r2, [r3, #0]
}
    2504:	46c0      	nop			; (mov r8, r8)
    2506:	46bd      	mov	sp, r7
    2508:	bdb0      	pop	{r4, r5, r7, pc}
    250a:	46c0      	nop			; (mov r8, r8)
    250c:	200001ec 	.word	0x200001ec
    2510:	00006e2c 	.word	0x00006e2c
    2514:	000029fd 	.word	0x000029fd
    2518:	00002c75 	.word	0x00002c75

0000251c <flashy_flash2>:

void flashy_flash2()
{
    251c:	b5b0      	push	{r4, r5, r7, lr}
    251e:	af00      	add	r7, sp, #0
	static uint8_t state = 0;
	switch(state)
    2520:	4b8e      	ldr	r3, [pc, #568]	; (275c <flashy_flash2+0x240>)
    2522:	781b      	ldrb	r3, [r3, #0]
    2524:	2b0a      	cmp	r3, #10
    2526:	d900      	bls.n	252a <flashy_flash2+0xe>
    2528:	e110      	b.n	274c <flashy_flash2+0x230>
    252a:	009a      	lsls	r2, r3, #2
    252c:	4b8c      	ldr	r3, [pc, #560]	; (2760 <flashy_flash2+0x244>)
    252e:	18d3      	adds	r3, r2, r3
    2530:	681b      	ldr	r3, [r3, #0]
    2532:	469f      	mov	pc, r3
	{
		case 0:
			reset_all_lights();
    2534:	4b8b      	ldr	r3, [pc, #556]	; (2764 <flashy_flash2+0x248>)
    2536:	4798      	blx	r3
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    2538:	2301      	movs	r3, #1
    253a:	2204      	movs	r2, #4
    253c:	2101      	movs	r1, #1
    253e:	2000      	movs	r0, #0
    2540:	4c89      	ldr	r4, [pc, #548]	; (2768 <flashy_flash2+0x24c>)
    2542:	47a0      	blx	r4
			state++;
    2544:	4b85      	ldr	r3, [pc, #532]	; (275c <flashy_flash2+0x240>)
    2546:	781b      	ldrb	r3, [r3, #0]
    2548:	3301      	adds	r3, #1
    254a:	b2da      	uxtb	r2, r3
    254c:	4b83      	ldr	r3, [pc, #524]	; (275c <flashy_flash2+0x240>)
    254e:	701a      	strb	r2, [r3, #0]
			break;
    2550:	e101      	b.n	2756 <flashy_flash2+0x23a>
		case 1:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    2552:	2300      	movs	r3, #0
    2554:	2204      	movs	r2, #4
    2556:	2101      	movs	r1, #1
    2558:	2000      	movs	r0, #0
    255a:	4c83      	ldr	r4, [pc, #524]	; (2768 <flashy_flash2+0x24c>)
    255c:	47a0      	blx	r4
			state++;
    255e:	4b7f      	ldr	r3, [pc, #508]	; (275c <flashy_flash2+0x240>)
    2560:	781b      	ldrb	r3, [r3, #0]
    2562:	3301      	adds	r3, #1
    2564:	b2da      	uxtb	r2, r3
    2566:	4b7d      	ldr	r3, [pc, #500]	; (275c <flashy_flash2+0x240>)
    2568:	701a      	strb	r2, [r3, #0]
			break;
    256a:	e0f4      	b.n	2756 <flashy_flash2+0x23a>
		case 2:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    256c:	2301      	movs	r3, #1
    256e:	2204      	movs	r2, #4
    2570:	2101      	movs	r1, #1
    2572:	2000      	movs	r0, #0
    2574:	4c7c      	ldr	r4, [pc, #496]	; (2768 <flashy_flash2+0x24c>)
    2576:	47a0      	blx	r4
			state++;
    2578:	4b78      	ldr	r3, [pc, #480]	; (275c <flashy_flash2+0x240>)
    257a:	781b      	ldrb	r3, [r3, #0]
    257c:	3301      	adds	r3, #1
    257e:	b2da      	uxtb	r2, r3
    2580:	4b76      	ldr	r3, [pc, #472]	; (275c <flashy_flash2+0x240>)
    2582:	701a      	strb	r2, [r3, #0]
			break;
    2584:	e0e7      	b.n	2756 <flashy_flash2+0x23a>
		case 3:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    2586:	2300      	movs	r3, #0
    2588:	2204      	movs	r2, #4
    258a:	2101      	movs	r1, #1
    258c:	2000      	movs	r0, #0
    258e:	4c76      	ldr	r4, [pc, #472]	; (2768 <flashy_flash2+0x24c>)
    2590:	47a0      	blx	r4
			state++;
    2592:	4b72      	ldr	r3, [pc, #456]	; (275c <flashy_flash2+0x240>)
    2594:	781b      	ldrb	r3, [r3, #0]
    2596:	3301      	adds	r3, #1
    2598:	b2da      	uxtb	r2, r3
    259a:	4b70      	ldr	r3, [pc, #448]	; (275c <flashy_flash2+0x240>)
    259c:	701a      	strb	r2, [r3, #0]
			break;
    259e:	e0da      	b.n	2756 <flashy_flash2+0x23a>
		case 4:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    25a0:	2301      	movs	r3, #1
    25a2:	2204      	movs	r2, #4
    25a4:	2101      	movs	r1, #1
    25a6:	2000      	movs	r0, #0
    25a8:	4c6f      	ldr	r4, [pc, #444]	; (2768 <flashy_flash2+0x24c>)
    25aa:	47a0      	blx	r4
			state++;
    25ac:	4b6b      	ldr	r3, [pc, #428]	; (275c <flashy_flash2+0x240>)
    25ae:	781b      	ldrb	r3, [r3, #0]
    25b0:	3301      	adds	r3, #1
    25b2:	b2da      	uxtb	r2, r3
    25b4:	4b69      	ldr	r3, [pc, #420]	; (275c <flashy_flash2+0x240>)
    25b6:	701a      	strb	r2, [r3, #0]
			break;
    25b8:	e0cd      	b.n	2756 <flashy_flash2+0x23a>
		case 5:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    25ba:	2300      	movs	r3, #0
    25bc:	2204      	movs	r2, #4
    25be:	2101      	movs	r1, #1
    25c0:	2000      	movs	r0, #0
    25c2:	4c69      	ldr	r4, [pc, #420]	; (2768 <flashy_flash2+0x24c>)
    25c4:	47a0      	blx	r4
			state++;
    25c6:	4b65      	ldr	r3, [pc, #404]	; (275c <flashy_flash2+0x240>)
    25c8:	781b      	ldrb	r3, [r3, #0]
    25ca:	3301      	adds	r3, #1
    25cc:	b2da      	uxtb	r2, r3
    25ce:	4b63      	ldr	r3, [pc, #396]	; (275c <flashy_flash2+0x240>)
    25d0:	701a      	strb	r2, [r3, #0]
			break;
    25d2:	e0c0      	b.n	2756 <flashy_flash2+0x23a>
		case 6:
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    25d4:	2301      	movs	r3, #1
    25d6:	2202      	movs	r2, #2
    25d8:	2101      	movs	r1, #1
    25da:	2000      	movs	r0, #0
    25dc:	4c62      	ldr	r4, [pc, #392]	; (2768 <flashy_flash2+0x24c>)
    25de:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    25e0:	2301      	movs	r3, #1
    25e2:	2202      	movs	r2, #2
    25e4:	2102      	movs	r1, #2
    25e6:	2000      	movs	r0, #0
    25e8:	4c5f      	ldr	r4, [pc, #380]	; (2768 <flashy_flash2+0x24c>)
    25ea:	47a0      	blx	r4
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    25ec:	2301      	movs	r3, #1
    25ee:	2201      	movs	r2, #1
    25f0:	2103      	movs	r1, #3
    25f2:	2000      	movs	r0, #0
    25f4:	4c5c      	ldr	r4, [pc, #368]	; (2768 <flashy_flash2+0x24c>)
    25f6:	47a0      	blx	r4
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    25f8:	2301      	movs	r3, #1
    25fa:	2201      	movs	r2, #1
    25fc:	2104      	movs	r1, #4
    25fe:	2000      	movs	r0, #0
    2600:	4c59      	ldr	r4, [pc, #356]	; (2768 <flashy_flash2+0x24c>)
    2602:	47a0      	blx	r4
			state++;
    2604:	4b55      	ldr	r3, [pc, #340]	; (275c <flashy_flash2+0x240>)
    2606:	781b      	ldrb	r3, [r3, #0]
    2608:	3301      	adds	r3, #1
    260a:	b2da      	uxtb	r2, r3
    260c:	4b53      	ldr	r3, [pc, #332]	; (275c <flashy_flash2+0x240>)
    260e:	701a      	strb	r2, [r3, #0]
			break;
    2610:	e0a1      	b.n	2756 <flashy_flash2+0x23a>
		case 7:
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    2612:	2300      	movs	r3, #0
    2614:	2202      	movs	r2, #2
    2616:	2101      	movs	r1, #1
    2618:	2000      	movs	r0, #0
    261a:	4c53      	ldr	r4, [pc, #332]	; (2768 <flashy_flash2+0x24c>)
    261c:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    261e:	2300      	movs	r3, #0
    2620:	2202      	movs	r2, #2
    2622:	2102      	movs	r1, #2
    2624:	2000      	movs	r0, #0
    2626:	4c50      	ldr	r4, [pc, #320]	; (2768 <flashy_flash2+0x24c>)
    2628:	47a0      	blx	r4
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    262a:	2301      	movs	r3, #1
    262c:	2201      	movs	r2, #1
    262e:	2101      	movs	r1, #1
    2630:	2000      	movs	r0, #0
    2632:	4c4d      	ldr	r4, [pc, #308]	; (2768 <flashy_flash2+0x24c>)
    2634:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    2636:	2301      	movs	r3, #1
    2638:	2201      	movs	r2, #1
    263a:	2102      	movs	r1, #2
    263c:	2000      	movs	r0, #0
    263e:	4c4a      	ldr	r4, [pc, #296]	; (2768 <flashy_flash2+0x24c>)
    2640:	47a0      	blx	r4
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    2642:	2300      	movs	r3, #0
    2644:	2201      	movs	r2, #1
    2646:	2103      	movs	r1, #3
    2648:	2000      	movs	r0, #0
    264a:	4c47      	ldr	r4, [pc, #284]	; (2768 <flashy_flash2+0x24c>)
    264c:	47a0      	blx	r4
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    264e:	2300      	movs	r3, #0
    2650:	2201      	movs	r2, #1
    2652:	2104      	movs	r1, #4
    2654:	2000      	movs	r0, #0
    2656:	4c44      	ldr	r4, [pc, #272]	; (2768 <flashy_flash2+0x24c>)
    2658:	47a0      	blx	r4
			state++;
    265a:	4b40      	ldr	r3, [pc, #256]	; (275c <flashy_flash2+0x240>)
    265c:	781b      	ldrb	r3, [r3, #0]
    265e:	3301      	adds	r3, #1
    2660:	b2da      	uxtb	r2, r3
    2662:	4b3e      	ldr	r3, [pc, #248]	; (275c <flashy_flash2+0x240>)
    2664:	701a      	strb	r2, [r3, #0]
			break;
    2666:	e076      	b.n	2756 <flashy_flash2+0x23a>
		case 8:
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    2668:	2300      	movs	r3, #0
    266a:	2201      	movs	r2, #1
    266c:	2101      	movs	r1, #1
    266e:	2000      	movs	r0, #0
    2670:	4c3d      	ldr	r4, [pc, #244]	; (2768 <flashy_flash2+0x24c>)
    2672:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    2674:	2300      	movs	r3, #0
    2676:	2201      	movs	r2, #1
    2678:	2102      	movs	r1, #2
    267a:	2000      	movs	r0, #0
    267c:	4c3a      	ldr	r4, [pc, #232]	; (2768 <flashy_flash2+0x24c>)
    267e:	47a0      	blx	r4
			configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    2680:	2301      	movs	r3, #1
    2682:	2203      	movs	r2, #3
    2684:	2101      	movs	r1, #1
    2686:	2000      	movs	r0, #0
    2688:	4c37      	ldr	r4, [pc, #220]	; (2768 <flashy_flash2+0x24c>)
    268a:	47a0      	blx	r4
			configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    268c:	2301      	movs	r3, #1
    268e:	2203      	movs	r2, #3
    2690:	2102      	movs	r1, #2
    2692:	2000      	movs	r0, #0
    2694:	4c34      	ldr	r4, [pc, #208]	; (2768 <flashy_flash2+0x24c>)
    2696:	47a0      	blx	r4
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    2698:	2301      	movs	r3, #1
    269a:	2200      	movs	r2, #0
    269c:	2103      	movs	r1, #3
    269e:	2000      	movs	r0, #0
    26a0:	4c31      	ldr	r4, [pc, #196]	; (2768 <flashy_flash2+0x24c>)
    26a2:	47a0      	blx	r4
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    26a4:	2301      	movs	r3, #1
    26a6:	2200      	movs	r2, #0
    26a8:	2104      	movs	r1, #4
    26aa:	2000      	movs	r0, #0
    26ac:	4c2e      	ldr	r4, [pc, #184]	; (2768 <flashy_flash2+0x24c>)
    26ae:	47a0      	blx	r4
			state++;
    26b0:	4b2a      	ldr	r3, [pc, #168]	; (275c <flashy_flash2+0x240>)
    26b2:	781b      	ldrb	r3, [r3, #0]
    26b4:	3301      	adds	r3, #1
    26b6:	b2da      	uxtb	r2, r3
    26b8:	4b28      	ldr	r3, [pc, #160]	; (275c <flashy_flash2+0x240>)
    26ba:	701a      	strb	r2, [r3, #0]
			break;
    26bc:	e04b      	b.n	2756 <flashy_flash2+0x23a>
		case 9:
			configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    26be:	2300      	movs	r3, #0
    26c0:	2203      	movs	r2, #3
    26c2:	2101      	movs	r1, #1
    26c4:	2000      	movs	r0, #0
    26c6:	4c28      	ldr	r4, [pc, #160]	; (2768 <flashy_flash2+0x24c>)
    26c8:	47a0      	blx	r4
			configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    26ca:	2300      	movs	r3, #0
    26cc:	2203      	movs	r2, #3
    26ce:	2102      	movs	r1, #2
    26d0:	2000      	movs	r0, #0
    26d2:	4c25      	ldr	r4, [pc, #148]	; (2768 <flashy_flash2+0x24c>)
    26d4:	47a0      	blx	r4
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    26d6:	2301      	movs	r3, #1
    26d8:	2201      	movs	r2, #1
    26da:	2101      	movs	r1, #1
    26dc:	2000      	movs	r0, #0
    26de:	4c22      	ldr	r4, [pc, #136]	; (2768 <flashy_flash2+0x24c>)
    26e0:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    26e2:	2301      	movs	r3, #1
    26e4:	2201      	movs	r2, #1
    26e6:	2102      	movs	r1, #2
    26e8:	2000      	movs	r0, #0
    26ea:	4c1f      	ldr	r4, [pc, #124]	; (2768 <flashy_flash2+0x24c>)
    26ec:	47a0      	blx	r4
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    26ee:	2300      	movs	r3, #0
    26f0:	2200      	movs	r2, #0
    26f2:	2103      	movs	r1, #3
    26f4:	2000      	movs	r0, #0
    26f6:	4c1c      	ldr	r4, [pc, #112]	; (2768 <flashy_flash2+0x24c>)
    26f8:	47a0      	blx	r4
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    26fa:	2300      	movs	r3, #0
    26fc:	2200      	movs	r2, #0
    26fe:	2104      	movs	r1, #4
    2700:	2000      	movs	r0, #0
    2702:	4c19      	ldr	r4, [pc, #100]	; (2768 <flashy_flash2+0x24c>)
    2704:	47a0      	blx	r4
			state++;
    2706:	4b15      	ldr	r3, [pc, #84]	; (275c <flashy_flash2+0x240>)
    2708:	781b      	ldrb	r3, [r3, #0]
    270a:	3301      	adds	r3, #1
    270c:	b2da      	uxtb	r2, r3
    270e:	4b13      	ldr	r3, [pc, #76]	; (275c <flashy_flash2+0x240>)
    2710:	701a      	strb	r2, [r3, #0]
			break;
    2712:	e020      	b.n	2756 <flashy_flash2+0x23a>
		case 10:
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    2714:	2300      	movs	r3, #0
    2716:	2201      	movs	r2, #1
    2718:	2101      	movs	r1, #1
    271a:	2000      	movs	r0, #0
    271c:	4c12      	ldr	r4, [pc, #72]	; (2768 <flashy_flash2+0x24c>)
    271e:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    2720:	2300      	movs	r3, #0
    2722:	2201      	movs	r2, #1
    2724:	2102      	movs	r1, #2
    2726:	2000      	movs	r0, #0
    2728:	4c0f      	ldr	r4, [pc, #60]	; (2768 <flashy_flash2+0x24c>)
    272a:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    272c:	2301      	movs	r3, #1
    272e:	2202      	movs	r2, #2
    2730:	2101      	movs	r1, #1
    2732:	2000      	movs	r0, #0
    2734:	4c0c      	ldr	r4, [pc, #48]	; (2768 <flashy_flash2+0x24c>)
    2736:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    2738:	2301      	movs	r3, #1
    273a:	2202      	movs	r2, #2
    273c:	2102      	movs	r1, #2
    273e:	2000      	movs	r0, #0
    2740:	4c09      	ldr	r4, [pc, #36]	; (2768 <flashy_flash2+0x24c>)
    2742:	47a0      	blx	r4
			state = 0;
    2744:	4b05      	ldr	r3, [pc, #20]	; (275c <flashy_flash2+0x240>)
    2746:	2200      	movs	r2, #0
    2748:	701a      	strb	r2, [r3, #0]
			break;
    274a:	e004      	b.n	2756 <flashy_flash2+0x23a>
		default:
			reset_all_lights();
    274c:	4b05      	ldr	r3, [pc, #20]	; (2764 <flashy_flash2+0x248>)
    274e:	4798      	blx	r3
			state = 0;
    2750:	4b02      	ldr	r3, [pc, #8]	; (275c <flashy_flash2+0x240>)
    2752:	2200      	movs	r2, #0
    2754:	701a      	strb	r2, [r3, #0]
	}
}
    2756:	46c0      	nop			; (mov r8, r8)
    2758:	46bd      	mov	sp, r7
    275a:	bdb0      	pop	{r4, r5, r7, pc}
    275c:	200001ed 	.word	0x200001ed
    2760:	00006e60 	.word	0x00006e60
    2764:	000029fd 	.word	0x000029fd
    2768:	00002c75 	.word	0x00002c75

0000276c <flashy_fades>:

void flashy_fades()
{
    276c:	b5b0      	push	{r4, r5, r7, lr}
    276e:	af00      	add	r7, sp, #0
	//static uint8_t pwm_val = 0;
	static uint8_t duty_cycle = PWM_FREQ/4;
	
	if (pwm_count > duty_cycle)
    2770:	4b61      	ldr	r3, [pc, #388]	; (28f8 <flashy_fades+0x18c>)
    2772:	781b      	ldrb	r3, [r3, #0]
    2774:	1e1a      	subs	r2, r3, #0
    2776:	4b61      	ldr	r3, [pc, #388]	; (28fc <flashy_fades+0x190>)
    2778:	681b      	ldr	r3, [r3, #0]
    277a:	429a      	cmp	r2, r3
    277c:	da54      	bge.n	2828 <flashy_fades+0xbc>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    277e:	2301      	movs	r3, #1
    2780:	2200      	movs	r2, #0
    2782:	2101      	movs	r1, #1
    2784:	2000      	movs	r0, #0
    2786:	4c5e      	ldr	r4, [pc, #376]	; (2900 <flashy_fades+0x194>)
    2788:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    278a:	2301      	movs	r3, #1
    278c:	2200      	movs	r2, #0
    278e:	2102      	movs	r1, #2
    2790:	2000      	movs	r0, #0
    2792:	4c5b      	ldr	r4, [pc, #364]	; (2900 <flashy_fades+0x194>)
    2794:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    2796:	2301      	movs	r3, #1
    2798:	2200      	movs	r2, #0
    279a:	2103      	movs	r1, #3
    279c:	2000      	movs	r0, #0
    279e:	4c58      	ldr	r4, [pc, #352]	; (2900 <flashy_fades+0x194>)
    27a0:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    27a2:	2301      	movs	r3, #1
    27a4:	2200      	movs	r2, #0
    27a6:	2104      	movs	r1, #4
    27a8:	2000      	movs	r0, #0
    27aa:	4c55      	ldr	r4, [pc, #340]	; (2900 <flashy_fades+0x194>)
    27ac:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    27ae:	2301      	movs	r3, #1
    27b0:	2201      	movs	r2, #1
    27b2:	2102      	movs	r1, #2
    27b4:	2000      	movs	r0, #0
    27b6:	4c52      	ldr	r4, [pc, #328]	; (2900 <flashy_fades+0x194>)
    27b8:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    27ba:	2301      	movs	r3, #1
    27bc:	2201      	movs	r2, #1
    27be:	2101      	movs	r1, #1
    27c0:	2000      	movs	r0, #0
    27c2:	4c4f      	ldr	r4, [pc, #316]	; (2900 <flashy_fades+0x194>)
    27c4:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    27c6:	2301      	movs	r3, #1
    27c8:	2202      	movs	r2, #2
    27ca:	2102      	movs	r1, #2
    27cc:	2000      	movs	r0, #0
    27ce:	4c4c      	ldr	r4, [pc, #304]	; (2900 <flashy_fades+0x194>)
    27d0:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    27d2:	2301      	movs	r3, #1
    27d4:	2202      	movs	r2, #2
    27d6:	2101      	movs	r1, #1
    27d8:	2000      	movs	r0, #0
    27da:	4c49      	ldr	r4, [pc, #292]	; (2900 <flashy_fades+0x194>)
    27dc:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    27de:	2301      	movs	r3, #1
    27e0:	2202      	movs	r2, #2
    27e2:	2104      	movs	r1, #4
    27e4:	2000      	movs	r0, #0
    27e6:	4c46      	ldr	r4, [pc, #280]	; (2900 <flashy_fades+0x194>)
    27e8:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    27ea:	2301      	movs	r3, #1
    27ec:	2202      	movs	r2, #2
    27ee:	2103      	movs	r1, #3
    27f0:	2000      	movs	r0, #0
    27f2:	4c43      	ldr	r4, [pc, #268]	; (2900 <flashy_fades+0x194>)
    27f4:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    27f6:	2301      	movs	r3, #1
    27f8:	2201      	movs	r2, #1
    27fa:	2103      	movs	r1, #3
    27fc:	2000      	movs	r0, #0
    27fe:	4c40      	ldr	r4, [pc, #256]	; (2900 <flashy_fades+0x194>)
    2800:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    2802:	2301      	movs	r3, #1
    2804:	2201      	movs	r2, #1
    2806:	2104      	movs	r1, #4
    2808:	2000      	movs	r0, #0
    280a:	4c3d      	ldr	r4, [pc, #244]	; (2900 <flashy_fades+0x194>)
    280c:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    280e:	2301      	movs	r3, #1
    2810:	2203      	movs	r2, #3
    2812:	2102      	movs	r1, #2
    2814:	2000      	movs	r0, #0
    2816:	4c3a      	ldr	r4, [pc, #232]	; (2900 <flashy_fades+0x194>)
    2818:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    281a:	2301      	movs	r3, #1
    281c:	2203      	movs	r2, #3
    281e:	2101      	movs	r1, #1
    2820:	2000      	movs	r0, #0
    2822:	4c37      	ldr	r4, [pc, #220]	; (2900 <flashy_fades+0x194>)
    2824:	47a0      	blx	r4
    2826:	e053      	b.n	28d0 <flashy_fades+0x164>
	}
	else
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,false);
    2828:	2300      	movs	r3, #0
    282a:	2200      	movs	r2, #0
    282c:	2101      	movs	r1, #1
    282e:	2000      	movs	r0, #0
    2830:	4c33      	ldr	r4, [pc, #204]	; (2900 <flashy_fades+0x194>)
    2832:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,false);
    2834:	2300      	movs	r3, #0
    2836:	2200      	movs	r2, #0
    2838:	2102      	movs	r1, #2
    283a:	2000      	movs	r0, #0
    283c:	4c30      	ldr	r4, [pc, #192]	; (2900 <flashy_fades+0x194>)
    283e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    2840:	2300      	movs	r3, #0
    2842:	2200      	movs	r2, #0
    2844:	2103      	movs	r1, #3
    2846:	2000      	movs	r0, #0
    2848:	4c2d      	ldr	r4, [pc, #180]	; (2900 <flashy_fades+0x194>)
    284a:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    284c:	2300      	movs	r3, #0
    284e:	2200      	movs	r2, #0
    2850:	2104      	movs	r1, #4
    2852:	2000      	movs	r0, #0
    2854:	4c2a      	ldr	r4, [pc, #168]	; (2900 <flashy_fades+0x194>)
    2856:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    2858:	2300      	movs	r3, #0
    285a:	2201      	movs	r2, #1
    285c:	2102      	movs	r1, #2
    285e:	2000      	movs	r0, #0
    2860:	4c27      	ldr	r4, [pc, #156]	; (2900 <flashy_fades+0x194>)
    2862:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    2864:	2300      	movs	r3, #0
    2866:	2201      	movs	r2, #1
    2868:	2101      	movs	r1, #1
    286a:	2000      	movs	r0, #0
    286c:	4c24      	ldr	r4, [pc, #144]	; (2900 <flashy_fades+0x194>)
    286e:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    2870:	2300      	movs	r3, #0
    2872:	2202      	movs	r2, #2
    2874:	2102      	movs	r1, #2
    2876:	2000      	movs	r0, #0
    2878:	4c21      	ldr	r4, [pc, #132]	; (2900 <flashy_fades+0x194>)
    287a:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    287c:	2300      	movs	r3, #0
    287e:	2202      	movs	r2, #2
    2880:	2101      	movs	r1, #1
    2882:	2000      	movs	r0, #0
    2884:	4c1e      	ldr	r4, [pc, #120]	; (2900 <flashy_fades+0x194>)
    2886:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,false);
    2888:	2300      	movs	r3, #0
    288a:	2202      	movs	r2, #2
    288c:	2104      	movs	r1, #4
    288e:	2000      	movs	r0, #0
    2890:	4c1b      	ldr	r4, [pc, #108]	; (2900 <flashy_fades+0x194>)
    2892:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,false);
    2894:	2300      	movs	r3, #0
    2896:	2202      	movs	r2, #2
    2898:	2103      	movs	r1, #3
    289a:	2000      	movs	r0, #0
    289c:	4c18      	ldr	r4, [pc, #96]	; (2900 <flashy_fades+0x194>)
    289e:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    28a0:	2300      	movs	r3, #0
    28a2:	2201      	movs	r2, #1
    28a4:	2103      	movs	r1, #3
    28a6:	2000      	movs	r0, #0
    28a8:	4c15      	ldr	r4, [pc, #84]	; (2900 <flashy_fades+0x194>)
    28aa:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    28ac:	2300      	movs	r3, #0
    28ae:	2201      	movs	r2, #1
    28b0:	2104      	movs	r1, #4
    28b2:	2000      	movs	r0, #0
    28b4:	4c12      	ldr	r4, [pc, #72]	; (2900 <flashy_fades+0x194>)
    28b6:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    28b8:	2300      	movs	r3, #0
    28ba:	2203      	movs	r2, #3
    28bc:	2102      	movs	r1, #2
    28be:	2000      	movs	r0, #0
    28c0:	4c0f      	ldr	r4, [pc, #60]	; (2900 <flashy_fades+0x194>)
    28c2:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    28c4:	2300      	movs	r3, #0
    28c6:	2203      	movs	r2, #3
    28c8:	2101      	movs	r1, #1
    28ca:	2000      	movs	r0, #0
    28cc:	4c0c      	ldr	r4, [pc, #48]	; (2900 <flashy_fades+0x194>)
    28ce:	47a0      	blx	r4
	}
	
	//pwm_val++;
	if (pwm_count >= PWM_FREQ)
    28d0:	4b0a      	ldr	r3, [pc, #40]	; (28fc <flashy_fades+0x190>)
    28d2:	681b      	ldr	r3, [r3, #0]
    28d4:	2bf9      	cmp	r3, #249	; 0xf9
    28d6:	dd0c      	ble.n	28f2 <flashy_fades+0x186>
	{
		//pwm_val = 0;
		duty_cycle += PWM_FREQ/10;
    28d8:	4b07      	ldr	r3, [pc, #28]	; (28f8 <flashy_fades+0x18c>)
    28da:	781b      	ldrb	r3, [r3, #0]
    28dc:	3319      	adds	r3, #25
    28de:	b2da      	uxtb	r2, r3
    28e0:	4b05      	ldr	r3, [pc, #20]	; (28f8 <flashy_fades+0x18c>)
    28e2:	701a      	strb	r2, [r3, #0]
		if (duty_cycle >= PWM_FREQ)
    28e4:	4b04      	ldr	r3, [pc, #16]	; (28f8 <flashy_fades+0x18c>)
    28e6:	781b      	ldrb	r3, [r3, #0]
    28e8:	2bf9      	cmp	r3, #249	; 0xf9
    28ea:	d902      	bls.n	28f2 <flashy_fades+0x186>
		{
			duty_cycle = PWM_FREQ/4;
    28ec:	4b02      	ldr	r3, [pc, #8]	; (28f8 <flashy_fades+0x18c>)
    28ee:	223e      	movs	r2, #62	; 0x3e
    28f0:	701a      	strb	r2, [r3, #0]
		}
	}
}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	46bd      	mov	sp, r7
    28f6:	bdb0      	pop	{r4, r5, r7, pc}
    28f8:	20000160 	.word	0x20000160
    28fc:	20000f74 	.word	0x20000f74
    2900:	00002c75 	.word	0x00002c75

00002904 <flashy_flash3>:

void flashy_flash3(void)
{
    2904:	b5b0      	push	{r4, r5, r7, lr}
    2906:	af00      	add	r7, sp, #0
	static uint8_t count = 0;
	
	reset_all_lights();
    2908:	4b38      	ldr	r3, [pc, #224]	; (29ec <flashy_flash3+0xe8>)
    290a:	4798      	blx	r3

	configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,bool_map_1[count][0]);
    290c:	4b38      	ldr	r3, [pc, #224]	; (29f0 <flashy_flash3+0xec>)
    290e:	781b      	ldrb	r3, [r3, #0]
    2910:	001a      	movs	r2, r3
    2912:	4b38      	ldr	r3, [pc, #224]	; (29f4 <flashy_flash3+0xf0>)
    2914:	00d2      	lsls	r2, r2, #3
    2916:	5cd3      	ldrb	r3, [r2, r3]
    2918:	2202      	movs	r2, #2
    291a:	2103      	movs	r1, #3
    291c:	2000      	movs	r0, #0
    291e:	4c36      	ldr	r4, [pc, #216]	; (29f8 <flashy_flash3+0xf4>)
    2920:	47a0      	blx	r4
	configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,bool_map_1[count][1]);
    2922:	4b33      	ldr	r3, [pc, #204]	; (29f0 <flashy_flash3+0xec>)
    2924:	781b      	ldrb	r3, [r3, #0]
    2926:	4a33      	ldr	r2, [pc, #204]	; (29f4 <flashy_flash3+0xf0>)
    2928:	00db      	lsls	r3, r3, #3
    292a:	18d3      	adds	r3, r2, r3
    292c:	3301      	adds	r3, #1
    292e:	781b      	ldrb	r3, [r3, #0]
    2930:	2201      	movs	r2, #1
    2932:	2101      	movs	r1, #1
    2934:	2000      	movs	r0, #0
    2936:	4c30      	ldr	r4, [pc, #192]	; (29f8 <flashy_flash3+0xf4>)
    2938:	47a0      	blx	r4
	configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,bool_map_1[count][2]);
    293a:	4b2d      	ldr	r3, [pc, #180]	; (29f0 <flashy_flash3+0xec>)
    293c:	781b      	ldrb	r3, [r3, #0]
    293e:	4a2d      	ldr	r2, [pc, #180]	; (29f4 <flashy_flash3+0xf0>)
    2940:	00db      	lsls	r3, r3, #3
    2942:	18d3      	adds	r3, r2, r3
    2944:	3302      	adds	r3, #2
    2946:	781b      	ldrb	r3, [r3, #0]
    2948:	2202      	movs	r2, #2
    294a:	2101      	movs	r1, #1
    294c:	2000      	movs	r0, #0
    294e:	4c2a      	ldr	r4, [pc, #168]	; (29f8 <flashy_flash3+0xf4>)
    2950:	47a0      	blx	r4
	configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,bool_map_1[count][3]);
    2952:	4b27      	ldr	r3, [pc, #156]	; (29f0 <flashy_flash3+0xec>)
    2954:	781b      	ldrb	r3, [r3, #0]
    2956:	4a27      	ldr	r2, [pc, #156]	; (29f4 <flashy_flash3+0xf0>)
    2958:	00db      	lsls	r3, r3, #3
    295a:	18d3      	adds	r3, r2, r3
    295c:	3303      	adds	r3, #3
    295e:	781b      	ldrb	r3, [r3, #0]
    2960:	2200      	movs	r2, #0
    2962:	2101      	movs	r1, #1
    2964:	2000      	movs	r0, #0
    2966:	4c24      	ldr	r4, [pc, #144]	; (29f8 <flashy_flash3+0xf4>)
    2968:	47a0      	blx	r4
	configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,bool_map_1[count][4]);
    296a:	4b21      	ldr	r3, [pc, #132]	; (29f0 <flashy_flash3+0xec>)
    296c:	781b      	ldrb	r3, [r3, #0]
    296e:	4a21      	ldr	r2, [pc, #132]	; (29f4 <flashy_flash3+0xf0>)
    2970:	00db      	lsls	r3, r3, #3
    2972:	18d3      	adds	r3, r2, r3
    2974:	3304      	adds	r3, #4
    2976:	781b      	ldrb	r3, [r3, #0]
    2978:	2200      	movs	r2, #0
    297a:	2102      	movs	r1, #2
    297c:	2000      	movs	r0, #0
    297e:	4c1e      	ldr	r4, [pc, #120]	; (29f8 <flashy_flash3+0xf4>)
    2980:	47a0      	blx	r4
	configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,bool_map_1[count][5]);
    2982:	4b1b      	ldr	r3, [pc, #108]	; (29f0 <flashy_flash3+0xec>)
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	4a1b      	ldr	r2, [pc, #108]	; (29f4 <flashy_flash3+0xf0>)
    2988:	00db      	lsls	r3, r3, #3
    298a:	18d3      	adds	r3, r2, r3
    298c:	3305      	adds	r3, #5
    298e:	781b      	ldrb	r3, [r3, #0]
    2990:	2202      	movs	r2, #2
    2992:	2102      	movs	r1, #2
    2994:	2000      	movs	r0, #0
    2996:	4c18      	ldr	r4, [pc, #96]	; (29f8 <flashy_flash3+0xf4>)
    2998:	47a0      	blx	r4
	configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,bool_map_1[count][6]);
    299a:	4b15      	ldr	r3, [pc, #84]	; (29f0 <flashy_flash3+0xec>)
    299c:	781b      	ldrb	r3, [r3, #0]
    299e:	4a15      	ldr	r2, [pc, #84]	; (29f4 <flashy_flash3+0xf0>)
    29a0:	00db      	lsls	r3, r3, #3
    29a2:	18d3      	adds	r3, r2, r3
    29a4:	3306      	adds	r3, #6
    29a6:	781b      	ldrb	r3, [r3, #0]
    29a8:	2201      	movs	r2, #1
    29aa:	2102      	movs	r1, #2
    29ac:	2000      	movs	r0, #0
    29ae:	4c12      	ldr	r4, [pc, #72]	; (29f8 <flashy_flash3+0xf4>)
    29b0:	47a0      	blx	r4
	configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,bool_map_1[count][7]);
    29b2:	4b0f      	ldr	r3, [pc, #60]	; (29f0 <flashy_flash3+0xec>)
    29b4:	781b      	ldrb	r3, [r3, #0]
    29b6:	4a0f      	ldr	r2, [pc, #60]	; (29f4 <flashy_flash3+0xf0>)
    29b8:	00db      	lsls	r3, r3, #3
    29ba:	18d3      	adds	r3, r2, r3
    29bc:	3307      	adds	r3, #7
    29be:	781b      	ldrb	r3, [r3, #0]
    29c0:	2202      	movs	r2, #2
    29c2:	2104      	movs	r1, #4
    29c4:	2000      	movs	r0, #0
    29c6:	4c0c      	ldr	r4, [pc, #48]	; (29f8 <flashy_flash3+0xf4>)
    29c8:	47a0      	blx	r4
	count++;
    29ca:	4b09      	ldr	r3, [pc, #36]	; (29f0 <flashy_flash3+0xec>)
    29cc:	781b      	ldrb	r3, [r3, #0]
    29ce:	3301      	adds	r3, #1
    29d0:	b2da      	uxtb	r2, r3
    29d2:	4b07      	ldr	r3, [pc, #28]	; (29f0 <flashy_flash3+0xec>)
    29d4:	701a      	strb	r2, [r3, #0]
	if(count > 25)
    29d6:	4b06      	ldr	r3, [pc, #24]	; (29f0 <flashy_flash3+0xec>)
    29d8:	781b      	ldrb	r3, [r3, #0]
    29da:	2b19      	cmp	r3, #25
    29dc:	d902      	bls.n	29e4 <flashy_flash3+0xe0>
	{
		count = 0;
    29de:	4b04      	ldr	r3, [pc, #16]	; (29f0 <flashy_flash3+0xec>)
    29e0:	2200      	movs	r2, #0
    29e2:	701a      	strb	r2, [r3, #0]
	}
}
    29e4:	46c0      	nop			; (mov r8, r8)
    29e6:	46bd      	mov	sp, r7
    29e8:	bdb0      	pop	{r4, r5, r7, pc}
    29ea:	46c0      	nop			; (mov r8, r8)
    29ec:	000029fd 	.word	0x000029fd
    29f0:	200001ee 	.word	0x200001ee
    29f4:	20000010 	.word	0x20000010
    29f8:	00002c75 	.word	0x00002c75

000029fc <reset_all_lights>:

void reset_all_lights()
{
    29fc:	b580      	push	{r7, lr}
    29fe:	b082      	sub	sp, #8
    2a00:	af00      	add	r7, sp, #0
	for (int i=0;i<8;i++)
    2a02:	2300      	movs	r3, #0
    2a04:	607b      	str	r3, [r7, #4]
    2a06:	e010      	b.n	2a2a <reset_all_lights+0x2e>
	{
		mcp23017_data.devices[i].outputs.ports[0] = 0x80;
    2a08:	4a0b      	ldr	r2, [pc, #44]	; (2a38 <reset_all_lights+0x3c>)
    2a0a:	687b      	ldr	r3, [r7, #4]
    2a0c:	011b      	lsls	r3, r3, #4
    2a0e:	18d3      	adds	r3, r2, r3
    2a10:	3308      	adds	r3, #8
    2a12:	2280      	movs	r2, #128	; 0x80
    2a14:	701a      	strb	r2, [r3, #0]
		mcp23017_data.devices[i].outputs.ports[1] = 0x80;
    2a16:	4a08      	ldr	r2, [pc, #32]	; (2a38 <reset_all_lights+0x3c>)
    2a18:	687b      	ldr	r3, [r7, #4]
    2a1a:	011b      	lsls	r3, r3, #4
    2a1c:	18d3      	adds	r3, r2, r3
    2a1e:	3309      	adds	r3, #9
    2a20:	2280      	movs	r2, #128	; 0x80
    2a22:	701a      	strb	r2, [r3, #0]
	}
}

void reset_all_lights()
{
	for (int i=0;i<8;i++)
    2a24:	687b      	ldr	r3, [r7, #4]
    2a26:	3301      	adds	r3, #1
    2a28:	607b      	str	r3, [r7, #4]
    2a2a:	687b      	ldr	r3, [r7, #4]
    2a2c:	2b07      	cmp	r3, #7
    2a2e:	ddeb      	ble.n	2a08 <reset_all_lights+0xc>
	{
		mcp23017_data.devices[i].outputs.ports[0] = 0x80;
		mcp23017_data.devices[i].outputs.ports[1] = 0x80;
	}
}
    2a30:	46c0      	nop			; (mov r8, r8)
    2a32:	46bd      	mov	sp, r7
    2a34:	b002      	add	sp, #8
    2a36:	bd80      	pop	{r7, pc}
    2a38:	200000e0 	.word	0x200000e0

00002a3c <a_okay>:

bool a_okay()
{
    2a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a3e:	464f      	mov	r7, r9
    2a40:	4646      	mov	r6, r8
    2a42:	b4c0      	push	{r6, r7}
    2a44:	b095      	sub	sp, #84	; 0x54
    2a46:	af06      	add	r7, sp, #24
	char buffer[32];
	uint8_t states[8];
	mcp23017_read_all_ports(read_data,states);
    2a48:	2308      	movs	r3, #8
    2a4a:	18fa      	adds	r2, r7, r3
    2a4c:	4b81      	ldr	r3, [pc, #516]	; (2c54 <a_okay+0x218>)
    2a4e:	0011      	movs	r1, r2
    2a50:	0018      	movs	r0, r3
    2a52:	4b81      	ldr	r3, [pc, #516]	; (2c58 <a_okay+0x21c>)
    2a54:	4798      	blx	r3
	
	bool return_val = true;
    2a56:	232f      	movs	r3, #47	; 0x2f
    2a58:	2208      	movs	r2, #8
    2a5a:	4694      	mov	ip, r2
    2a5c:	44bc      	add	ip, r7
    2a5e:	4463      	add	r3, ip
    2a60:	2201      	movs	r2, #1
    2a62:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<8;i++)
    2a64:	2300      	movs	r3, #0
    2a66:	633b      	str	r3, [r7, #48]	; 0x30
    2a68:	e0a2      	b.n	2bb0 <a_okay+0x174>
	{
		if (mcp23017_data.devices[i].should_be_enabled)
    2a6a:	4b7c      	ldr	r3, [pc, #496]	; (2c5c <a_okay+0x220>)
    2a6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    2a6e:	0112      	lsls	r2, r2, #4
    2a70:	5cd3      	ldrb	r3, [r2, r3]
    2a72:	2b00      	cmp	r3, #0
    2a74:	d06e      	beq.n	2b54 <a_okay+0x118>
		{
			mcp23017_data.devices[i].output_errors.ports[0] = mcp23017_data.devices[i].outputs.ports[0] - read_data[0][i];
    2a76:	4a79      	ldr	r2, [pc, #484]	; (2c5c <a_okay+0x220>)
    2a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2a7a:	011b      	lsls	r3, r3, #4
    2a7c:	18d3      	adds	r3, r2, r3
    2a7e:	3308      	adds	r3, #8
    2a80:	781a      	ldrb	r2, [r3, #0]
    2a82:	4974      	ldr	r1, [pc, #464]	; (2c54 <a_okay+0x218>)
    2a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2a86:	18cb      	adds	r3, r1, r3
    2a88:	781b      	ldrb	r3, [r3, #0]
    2a8a:	1ad3      	subs	r3, r2, r3
    2a8c:	b2d9      	uxtb	r1, r3
    2a8e:	4a73      	ldr	r2, [pc, #460]	; (2c5c <a_okay+0x220>)
    2a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2a92:	011b      	lsls	r3, r3, #4
    2a94:	18d3      	adds	r3, r2, r3
    2a96:	330c      	adds	r3, #12
    2a98:	1c0a      	adds	r2, r1, #0
    2a9a:	701a      	strb	r2, [r3, #0]
			mcp23017_data.devices[i].output_errors.ports[1] = mcp23017_data.devices[i].outputs.ports[1] - read_data[1][i];
    2a9c:	4a6f      	ldr	r2, [pc, #444]	; (2c5c <a_okay+0x220>)
    2a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2aa0:	011b      	lsls	r3, r3, #4
    2aa2:	18d3      	adds	r3, r2, r3
    2aa4:	3309      	adds	r3, #9
    2aa6:	781a      	ldrb	r2, [r3, #0]
    2aa8:	496a      	ldr	r1, [pc, #424]	; (2c54 <a_okay+0x218>)
    2aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2aac:	18cb      	adds	r3, r1, r3
    2aae:	3308      	adds	r3, #8
    2ab0:	781b      	ldrb	r3, [r3, #0]
    2ab2:	1ad3      	subs	r3, r2, r3
    2ab4:	b2d9      	uxtb	r1, r3
    2ab6:	4a69      	ldr	r2, [pc, #420]	; (2c5c <a_okay+0x220>)
    2ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2aba:	011b      	lsls	r3, r3, #4
    2abc:	18d3      	adds	r3, r2, r3
    2abe:	330d      	adds	r3, #13
    2ac0:	1c0a      	adds	r2, r1, #0
    2ac2:	701a      	strb	r2, [r3, #0]
			
			if ((mcp23017_data.devices[i].output_errors.ports[0] + mcp23017_data.devices[i].output_errors.ports[1]) > 0)
    2ac4:	4a65      	ldr	r2, [pc, #404]	; (2c5c <a_okay+0x220>)
    2ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2ac8:	011b      	lsls	r3, r3, #4
    2aca:	18d3      	adds	r3, r2, r3
    2acc:	330c      	adds	r3, #12
    2ace:	781b      	ldrb	r3, [r3, #0]
    2ad0:	0019      	movs	r1, r3
    2ad2:	4a62      	ldr	r2, [pc, #392]	; (2c5c <a_okay+0x220>)
    2ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2ad6:	011b      	lsls	r3, r3, #4
    2ad8:	18d3      	adds	r3, r2, r3
    2ada:	330d      	adds	r3, #13
    2adc:	781b      	ldrb	r3, [r3, #0]
    2ade:	18cb      	adds	r3, r1, r3
    2ae0:	2b00      	cmp	r3, #0
    2ae2:	dd06      	ble.n	2af2 <a_okay+0xb6>
			{
				mcp23017_data.devices[i].error_detected = true;
    2ae4:	4a5d      	ldr	r2, [pc, #372]	; (2c5c <a_okay+0x220>)
    2ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2ae8:	011b      	lsls	r3, r3, #4
    2aea:	18d3      	adds	r3, r2, r3
    2aec:	3302      	adds	r3, #2
    2aee:	2201      	movs	r2, #1
    2af0:	701a      	strb	r2, [r3, #0]
			}
			
			if ((read_data[0][i] & ~0x80) != (mcp23017_data.devices[i].outputs.ports[0] & ~0x80))
    2af2:	4a58      	ldr	r2, [pc, #352]	; (2c54 <a_okay+0x218>)
    2af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2af6:	18d3      	adds	r3, r2, r3
    2af8:	781a      	ldrb	r2, [r3, #0]
    2afa:	4958      	ldr	r1, [pc, #352]	; (2c5c <a_okay+0x220>)
    2afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2afe:	011b      	lsls	r3, r3, #4
    2b00:	18cb      	adds	r3, r1, r3
    2b02:	3308      	adds	r3, #8
    2b04:	781b      	ldrb	r3, [r3, #0]
    2b06:	4053      	eors	r3, r2
    2b08:	b2db      	uxtb	r3, r3
    2b0a:	001a      	movs	r2, r3
    2b0c:	2380      	movs	r3, #128	; 0x80
    2b0e:	439a      	bics	r2, r3
    2b10:	1e13      	subs	r3, r2, #0
    2b12:	d006      	beq.n	2b22 <a_okay+0xe6>
			{
				return_val = false;
    2b14:	232f      	movs	r3, #47	; 0x2f
    2b16:	2208      	movs	r2, #8
    2b18:	4694      	mov	ip, r2
    2b1a:	44bc      	add	ip, r7
    2b1c:	4463      	add	r3, ip
    2b1e:	2200      	movs	r2, #0
    2b20:	701a      	strb	r2, [r3, #0]
			}
			if ((read_data[1][i] & ~0x80) != (mcp23017_data.devices[i].outputs.ports[1] & ~0x80))
    2b22:	4a4c      	ldr	r2, [pc, #304]	; (2c54 <a_okay+0x218>)
    2b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2b26:	18d3      	adds	r3, r2, r3
    2b28:	3308      	adds	r3, #8
    2b2a:	781a      	ldrb	r2, [r3, #0]
    2b2c:	494b      	ldr	r1, [pc, #300]	; (2c5c <a_okay+0x220>)
    2b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2b30:	011b      	lsls	r3, r3, #4
    2b32:	18cb      	adds	r3, r1, r3
    2b34:	3309      	adds	r3, #9
    2b36:	781b      	ldrb	r3, [r3, #0]
    2b38:	4053      	eors	r3, r2
    2b3a:	b2db      	uxtb	r3, r3
    2b3c:	001a      	movs	r2, r3
    2b3e:	2380      	movs	r3, #128	; 0x80
    2b40:	439a      	bics	r2, r3
    2b42:	1e13      	subs	r3, r2, #0
    2b44:	d006      	beq.n	2b54 <a_okay+0x118>
			{
				return_val = false;
    2b46:	232f      	movs	r3, #47	; 0x2f
    2b48:	2208      	movs	r2, #8
    2b4a:	4694      	mov	ip, r2
    2b4c:	44bc      	add	ip, r7
    2b4e:	4463      	add	r3, ip
    2b50:	2200      	movs	r2, #0
    2b52:	701a      	strb	r2, [r3, #0]
			}
		}
		mcp23017_data.devices[i].status = states[i];
    2b54:	2308      	movs	r3, #8
    2b56:	18fa      	adds	r2, r7, r3
    2b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2b5a:	18d3      	adds	r3, r2, r3
    2b5c:	7819      	ldrb	r1, [r3, #0]
    2b5e:	4a3f      	ldr	r2, [pc, #252]	; (2c5c <a_okay+0x220>)
    2b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2b62:	011b      	lsls	r3, r3, #4
    2b64:	18d3      	adds	r3, r2, r3
    2b66:	3303      	adds	r3, #3
    2b68:	1c0a      	adds	r2, r1, #0
    2b6a:	701a      	strb	r2, [r3, #0]
		sprintf(buffer,"ADDR: %d -> %d\n",i,mcp23017_data.devices[i].status);
    2b6c:	4a3b      	ldr	r2, [pc, #236]	; (2c5c <a_okay+0x220>)
    2b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2b70:	011b      	lsls	r3, r3, #4
    2b72:	18d3      	adds	r3, r2, r3
    2b74:	3303      	adds	r3, #3
    2b76:	781b      	ldrb	r3, [r3, #0]
    2b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    2b7a:	4939      	ldr	r1, [pc, #228]	; (2c60 <a_okay+0x224>)
    2b7c:	2008      	movs	r0, #8
    2b7e:	2408      	movs	r4, #8
    2b80:	46a4      	mov	ip, r4
    2b82:	44bc      	add	ip, r7
    2b84:	4460      	add	r0, ip
    2b86:	4c37      	ldr	r4, [pc, #220]	; (2c64 <a_okay+0x228>)
    2b88:	47a0      	blx	r4
		ble_uart_write(buffer);
    2b8a:	2308      	movs	r3, #8
    2b8c:	2208      	movs	r2, #8
    2b8e:	4694      	mov	ip, r2
    2b90:	44bc      	add	ip, r7
    2b92:	4463      	add	r3, ip
    2b94:	0018      	movs	r0, r3
    2b96:	4b34      	ldr	r3, [pc, #208]	; (2c68 <a_okay+0x22c>)
    2b98:	4798      	blx	r3
		uart_write(buffer);
    2b9a:	2308      	movs	r3, #8
    2b9c:	2208      	movs	r2, #8
    2b9e:	4694      	mov	ip, r2
    2ba0:	44bc      	add	ip, r7
    2ba2:	4463      	add	r3, ip
    2ba4:	0018      	movs	r0, r3
    2ba6:	4b31      	ldr	r3, [pc, #196]	; (2c6c <a_okay+0x230>)
    2ba8:	4798      	blx	r3
	char buffer[32];
	uint8_t states[8];
	mcp23017_read_all_ports(read_data,states);
	
	bool return_val = true;
	for (int i=0;i<8;i++)
    2baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2bac:	3301      	adds	r3, #1
    2bae:	633b      	str	r3, [r7, #48]	; 0x30
    2bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2bb2:	2b07      	cmp	r3, #7
    2bb4:	dc00      	bgt.n	2bb8 <a_okay+0x17c>
    2bb6:	e758      	b.n	2a6a <a_okay+0x2e>
		mcp23017_data.devices[i].status = states[i];
		sprintf(buffer,"ADDR: %d -> %d\n",i,mcp23017_data.devices[i].status);
		ble_uart_write(buffer);
		uart_write(buffer);
	}
	sprintf(buffer,"ERR: %d%d%d%d%d%d%d%d\r\n",mcp23017_data.devices[7].error_detected,mcp23017_data.devices[6].error_detected,mcp23017_data.devices[5].error_detected,mcp23017_data.devices[4].error_detected,mcp23017_data.devices[3].error_detected,mcp23017_data.devices[2].error_detected,mcp23017_data.devices[1].error_detected,mcp23017_data.devices[0].error_detected);
    2bb8:	4b28      	ldr	r3, [pc, #160]	; (2c5c <a_okay+0x220>)
    2bba:	2272      	movs	r2, #114	; 0x72
    2bbc:	5c9b      	ldrb	r3, [r3, r2]
    2bbe:	607b      	str	r3, [r7, #4]
    2bc0:	4b26      	ldr	r3, [pc, #152]	; (2c5c <a_okay+0x220>)
    2bc2:	2262      	movs	r2, #98	; 0x62
    2bc4:	5c9b      	ldrb	r3, [r3, r2]
    2bc6:	603b      	str	r3, [r7, #0]
    2bc8:	4b24      	ldr	r3, [pc, #144]	; (2c5c <a_okay+0x220>)
    2bca:	2252      	movs	r2, #82	; 0x52
    2bcc:	5c9b      	ldrb	r3, [r3, r2]
    2bce:	001c      	movs	r4, r3
    2bd0:	4b22      	ldr	r3, [pc, #136]	; (2c5c <a_okay+0x220>)
    2bd2:	2242      	movs	r2, #66	; 0x42
    2bd4:	5c9b      	ldrb	r3, [r3, r2]
    2bd6:	001d      	movs	r5, r3
    2bd8:	4b20      	ldr	r3, [pc, #128]	; (2c5c <a_okay+0x220>)
    2bda:	2232      	movs	r2, #50	; 0x32
    2bdc:	5c9b      	ldrb	r3, [r3, r2]
    2bde:	001e      	movs	r6, r3
    2be0:	4b1e      	ldr	r3, [pc, #120]	; (2c5c <a_okay+0x220>)
    2be2:	2222      	movs	r2, #34	; 0x22
    2be4:	5c9b      	ldrb	r3, [r3, r2]
    2be6:	001a      	movs	r2, r3
    2be8:	4b1c      	ldr	r3, [pc, #112]	; (2c5c <a_okay+0x220>)
    2bea:	7c9b      	ldrb	r3, [r3, #18]
    2bec:	469c      	mov	ip, r3
    2bee:	4b1b      	ldr	r3, [pc, #108]	; (2c5c <a_okay+0x220>)
    2bf0:	789b      	ldrb	r3, [r3, #2]
    2bf2:	4699      	mov	r9, r3
    2bf4:	491e      	ldr	r1, [pc, #120]	; (2c70 <a_okay+0x234>)
    2bf6:	2008      	movs	r0, #8
    2bf8:	2308      	movs	r3, #8
    2bfa:	4698      	mov	r8, r3
    2bfc:	44b8      	add	r8, r7
    2bfe:	4440      	add	r0, r8
    2c00:	464b      	mov	r3, r9
    2c02:	9305      	str	r3, [sp, #20]
    2c04:	4663      	mov	r3, ip
    2c06:	9304      	str	r3, [sp, #16]
    2c08:	9203      	str	r2, [sp, #12]
    2c0a:	9602      	str	r6, [sp, #8]
    2c0c:	9501      	str	r5, [sp, #4]
    2c0e:	9400      	str	r4, [sp, #0]
    2c10:	683b      	ldr	r3, [r7, #0]
    2c12:	687a      	ldr	r2, [r7, #4]
    2c14:	4c13      	ldr	r4, [pc, #76]	; (2c64 <a_okay+0x228>)
    2c16:	47a0      	blx	r4
	ble_uart_write(buffer);
    2c18:	2308      	movs	r3, #8
    2c1a:	2208      	movs	r2, #8
    2c1c:	4694      	mov	ip, r2
    2c1e:	44bc      	add	ip, r7
    2c20:	4463      	add	r3, ip
    2c22:	0018      	movs	r0, r3
    2c24:	4b10      	ldr	r3, [pc, #64]	; (2c68 <a_okay+0x22c>)
    2c26:	4798      	blx	r3
	uart_write(buffer);
    2c28:	2308      	movs	r3, #8
    2c2a:	2208      	movs	r2, #8
    2c2c:	4694      	mov	ip, r2
    2c2e:	44bc      	add	ip, r7
    2c30:	4463      	add	r3, ip
    2c32:	0018      	movs	r0, r3
    2c34:	4b0d      	ldr	r3, [pc, #52]	; (2c6c <a_okay+0x230>)
    2c36:	4798      	blx	r3
	
	return return_val;
    2c38:	232f      	movs	r3, #47	; 0x2f
    2c3a:	2208      	movs	r2, #8
    2c3c:	4694      	mov	ip, r2
    2c3e:	44bc      	add	ip, r7
    2c40:	4463      	add	r3, ip
    2c42:	781b      	ldrb	r3, [r3, #0]
}
    2c44:	0018      	movs	r0, r3
    2c46:	46bd      	mov	sp, r7
    2c48:	b00f      	add	sp, #60	; 0x3c
    2c4a:	bc0c      	pop	{r2, r3}
    2c4c:	4690      	mov	r8, r2
    2c4e:	4699      	mov	r9, r3
    2c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c52:	46c0      	nop			; (mov r8, r8)
    2c54:	2000069c 	.word	0x2000069c
    2c58:	000031b5 	.word	0x000031b5
    2c5c:	200000e0 	.word	0x200000e0
    2c60:	00006df0 	.word	0x00006df0
    2c64:	00005811 	.word	0x00005811
    2c68:	00000dbd 	.word	0x00000dbd
    2c6c:	00003f2d 	.word	0x00003f2d
    2c70:	00006e00 	.word	0x00006e00

00002c74 <configure_pin>:

void configure_pin(uint8_t port, uint8_t addr, uint8_t pin, bool value)
{
    2c74:	b5b0      	push	{r4, r5, r7, lr}
    2c76:	b082      	sub	sp, #8
    2c78:	af00      	add	r7, sp, #0
    2c7a:	0005      	movs	r5, r0
    2c7c:	000c      	movs	r4, r1
    2c7e:	0010      	movs	r0, r2
    2c80:	0019      	movs	r1, r3
    2c82:	1dfb      	adds	r3, r7, #7
    2c84:	1c2a      	adds	r2, r5, #0
    2c86:	701a      	strb	r2, [r3, #0]
    2c88:	1dbb      	adds	r3, r7, #6
    2c8a:	1c22      	adds	r2, r4, #0
    2c8c:	701a      	strb	r2, [r3, #0]
    2c8e:	1d7b      	adds	r3, r7, #5
    2c90:	1c02      	adds	r2, r0, #0
    2c92:	701a      	strb	r2, [r3, #0]
    2c94:	1d3b      	adds	r3, r7, #4
    2c96:	1c0a      	adds	r2, r1, #0
    2c98:	701a      	strb	r2, [r3, #0]
	if(value)
    2c9a:	1d3b      	adds	r3, r7, #4
    2c9c:	781b      	ldrb	r3, [r3, #0]
    2c9e:	2b00      	cmp	r3, #0
    2ca0:	d01f      	beq.n	2ce2 <configure_pin+0x6e>
	{
		mcp23017_data.devices[addr].outputs.ports[port] |= (1 << pin);
    2ca2:	1dbb      	adds	r3, r7, #6
    2ca4:	781a      	ldrb	r2, [r3, #0]
    2ca6:	1dfb      	adds	r3, r7, #7
    2ca8:	781b      	ldrb	r3, [r3, #0]
    2caa:	1db9      	adds	r1, r7, #6
    2cac:	7808      	ldrb	r0, [r1, #0]
    2cae:	1df9      	adds	r1, r7, #7
    2cb0:	7809      	ldrb	r1, [r1, #0]
    2cb2:	4c1e      	ldr	r4, [pc, #120]	; (2d2c <configure_pin+0xb8>)
    2cb4:	0100      	lsls	r0, r0, #4
    2cb6:	1820      	adds	r0, r4, r0
    2cb8:	1841      	adds	r1, r0, r1
    2cba:	3108      	adds	r1, #8
    2cbc:	7809      	ldrb	r1, [r1, #0]
    2cbe:	b248      	sxtb	r0, r1
    2cc0:	1d79      	adds	r1, r7, #5
    2cc2:	7809      	ldrb	r1, [r1, #0]
    2cc4:	2401      	movs	r4, #1
    2cc6:	408c      	lsls	r4, r1
    2cc8:	0021      	movs	r1, r4
    2cca:	b249      	sxtb	r1, r1
    2ccc:	4301      	orrs	r1, r0
    2cce:	b249      	sxtb	r1, r1
    2cd0:	b2c8      	uxtb	r0, r1
    2cd2:	4916      	ldr	r1, [pc, #88]	; (2d2c <configure_pin+0xb8>)
    2cd4:	0112      	lsls	r2, r2, #4
    2cd6:	188a      	adds	r2, r1, r2
    2cd8:	18d3      	adds	r3, r2, r3
    2cda:	3308      	adds	r3, #8
    2cdc:	1c02      	adds	r2, r0, #0
    2cde:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		mcp23017_data.devices[addr].outputs.ports[port] &= ~(1 << pin);
	}
}
    2ce0:	e020      	b.n	2d24 <configure_pin+0xb0>
	{
		mcp23017_data.devices[addr].outputs.ports[port] |= (1 << pin);
	}
	else
	{
		mcp23017_data.devices[addr].outputs.ports[port] &= ~(1 << pin);
    2ce2:	1dbb      	adds	r3, r7, #6
    2ce4:	781a      	ldrb	r2, [r3, #0]
    2ce6:	1dfb      	adds	r3, r7, #7
    2ce8:	781b      	ldrb	r3, [r3, #0]
    2cea:	1db9      	adds	r1, r7, #6
    2cec:	7808      	ldrb	r0, [r1, #0]
    2cee:	1df9      	adds	r1, r7, #7
    2cf0:	7809      	ldrb	r1, [r1, #0]
    2cf2:	4c0e      	ldr	r4, [pc, #56]	; (2d2c <configure_pin+0xb8>)
    2cf4:	0100      	lsls	r0, r0, #4
    2cf6:	1820      	adds	r0, r4, r0
    2cf8:	1841      	adds	r1, r0, r1
    2cfa:	3108      	adds	r1, #8
    2cfc:	7809      	ldrb	r1, [r1, #0]
    2cfe:	b249      	sxtb	r1, r1
    2d00:	1d78      	adds	r0, r7, #5
    2d02:	7800      	ldrb	r0, [r0, #0]
    2d04:	2401      	movs	r4, #1
    2d06:	4084      	lsls	r4, r0
    2d08:	0020      	movs	r0, r4
    2d0a:	b240      	sxtb	r0, r0
    2d0c:	43c0      	mvns	r0, r0
    2d0e:	b240      	sxtb	r0, r0
    2d10:	4001      	ands	r1, r0
    2d12:	b249      	sxtb	r1, r1
    2d14:	b2c8      	uxtb	r0, r1
    2d16:	4905      	ldr	r1, [pc, #20]	; (2d2c <configure_pin+0xb8>)
    2d18:	0112      	lsls	r2, r2, #4
    2d1a:	188a      	adds	r2, r1, r2
    2d1c:	18d3      	adds	r3, r2, r3
    2d1e:	3308      	adds	r3, #8
    2d20:	1c02      	adds	r2, r0, #0
    2d22:	701a      	strb	r2, [r3, #0]
	}
}
    2d24:	46c0      	nop			; (mov r8, r8)
    2d26:	46bd      	mov	sp, r7
    2d28:	b002      	add	sp, #8
    2d2a:	bdb0      	pop	{r4, r5, r7, pc}
    2d2c:	200000e0 	.word	0x200000e0

00002d30 <mcp23017_check_all>:
		mcp23017_data.devices[i].status = STATUS_OK;
	}
}

void mcp23017_check_all()
{
    2d30:	b590      	push	{r4, r7, lr}
    2d32:	b08b      	sub	sp, #44	; 0x2c
    2d34:	af00      	add	r7, sp, #0
	bool returnVal = false;
    2d36:	2327      	movs	r3, #39	; 0x27
    2d38:	18fb      	adds	r3, r7, r3
    2d3a:	2200      	movs	r2, #0
    2d3c:	701a      	strb	r2, [r3, #0]
	uint8_t buffer[32];
	for (int i=0;i<8;i++)
    2d3e:	2300      	movs	r3, #0
    2d40:	623b      	str	r3, [r7, #32]
    2d42:	e025      	b.n	2d90 <mcp23017_check_all+0x60>
	{
		if (mcp23017_data.devices[i].should_be_enabled & mcp23017_data.devices[i].status != STATUS_OK)
    2d44:	4b1c      	ldr	r3, [pc, #112]	; (2db8 <mcp23017_check_all+0x88>)
    2d46:	6a3a      	ldr	r2, [r7, #32]
    2d48:	0112      	lsls	r2, r2, #4
    2d4a:	5cd3      	ldrb	r3, [r2, r3]
    2d4c:	0019      	movs	r1, r3
    2d4e:	4a1a      	ldr	r2, [pc, #104]	; (2db8 <mcp23017_check_all+0x88>)
    2d50:	6a3b      	ldr	r3, [r7, #32]
    2d52:	011b      	lsls	r3, r3, #4
    2d54:	18d3      	adds	r3, r2, r3
    2d56:	3303      	adds	r3, #3
    2d58:	781b      	ldrb	r3, [r3, #0]
    2d5a:	1e5a      	subs	r2, r3, #1
    2d5c:	4193      	sbcs	r3, r2
    2d5e:	b2db      	uxtb	r3, r3
    2d60:	400b      	ands	r3, r1
    2d62:	d012      	beq.n	2d8a <mcp23017_check_all+0x5a>
		{
			sprintf(buffer,"E: %d - %d\n",i,mcp23017_data.devices[i].status);
    2d64:	4a14      	ldr	r2, [pc, #80]	; (2db8 <mcp23017_check_all+0x88>)
    2d66:	6a3b      	ldr	r3, [r7, #32]
    2d68:	011b      	lsls	r3, r3, #4
    2d6a:	18d3      	adds	r3, r2, r3
    2d6c:	3303      	adds	r3, #3
    2d6e:	781b      	ldrb	r3, [r3, #0]
    2d70:	6a3a      	ldr	r2, [r7, #32]
    2d72:	4912      	ldr	r1, [pc, #72]	; (2dbc <mcp23017_check_all+0x8c>)
    2d74:	0038      	movs	r0, r7
    2d76:	4c12      	ldr	r4, [pc, #72]	; (2dc0 <mcp23017_check_all+0x90>)
    2d78:	47a0      	blx	r4
			ble_uart_write(buffer);
    2d7a:	003b      	movs	r3, r7
    2d7c:	0018      	movs	r0, r3
    2d7e:	4b11      	ldr	r3, [pc, #68]	; (2dc4 <mcp23017_check_all+0x94>)
    2d80:	4798      	blx	r3
			returnVal = true;
    2d82:	2327      	movs	r3, #39	; 0x27
    2d84:	18fb      	adds	r3, r7, r3
    2d86:	2201      	movs	r2, #1
    2d88:	701a      	strb	r2, [r3, #0]

void mcp23017_check_all()
{
	bool returnVal = false;
	uint8_t buffer[32];
	for (int i=0;i<8;i++)
    2d8a:	6a3b      	ldr	r3, [r7, #32]
    2d8c:	3301      	adds	r3, #1
    2d8e:	623b      	str	r3, [r7, #32]
    2d90:	6a3b      	ldr	r3, [r7, #32]
    2d92:	2b07      	cmp	r3, #7
    2d94:	ddd6      	ble.n	2d44 <mcp23017_check_all+0x14>
			sprintf(buffer,"E: %d - %d\n",i,mcp23017_data.devices[i].status);
			ble_uart_write(buffer);
			returnVal = true;
		}
	}
	if (!returnVal)
    2d96:	2327      	movs	r3, #39	; 0x27
    2d98:	18fb      	adds	r3, r7, r3
    2d9a:	781b      	ldrb	r3, [r3, #0]
    2d9c:	2201      	movs	r2, #1
    2d9e:	4053      	eors	r3, r2
    2da0:	b2db      	uxtb	r3, r3
    2da2:	2b00      	cmp	r3, #0
    2da4:	d003      	beq.n	2dae <mcp23017_check_all+0x7e>
	{
		ble_uart_write("ALL OK");
    2da6:	4b08      	ldr	r3, [pc, #32]	; (2dc8 <mcp23017_check_all+0x98>)
    2da8:	0018      	movs	r0, r3
    2daa:	4b06      	ldr	r3, [pc, #24]	; (2dc4 <mcp23017_check_all+0x94>)
    2dac:	4798      	blx	r3
	}
    2dae:	46c0      	nop			; (mov r8, r8)
    2db0:	46bd      	mov	sp, r7
    2db2:	b00b      	add	sp, #44	; 0x2c
    2db4:	bd90      	pop	{r4, r7, pc}
    2db6:	46c0      	nop			; (mov r8, r8)
    2db8:	200000e0 	.word	0x200000e0
    2dbc:	00006e18 	.word	0x00006e18
    2dc0:	00005811 	.word	0x00005811
    2dc4:	00000dbd 	.word	0x00000dbd
    2dc8:	00006e24 	.word	0x00006e24

00002dcc <i2c_write>:
	i2c_master_init(&i2c_master_instance, SERCOM3, &config_i2c_master);
	i2c_master_enable(&i2c_master_instance);
}

uint8_t i2c_write(uint8_t address,uint8_t* data, uint8_t data_size)
{
    2dcc:	b580      	push	{r7, lr}
    2dce:	b086      	sub	sp, #24
    2dd0:	af00      	add	r7, sp, #0
    2dd2:	6039      	str	r1, [r7, #0]
    2dd4:	0011      	movs	r1, r2
    2dd6:	1dfb      	adds	r3, r7, #7
    2dd8:	1c02      	adds	r2, r0, #0
    2dda:	701a      	strb	r2, [r3, #0]
    2ddc:	1dbb      	adds	r3, r7, #6
    2dde:	1c0a      	adds	r2, r1, #0
    2de0:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    2de2:	1dfb      	adds	r3, r7, #7
    2de4:	781b      	ldrb	r3, [r3, #0]
    2de6:	b29a      	uxth	r2, r3
    2de8:	2308      	movs	r3, #8
    2dea:	18fb      	adds	r3, r7, r3
    2dec:	801a      	strh	r2, [r3, #0]
    2dee:	1dbb      	adds	r3, r7, #6
    2df0:	781b      	ldrb	r3, [r3, #0]
    2df2:	b29a      	uxth	r2, r3
    2df4:	2308      	movs	r3, #8
    2df6:	18fb      	adds	r3, r7, r3
    2df8:	805a      	strh	r2, [r3, #2]
    2dfa:	2308      	movs	r3, #8
    2dfc:	18fb      	adds	r3, r7, r3
    2dfe:	683a      	ldr	r2, [r7, #0]
    2e00:	605a      	str	r2, [r3, #4]
    2e02:	2308      	movs	r3, #8
    2e04:	18fb      	adds	r3, r7, r3
    2e06:	2200      	movs	r2, #0
    2e08:	721a      	strb	r2, [r3, #8]
    2e0a:	2308      	movs	r3, #8
    2e0c:	18fb      	adds	r3, r7, r3
    2e0e:	2200      	movs	r2, #0
    2e10:	725a      	strb	r2, [r3, #9]
    2e12:	2308      	movs	r3, #8
    2e14:	18fb      	adds	r3, r7, r3
    2e16:	2200      	movs	r2, #0
    2e18:	729a      	strb	r2, [r3, #10]
		.data        = data,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	uint16_t timeout = 0;
    2e1a:	2316      	movs	r3, #22
    2e1c:	18fb      	adds	r3, r7, r3
    2e1e:	2200      	movs	r2, #0
    2e20:	801a      	strh	r2, [r3, #0]

	return i2c_master_write_packet_wait(&i2c_master_instance,&packet);
    2e22:	2308      	movs	r3, #8
    2e24:	18fa      	adds	r2, r7, r3
    2e26:	4b05      	ldr	r3, [pc, #20]	; (2e3c <i2c_write+0x70>)
    2e28:	0011      	movs	r1, r2
    2e2a:	0018      	movs	r0, r3
    2e2c:	4b04      	ldr	r3, [pc, #16]	; (2e40 <i2c_write+0x74>)
    2e2e:	4798      	blx	r3
    2e30:	0003      	movs	r3, r0
	{
		if (timeout++ == I2C_TIMEOUT) {
			break;
		}
	}*/
}
    2e32:	0018      	movs	r0, r3
    2e34:	46bd      	mov	sp, r7
    2e36:	b006      	add	sp, #24
    2e38:	bd80      	pop	{r7, pc}
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	20000f78 	.word	0x20000f78
    2e40:	00000af1 	.word	0x00000af1

00002e44 <i2c_read>:
	}	
	return found_array;
}

uint8_t i2c_read(uint8_t addr,uint8_t reg, uint8_t data_length,uint8_t* data_ptr)
{
    2e44:	b590      	push	{r4, r7, lr}
    2e46:	b08b      	sub	sp, #44	; 0x2c
    2e48:	af00      	add	r7, sp, #0
    2e4a:	0004      	movs	r4, r0
    2e4c:	0008      	movs	r0, r1
    2e4e:	0011      	movs	r1, r2
    2e50:	603b      	str	r3, [r7, #0]
    2e52:	1dfb      	adds	r3, r7, #7
    2e54:	1c22      	adds	r2, r4, #0
    2e56:	701a      	strb	r2, [r3, #0]
    2e58:	1dbb      	adds	r3, r7, #6
    2e5a:	1c02      	adds	r2, r0, #0
    2e5c:	701a      	strb	r2, [r3, #0]
    2e5e:	1d7b      	adds	r3, r7, #5
    2e60:	1c0a      	adds	r2, r1, #0
    2e62:	701a      	strb	r2, [r3, #0]
	//uint8_t read_datab[data_length];
	uint8_t state = 0;
    2e64:	2325      	movs	r3, #37	; 0x25
    2e66:	18fb      	adds	r3, r7, r3
    2e68:	2200      	movs	r2, #0
    2e6a:	701a      	strb	r2, [r3, #0]
	//uint8_t address = (addr << 1) + 1;
	
	uint8_t data[2];
	data[0] = reg;
    2e6c:	2320      	movs	r3, #32
    2e6e:	18fb      	adds	r3, r7, r3
    2e70:	1dba      	adds	r2, r7, #6
    2e72:	7812      	ldrb	r2, [r2, #0]
    2e74:	701a      	strb	r2, [r3, #0]
	data[1] = 0xFF;
    2e76:	2320      	movs	r3, #32
    2e78:	18fb      	adds	r3, r7, r3
    2e7a:	22ff      	movs	r2, #255	; 0xff
    2e7c:	705a      	strb	r2, [r3, #1]
	
	struct i2c_master_packet packet = {
    2e7e:	1dfb      	adds	r3, r7, #7
    2e80:	781b      	ldrb	r3, [r3, #0]
    2e82:	b29b      	uxth	r3, r3
    2e84:	2280      	movs	r2, #128	; 0x80
    2e86:	0052      	lsls	r2, r2, #1
    2e88:	4313      	orrs	r3, r2
    2e8a:	b29a      	uxth	r2, r3
    2e8c:	2314      	movs	r3, #20
    2e8e:	18fb      	adds	r3, r7, r3
    2e90:	801a      	strh	r2, [r3, #0]
    2e92:	1d7b      	adds	r3, r7, #5
    2e94:	781b      	ldrb	r3, [r3, #0]
    2e96:	b29a      	uxth	r2, r3
    2e98:	2314      	movs	r3, #20
    2e9a:	18fb      	adds	r3, r7, r3
    2e9c:	805a      	strh	r2, [r3, #2]
    2e9e:	2314      	movs	r3, #20
    2ea0:	18fb      	adds	r3, r7, r3
    2ea2:	2220      	movs	r2, #32
    2ea4:	18ba      	adds	r2, r7, r2
    2ea6:	605a      	str	r2, [r3, #4]
    2ea8:	2314      	movs	r3, #20
    2eaa:	18fb      	adds	r3, r7, r3
    2eac:	2200      	movs	r2, #0
    2eae:	721a      	strb	r2, [r3, #8]
    2eb0:	2314      	movs	r3, #20
    2eb2:	18fb      	adds	r3, r7, r3
    2eb4:	2200      	movs	r2, #0
    2eb6:	725a      	strb	r2, [r3, #9]
    2eb8:	2314      	movs	r3, #20
    2eba:	18fb      	adds	r3, r7, r3
    2ebc:	2200      	movs	r2, #0
    2ebe:	729a      	strb	r2, [r3, #10]
		.data        = data,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	uint16_t timeout = 0;
    2ec0:	2326      	movs	r3, #38	; 0x26
    2ec2:	18fb      	adds	r3, r7, r3
    2ec4:	2200      	movs	r2, #0
    2ec6:	801a      	strh	r2, [r3, #0]

	do
	{
		state = i2c_master_write_packet_wait(&i2c_master_instance,&packet);
    2ec8:	2325      	movs	r3, #37	; 0x25
    2eca:	18fc      	adds	r4, r7, r3
    2ecc:	2314      	movs	r3, #20
    2ece:	18fa      	adds	r2, r7, r3
    2ed0:	4b23      	ldr	r3, [pc, #140]	; (2f60 <i2c_read+0x11c>)
    2ed2:	0011      	movs	r1, r2
    2ed4:	0018      	movs	r0, r3
    2ed6:	4b23      	ldr	r3, [pc, #140]	; (2f64 <i2c_read+0x120>)
    2ed8:	4798      	blx	r3
    2eda:	0003      	movs	r3, r0
    2edc:	7023      	strb	r3, [r4, #0]
		if (timeout++ == I2C_TIMEOUT) {
    2ede:	2326      	movs	r3, #38	; 0x26
    2ee0:	18fb      	adds	r3, r7, r3
    2ee2:	881b      	ldrh	r3, [r3, #0]
    2ee4:	2226      	movs	r2, #38	; 0x26
    2ee6:	18ba      	adds	r2, r7, r2
    2ee8:	1c59      	adds	r1, r3, #1
    2eea:	8011      	strh	r1, [r2, #0]
    2eec:	2b0a      	cmp	r3, #10
    2eee:	d103      	bne.n	2ef8 <i2c_read+0xb4>
			return state;
    2ef0:	2325      	movs	r3, #37	; 0x25
    2ef2:	18fb      	adds	r3, r7, r3
    2ef4:	781b      	ldrb	r3, [r3, #0]
    2ef6:	e02e      	b.n	2f56 <i2c_read+0x112>
			break;
		}
	}
	while (state != STATUS_OK);
    2ef8:	2325      	movs	r3, #37	; 0x25
    2efa:	18fb      	adds	r3, r7, r3
    2efc:	781b      	ldrb	r3, [r3, #0]
    2efe:	2b00      	cmp	r3, #0
    2f00:	d1e2      	bne.n	2ec8 <i2c_read+0x84>
	
	struct i2c_master_packet read_packet = {
    2f02:	1dfb      	adds	r3, r7, #7
    2f04:	781b      	ldrb	r3, [r3, #0]
    2f06:	b29a      	uxth	r2, r3
    2f08:	2308      	movs	r3, #8
    2f0a:	18fb      	adds	r3, r7, r3
    2f0c:	801a      	strh	r2, [r3, #0]
    2f0e:	1d7b      	adds	r3, r7, #5
    2f10:	781b      	ldrb	r3, [r3, #0]
    2f12:	b29a      	uxth	r2, r3
    2f14:	2308      	movs	r3, #8
    2f16:	18fb      	adds	r3, r7, r3
    2f18:	805a      	strh	r2, [r3, #2]
    2f1a:	2308      	movs	r3, #8
    2f1c:	18fb      	adds	r3, r7, r3
    2f1e:	683a      	ldr	r2, [r7, #0]
    2f20:	605a      	str	r2, [r3, #4]
    2f22:	2308      	movs	r3, #8
    2f24:	18fb      	adds	r3, r7, r3
    2f26:	2200      	movs	r2, #0
    2f28:	721a      	strb	r2, [r3, #8]
    2f2a:	2308      	movs	r3, #8
    2f2c:	18fb      	adds	r3, r7, r3
    2f2e:	2200      	movs	r2, #0
    2f30:	725a      	strb	r2, [r3, #9]
    2f32:	2308      	movs	r3, #8
    2f34:	18fb      	adds	r3, r7, r3
    2f36:	2200      	movs	r2, #0
    2f38:	729a      	strb	r2, [r3, #10]
		.data        = data_ptr,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	state = i2c_master_read_packet_wait(&i2c_master_instance,&read_packet);
    2f3a:	2325      	movs	r3, #37	; 0x25
    2f3c:	18fc      	adds	r4, r7, r3
    2f3e:	2308      	movs	r3, #8
    2f40:	18fa      	adds	r2, r7, r3
    2f42:	4b07      	ldr	r3, [pc, #28]	; (2f60 <i2c_read+0x11c>)
    2f44:	0011      	movs	r1, r2
    2f46:	0018      	movs	r0, r3
    2f48:	4b07      	ldr	r3, [pc, #28]	; (2f68 <i2c_read+0x124>)
    2f4a:	4798      	blx	r3
    2f4c:	0003      	movs	r3, r0
    2f4e:	7023      	strb	r3, [r4, #0]
	return state;
    2f50:	2325      	movs	r3, #37	; 0x25
    2f52:	18fb      	adds	r3, r7, r3
    2f54:	781b      	ldrb	r3, [r3, #0]
}
    2f56:	0018      	movs	r0, r3
    2f58:	46bd      	mov	sp, r7
    2f5a:	b00b      	add	sp, #44	; 0x2c
    2f5c:	bd90      	pop	{r4, r7, pc}
    2f5e:	46c0      	nop			; (mov r8, r8)
    2f60:	20000f78 	.word	0x20000f78
    2f64:	00000af1 	.word	0x00000af1
    2f68:	00000949 	.word	0x00000949

00002f6c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2f6c:	b580      	push	{r7, lr}
    2f6e:	b084      	sub	sp, #16
    2f70:	af00      	add	r7, sp, #0
    2f72:	0002      	movs	r2, r0
    2f74:	1dfb      	adds	r3, r7, #7
    2f76:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2f78:	230f      	movs	r3, #15
    2f7a:	18fb      	adds	r3, r7, r3
    2f7c:	1dfa      	adds	r2, r7, #7
    2f7e:	7812      	ldrb	r2, [r2, #0]
    2f80:	09d2      	lsrs	r2, r2, #7
    2f82:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2f84:	230e      	movs	r3, #14
    2f86:	18fb      	adds	r3, r7, r3
    2f88:	1dfa      	adds	r2, r7, #7
    2f8a:	7812      	ldrb	r2, [r2, #0]
    2f8c:	0952      	lsrs	r2, r2, #5
    2f8e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2f90:	4b0d      	ldr	r3, [pc, #52]	; (2fc8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    2f92:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2f94:	230f      	movs	r3, #15
    2f96:	18fb      	adds	r3, r7, r3
    2f98:	781b      	ldrb	r3, [r3, #0]
    2f9a:	2b00      	cmp	r3, #0
    2f9c:	d10f      	bne.n	2fbe <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2f9e:	230f      	movs	r3, #15
    2fa0:	18fb      	adds	r3, r7, r3
    2fa2:	781b      	ldrb	r3, [r3, #0]
    2fa4:	009b      	lsls	r3, r3, #2
    2fa6:	2210      	movs	r2, #16
    2fa8:	4694      	mov	ip, r2
    2faa:	44bc      	add	ip, r7
    2fac:	4463      	add	r3, ip
    2fae:	3b08      	subs	r3, #8
    2fb0:	681a      	ldr	r2, [r3, #0]
    2fb2:	230e      	movs	r3, #14
    2fb4:	18fb      	adds	r3, r7, r3
    2fb6:	781b      	ldrb	r3, [r3, #0]
    2fb8:	01db      	lsls	r3, r3, #7
    2fba:	18d3      	adds	r3, r2, r3
    2fbc:	e000      	b.n	2fc0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    2fbe:	2300      	movs	r3, #0
	}
}
    2fc0:	0018      	movs	r0, r3
    2fc2:	46bd      	mov	sp, r7
    2fc4:	b004      	add	sp, #16
    2fc6:	bd80      	pop	{r7, pc}
    2fc8:	41004400 	.word	0x41004400

00002fcc <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2fcc:	b580      	push	{r7, lr}
    2fce:	b082      	sub	sp, #8
    2fd0:	af00      	add	r7, sp, #0
    2fd2:	0002      	movs	r2, r0
    2fd4:	1dfb      	adds	r3, r7, #7
    2fd6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2fd8:	1dfb      	adds	r3, r7, #7
    2fda:	781b      	ldrb	r3, [r3, #0]
    2fdc:	0018      	movs	r0, r3
    2fde:	4b03      	ldr	r3, [pc, #12]	; (2fec <port_get_group_from_gpio_pin+0x20>)
    2fe0:	4798      	blx	r3
    2fe2:	0003      	movs	r3, r0
}
    2fe4:	0018      	movs	r0, r3
    2fe6:	46bd      	mov	sp, r7
    2fe8:	b002      	add	sp, #8
    2fea:	bd80      	pop	{r7, pc}
    2fec:	00002f6d 	.word	0x00002f6d

00002ff0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    2ff0:	b580      	push	{r7, lr}
    2ff2:	b084      	sub	sp, #16
    2ff4:	af00      	add	r7, sp, #0
    2ff6:	0002      	movs	r2, r0
    2ff8:	1dfb      	adds	r3, r7, #7
    2ffa:	701a      	strb	r2, [r3, #0]
    2ffc:	1dbb      	adds	r3, r7, #6
    2ffe:	1c0a      	adds	r2, r1, #0
    3000:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    3002:	1dfb      	adds	r3, r7, #7
    3004:	781b      	ldrb	r3, [r3, #0]
    3006:	0018      	movs	r0, r3
    3008:	4b0d      	ldr	r3, [pc, #52]	; (3040 <port_pin_set_output_level+0x50>)
    300a:	4798      	blx	r3
    300c:	0003      	movs	r3, r0
    300e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3010:	1dfb      	adds	r3, r7, #7
    3012:	781b      	ldrb	r3, [r3, #0]
    3014:	221f      	movs	r2, #31
    3016:	4013      	ands	r3, r2
    3018:	2201      	movs	r2, #1
    301a:	409a      	lsls	r2, r3
    301c:	0013      	movs	r3, r2
    301e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    3020:	1dbb      	adds	r3, r7, #6
    3022:	781b      	ldrb	r3, [r3, #0]
    3024:	2b00      	cmp	r3, #0
    3026:	d003      	beq.n	3030 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    3028:	68fb      	ldr	r3, [r7, #12]
    302a:	68ba      	ldr	r2, [r7, #8]
    302c:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    302e:	e002      	b.n	3036 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3030:	68fb      	ldr	r3, [r7, #12]
    3032:	68ba      	ldr	r2, [r7, #8]
    3034:	615a      	str	r2, [r3, #20]
	}
}
    3036:	46c0      	nop			; (mov r8, r8)
    3038:	46bd      	mov	sp, r7
    303a:	b004      	add	sp, #16
    303c:	bd80      	pop	{r7, pc}
    303e:	46c0      	nop			; (mov r8, r8)
    3040:	00002fcd 	.word	0x00002fcd

00003044 <init_all_ports>:
	data[1] = 0xFF;
	state = i2c_write(MCP23017_I2C_ADDR_000,(uint8_t *)data,2);
}

uint8_t init_all_ports(void)
{
    3044:	b590      	push	{r4, r7, lr}
    3046:	b085      	sub	sp, #20
    3048:	af00      	add	r7, sp, #0
	uint8_t states = 0;
    304a:	230f      	movs	r3, #15
    304c:	18fb      	adds	r3, r7, r3
    304e:	2200      	movs	r2, #0
    3050:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[1] = 0x00;
    3052:	1d3b      	adds	r3, r7, #4
    3054:	2200      	movs	r2, #0
    3056:	705a      	strb	r2, [r3, #1]
	
	for (int i=0;i<8;i++)
    3058:	2300      	movs	r3, #0
    305a:	60bb      	str	r3, [r7, #8]
    305c:	e036      	b.n	30cc <init_all_ports+0x88>
	{
		data[0] = MCP23017_IODIRA;
    305e:	1d3b      	adds	r3, r7, #4
    3060:	2200      	movs	r2, #0
    3062:	701a      	strb	r2, [r3, #0]
		uint8_t state = i2c_write(MCP23017_I2C_ADDR_000+i,(uint8_t *)data,2);
    3064:	68bb      	ldr	r3, [r7, #8]
    3066:	b2db      	uxtb	r3, r3
    3068:	3320      	adds	r3, #32
    306a:	b2db      	uxtb	r3, r3
    306c:	1dfc      	adds	r4, r7, #7
    306e:	1d39      	adds	r1, r7, #4
    3070:	2202      	movs	r2, #2
    3072:	0018      	movs	r0, r3
    3074:	4b28      	ldr	r3, [pc, #160]	; (3118 <init_all_ports+0xd4>)
    3076:	4798      	blx	r3
    3078:	0003      	movs	r3, r0
    307a:	7023      	strb	r3, [r4, #0]
		if (state == STATUS_OK)
    307c:	1dfb      	adds	r3, r7, #7
    307e:	781b      	ldrb	r3, [r3, #0]
    3080:	2b00      	cmp	r3, #0
    3082:	d120      	bne.n	30c6 <init_all_ports+0x82>
		{
			data[0] = MCP23017_IODIRB;
    3084:	1d3b      	adds	r3, r7, #4
    3086:	2201      	movs	r2, #1
    3088:	701a      	strb	r2, [r3, #0]
			state = i2c_write(MCP23017_I2C_ADDR_000+i,(uint8_t *)data,2);
    308a:	68bb      	ldr	r3, [r7, #8]
    308c:	b2db      	uxtb	r3, r3
    308e:	3320      	adds	r3, #32
    3090:	b2db      	uxtb	r3, r3
    3092:	1dfc      	adds	r4, r7, #7
    3094:	1d39      	adds	r1, r7, #4
    3096:	2202      	movs	r2, #2
    3098:	0018      	movs	r0, r3
    309a:	4b1f      	ldr	r3, [pc, #124]	; (3118 <init_all_ports+0xd4>)
    309c:	4798      	blx	r3
    309e:	0003      	movs	r3, r0
    30a0:	7023      	strb	r3, [r4, #0]
			if (state == STATUS_OK)
    30a2:	1dfb      	adds	r3, r7, #7
    30a4:	781b      	ldrb	r3, [r3, #0]
    30a6:	2b00      	cmp	r3, #0
    30a8:	d10d      	bne.n	30c6 <init_all_ports+0x82>
			{
				states |= (1 << i);
    30aa:	2201      	movs	r2, #1
    30ac:	68bb      	ldr	r3, [r7, #8]
    30ae:	409a      	lsls	r2, r3
    30b0:	0013      	movs	r3, r2
    30b2:	b25a      	sxtb	r2, r3
    30b4:	230f      	movs	r3, #15
    30b6:	18fb      	adds	r3, r7, r3
    30b8:	781b      	ldrb	r3, [r3, #0]
    30ba:	b25b      	sxtb	r3, r3
    30bc:	4313      	orrs	r3, r2
    30be:	b25a      	sxtb	r2, r3
    30c0:	230f      	movs	r3, #15
    30c2:	18fb      	adds	r3, r7, r3
    30c4:	701a      	strb	r2, [r3, #0]
{
	uint8_t states = 0;
	uint8_t data[2];
	data[1] = 0x00;
	
	for (int i=0;i<8;i++)
    30c6:	68bb      	ldr	r3, [r7, #8]
    30c8:	3301      	adds	r3, #1
    30ca:	60bb      	str	r3, [r7, #8]
    30cc:	68bb      	ldr	r3, [r7, #8]
    30ce:	2b07      	cmp	r3, #7
    30d0:	ddc5      	ble.n	305e <init_all_ports+0x1a>
				states |= (1 << i);
			}
		}
	}
	
	data[1] = 0x80;
    30d2:	1d3b      	adds	r3, r7, #4
    30d4:	2280      	movs	r2, #128	; 0x80
    30d6:	705a      	strb	r2, [r3, #1]
	data[0] = MCP23017_GPIOA;
    30d8:	1d3b      	adds	r3, r7, #4
    30da:	2212      	movs	r2, #18
    30dc:	701a      	strb	r2, [r3, #0]
	uint8_t state = i2c_write(MCP23017_I2C_ADDR_001,(uint8_t *)data,2);
    30de:	1dbc      	adds	r4, r7, #6
    30e0:	1d3b      	adds	r3, r7, #4
    30e2:	2202      	movs	r2, #2
    30e4:	0019      	movs	r1, r3
    30e6:	2021      	movs	r0, #33	; 0x21
    30e8:	4b0b      	ldr	r3, [pc, #44]	; (3118 <init_all_ports+0xd4>)
    30ea:	4798      	blx	r3
    30ec:	0003      	movs	r3, r0
    30ee:	7023      	strb	r3, [r4, #0]
	data[0] = MCP23017_GPIOB;
    30f0:	1d3b      	adds	r3, r7, #4
    30f2:	2213      	movs	r2, #19
    30f4:	701a      	strb	r2, [r3, #0]
	state = i2c_write(MCP23017_I2C_ADDR_001,(uint8_t *)data,2);
    30f6:	1dbc      	adds	r4, r7, #6
    30f8:	1d3b      	adds	r3, r7, #4
    30fa:	2202      	movs	r2, #2
    30fc:	0019      	movs	r1, r3
    30fe:	2021      	movs	r0, #33	; 0x21
    3100:	4b05      	ldr	r3, [pc, #20]	; (3118 <init_all_ports+0xd4>)
    3102:	4798      	blx	r3
    3104:	0003      	movs	r3, r0
    3106:	7023      	strb	r3, [r4, #0]
	
	return states;
    3108:	230f      	movs	r3, #15
    310a:	18fb      	adds	r3, r7, r3
    310c:	781b      	ldrb	r3, [r3, #0]
}
    310e:	0018      	movs	r0, r3
    3110:	46bd      	mov	sp, r7
    3112:	b005      	add	sp, #20
    3114:	bd90      	pop	{r4, r7, pc}
    3116:	46c0      	nop			; (mov r8, r8)
    3118:	00002dcd 	.word	0x00002dcd

0000311c <mcp23017_set_pins>:
	data[0] = MCP23017_GPIOB;
	state = i2c_write(MCP23017_I2C_ADDR_000,(uint8_t *)data,2);	
}

uint8_t mcp23017_set_pins(uint8_t addr, uint8_t porta, uint8_t portb)
{
    311c:	b590      	push	{r4, r7, lr}
    311e:	b085      	sub	sp, #20
    3120:	af00      	add	r7, sp, #0
    3122:	0004      	movs	r4, r0
    3124:	0008      	movs	r0, r1
    3126:	0011      	movs	r1, r2
    3128:	1dfb      	adds	r3, r7, #7
    312a:	1c22      	adds	r2, r4, #0
    312c:	701a      	strb	r2, [r3, #0]
    312e:	1dbb      	adds	r3, r7, #6
    3130:	1c02      	adds	r2, r0, #0
    3132:	701a      	strb	r2, [r3, #0]
    3134:	1d7b      	adds	r3, r7, #5
    3136:	1c0a      	adds	r2, r1, #0
    3138:	701a      	strb	r2, [r3, #0]
	uint8_t state = 0x00;
    313a:	230f      	movs	r3, #15
    313c:	18fb      	adds	r3, r7, r3
    313e:	2200      	movs	r2, #0
    3140:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = MCP23017_GPIOA;
    3142:	230c      	movs	r3, #12
    3144:	18fb      	adds	r3, r7, r3
    3146:	2212      	movs	r2, #18
    3148:	701a      	strb	r2, [r3, #0]
	data[1] = porta;
    314a:	230c      	movs	r3, #12
    314c:	18fb      	adds	r3, r7, r3
    314e:	1dba      	adds	r2, r7, #6
    3150:	7812      	ldrb	r2, [r2, #0]
    3152:	705a      	strb	r2, [r3, #1]
	state = i2c_write(addr,(uint8_t *)data,2);
    3154:	230f      	movs	r3, #15
    3156:	18fc      	adds	r4, r7, r3
    3158:	230c      	movs	r3, #12
    315a:	18f9      	adds	r1, r7, r3
    315c:	1dfb      	adds	r3, r7, #7
    315e:	781b      	ldrb	r3, [r3, #0]
    3160:	2202      	movs	r2, #2
    3162:	0018      	movs	r0, r3
    3164:	4b12      	ldr	r3, [pc, #72]	; (31b0 <mcp23017_set_pins+0x94>)
    3166:	4798      	blx	r3
    3168:	0003      	movs	r3, r0
    316a:	7023      	strb	r3, [r4, #0]
	data[0] = MCP23017_GPIOB;
    316c:	230c      	movs	r3, #12
    316e:	18fb      	adds	r3, r7, r3
    3170:	2213      	movs	r2, #19
    3172:	701a      	strb	r2, [r3, #0]
	data[1] = portb;
    3174:	230c      	movs	r3, #12
    3176:	18fb      	adds	r3, r7, r3
    3178:	1d7a      	adds	r2, r7, #5
    317a:	7812      	ldrb	r2, [r2, #0]
    317c:	705a      	strb	r2, [r3, #1]
	state |= i2c_write(addr,(uint8_t *)data,2);
    317e:	230c      	movs	r3, #12
    3180:	18f9      	adds	r1, r7, r3
    3182:	1dfb      	adds	r3, r7, #7
    3184:	781b      	ldrb	r3, [r3, #0]
    3186:	2202      	movs	r2, #2
    3188:	0018      	movs	r0, r3
    318a:	4b09      	ldr	r3, [pc, #36]	; (31b0 <mcp23017_set_pins+0x94>)
    318c:	4798      	blx	r3
    318e:	0003      	movs	r3, r0
    3190:	0019      	movs	r1, r3
    3192:	230f      	movs	r3, #15
    3194:	18fb      	adds	r3, r7, r3
    3196:	220f      	movs	r2, #15
    3198:	18ba      	adds	r2, r7, r2
    319a:	7812      	ldrb	r2, [r2, #0]
    319c:	430a      	orrs	r2, r1
    319e:	701a      	strb	r2, [r3, #0]
	
	return state;
    31a0:	230f      	movs	r3, #15
    31a2:	18fb      	adds	r3, r7, r3
    31a4:	781b      	ldrb	r3, [r3, #0]
}
    31a6:	0018      	movs	r0, r3
    31a8:	46bd      	mov	sp, r7
    31aa:	b005      	add	sp, #20
    31ac:	bd90      	pop	{r4, r7, pc}
    31ae:	46c0      	nop			; (mov r8, r8)
    31b0:	00002dcd 	.word	0x00002dcd

000031b4 <mcp23017_read_all_ports>:

uint8_t data_being_read[8][2];

void mcp23017_read_all_ports(uint8_t read_data_ptr[2][8], uint8_t states[8])
{
    31b4:	b5b0      	push	{r4, r5, r7, lr}
    31b6:	b084      	sub	sp, #16
    31b8:	af00      	add	r7, sp, #0
    31ba:	6078      	str	r0, [r7, #4]
    31bc:	6039      	str	r1, [r7, #0]
	uint8_t state = 0x00;
    31be:	230e      	movs	r3, #14
    31c0:	18fb      	adds	r3, r7, r3
    31c2:	2200      	movs	r2, #0
    31c4:	701a      	strb	r2, [r3, #0]
	//uint8_t data = 0x00;
	for (uint8_t i=0;i<8;i++)
    31c6:	230f      	movs	r3, #15
    31c8:	18fb      	adds	r3, r7, r3
    31ca:	2200      	movs	r2, #0
    31cc:	701a      	strb	r2, [r3, #0]
    31ce:	e03e      	b.n	324e <mcp23017_read_all_ports+0x9a>
	{
		//data = 0x00;
		//data_being_read[i][0] = 0;
		//read_data_ptr[i][0] = 0;
		state = i2c_read(MCP23017_I2C_ADDR_000+i,MCP23017_GPIOA, 1,(uint8_t *)&read_data_ptr[0][i]);
    31d0:	230f      	movs	r3, #15
    31d2:	18fb      	adds	r3, r7, r3
    31d4:	781b      	ldrb	r3, [r3, #0]
    31d6:	3320      	adds	r3, #32
    31d8:	b2d8      	uxtb	r0, r3
    31da:	230f      	movs	r3, #15
    31dc:	18fb      	adds	r3, r7, r3
    31de:	781b      	ldrb	r3, [r3, #0]
    31e0:	687a      	ldr	r2, [r7, #4]
    31e2:	18d3      	adds	r3, r2, r3
    31e4:	220e      	movs	r2, #14
    31e6:	18bc      	adds	r4, r7, r2
    31e8:	2201      	movs	r2, #1
    31ea:	2112      	movs	r1, #18
    31ec:	4d1c      	ldr	r5, [pc, #112]	; (3260 <mcp23017_read_all_ports+0xac>)
    31ee:	47a8      	blx	r5
    31f0:	0003      	movs	r3, r0
    31f2:	7023      	strb	r3, [r4, #0]
		//read_data[i][0] = data;
		//data_being_read[i][0] = data;
		//read_data_ptr[i][1] = 0;
		state |= i2c_read(MCP23017_I2C_ADDR_000+i,MCP23017_GPIOB, 1,(uint8_t *)&read_data_ptr[1][i]);
    31f4:	230f      	movs	r3, #15
    31f6:	18fb      	adds	r3, r7, r3
    31f8:	781b      	ldrb	r3, [r3, #0]
    31fa:	3320      	adds	r3, #32
    31fc:	b2d8      	uxtb	r0, r3
    31fe:	687b      	ldr	r3, [r7, #4]
    3200:	3308      	adds	r3, #8
    3202:	001a      	movs	r2, r3
    3204:	230f      	movs	r3, #15
    3206:	18fb      	adds	r3, r7, r3
    3208:	781b      	ldrb	r3, [r3, #0]
    320a:	18d3      	adds	r3, r2, r3
    320c:	2201      	movs	r2, #1
    320e:	2113      	movs	r1, #19
    3210:	4c13      	ldr	r4, [pc, #76]	; (3260 <mcp23017_read_all_ports+0xac>)
    3212:	47a0      	blx	r4
    3214:	0003      	movs	r3, r0
    3216:	0019      	movs	r1, r3
    3218:	230e      	movs	r3, #14
    321a:	18fb      	adds	r3, r7, r3
    321c:	220e      	movs	r2, #14
    321e:	18ba      	adds	r2, r7, r2
    3220:	7812      	ldrb	r2, [r2, #0]
    3222:	430a      	orrs	r2, r1
    3224:	701a      	strb	r2, [r3, #0]
		//data_being_read[i][1] = data;
		//read_data[i][1] = data;
		states[i] = state;
    3226:	230f      	movs	r3, #15
    3228:	18fb      	adds	r3, r7, r3
    322a:	781b      	ldrb	r3, [r3, #0]
    322c:	683a      	ldr	r2, [r7, #0]
    322e:	18d3      	adds	r3, r2, r3
    3230:	220e      	movs	r2, #14
    3232:	18ba      	adds	r2, r7, r2
    3234:	7812      	ldrb	r2, [r2, #0]
    3236:	701a      	strb	r2, [r3, #0]
		state = 0x00;
    3238:	230e      	movs	r3, #14
    323a:	18fb      	adds	r3, r7, r3
    323c:	2200      	movs	r2, #0
    323e:	701a      	strb	r2, [r3, #0]

void mcp23017_read_all_ports(uint8_t read_data_ptr[2][8], uint8_t states[8])
{
	uint8_t state = 0x00;
	//uint8_t data = 0x00;
	for (uint8_t i=0;i<8;i++)
    3240:	230f      	movs	r3, #15
    3242:	18fb      	adds	r3, r7, r3
    3244:	781a      	ldrb	r2, [r3, #0]
    3246:	230f      	movs	r3, #15
    3248:	18fb      	adds	r3, r7, r3
    324a:	3201      	adds	r2, #1
    324c:	701a      	strb	r2, [r3, #0]
    324e:	230f      	movs	r3, #15
    3250:	18fb      	adds	r3, r7, r3
    3252:	781b      	ldrb	r3, [r3, #0]
    3254:	2b07      	cmp	r3, #7
    3256:	d9bb      	bls.n	31d0 <mcp23017_read_all_ports+0x1c>
		states[i] = state;
		state = 0x00;
	}
	//read_data = data_being_read;
	//return state;
}
    3258:	46c0      	nop			; (mov r8, r8)
    325a:	46bd      	mov	sp, r7
    325c:	b004      	add	sp, #16
    325e:	bdb0      	pop	{r4, r5, r7, pc}
    3260:	00002e45 	.word	0x00002e45

00003264 <mcp23017_reset>:
	port_pin_set_config(MCP23017_PWR_PIN,&config_port_pin);
	port_pin_set_output_level(MCP23017_PWR_PIN,true);
}

void mcp23017_reset(void)
{
    3264:	b5f0      	push	{r4, r5, r6, r7, lr}
    3266:	b087      	sub	sp, #28
    3268:	af00      	add	r7, sp, #0
	port_pin_set_output_level(MCP23017_PWR_PIN, false);
    326a:	2100      	movs	r1, #0
    326c:	2007      	movs	r0, #7
    326e:	4b32      	ldr	r3, [pc, #200]	; (3338 <mcp23017_reset+0xd4>)
    3270:	4798      	blx	r3
	delay_ms(250);
    3272:	2000      	movs	r0, #0
    3274:	4b31      	ldr	r3, [pc, #196]	; (333c <mcp23017_reset+0xd8>)
    3276:	4798      	blx	r3
    3278:	0003      	movs	r3, r0
    327a:	001d      	movs	r5, r3
    327c:	2300      	movs	r3, #0
    327e:	001e      	movs	r6, r3
    3280:	4c2f      	ldr	r4, [pc, #188]	; (3340 <mcp23017_reset+0xdc>)
    3282:	22fa      	movs	r2, #250	; 0xfa
    3284:	2300      	movs	r3, #0
    3286:	0028      	movs	r0, r5
    3288:	0031      	movs	r1, r6
    328a:	47a0      	blx	r4
    328c:	0003      	movs	r3, r0
    328e:	000c      	movs	r4, r1
    3290:	0019      	movs	r1, r3
    3292:	0022      	movs	r2, r4
    3294:	4b2b      	ldr	r3, [pc, #172]	; (3344 <mcp23017_reset+0xe0>)
    3296:	2400      	movs	r4, #0
    3298:	18c9      	adds	r1, r1, r3
    329a:	4162      	adcs	r2, r4
    329c:	0008      	movs	r0, r1
    329e:	0011      	movs	r1, r2
    32a0:	4c29      	ldr	r4, [pc, #164]	; (3348 <mcp23017_reset+0xe4>)
    32a2:	4a2a      	ldr	r2, [pc, #168]	; (334c <mcp23017_reset+0xe8>)
    32a4:	2300      	movs	r3, #0
    32a6:	47a0      	blx	r4
    32a8:	0003      	movs	r3, r0
    32aa:	000c      	movs	r4, r1
    32ac:	0018      	movs	r0, r3
    32ae:	4b28      	ldr	r3, [pc, #160]	; (3350 <mcp23017_reset+0xec>)
    32b0:	4798      	blx	r3
	port_pin_set_output_level(MCP23017_PWR_PIN, true);
    32b2:	2101      	movs	r1, #1
    32b4:	2007      	movs	r0, #7
    32b6:	4b20      	ldr	r3, [pc, #128]	; (3338 <mcp23017_reset+0xd4>)
    32b8:	4798      	blx	r3
	delay_ms(125);
    32ba:	2000      	movs	r0, #0
    32bc:	4b1f      	ldr	r3, [pc, #124]	; (333c <mcp23017_reset+0xd8>)
    32be:	4798      	blx	r3
    32c0:	0003      	movs	r3, r0
    32c2:	603b      	str	r3, [r7, #0]
    32c4:	2300      	movs	r3, #0
    32c6:	607b      	str	r3, [r7, #4]
    32c8:	6838      	ldr	r0, [r7, #0]
    32ca:	6879      	ldr	r1, [r7, #4]
    32cc:	0003      	movs	r3, r0
    32ce:	000c      	movs	r4, r1
    32d0:	0eda      	lsrs	r2, r3, #27
    32d2:	0165      	lsls	r5, r4, #5
    32d4:	617d      	str	r5, [r7, #20]
    32d6:	697d      	ldr	r5, [r7, #20]
    32d8:	4315      	orrs	r5, r2
    32da:	617d      	str	r5, [r7, #20]
    32dc:	015b      	lsls	r3, r3, #5
    32de:	613b      	str	r3, [r7, #16]
    32e0:	693c      	ldr	r4, [r7, #16]
    32e2:	697d      	ldr	r5, [r7, #20]
    32e4:	0002      	movs	r2, r0
    32e6:	000b      	movs	r3, r1
    32e8:	1aa4      	subs	r4, r4, r2
    32ea:	419d      	sbcs	r5, r3
    32ec:	0023      	movs	r3, r4
    32ee:	002c      	movs	r4, r5
    32f0:	0f9a      	lsrs	r2, r3, #30
    32f2:	00a5      	lsls	r5, r4, #2
    32f4:	60fd      	str	r5, [r7, #12]
    32f6:	68fd      	ldr	r5, [r7, #12]
    32f8:	4315      	orrs	r5, r2
    32fa:	60fd      	str	r5, [r7, #12]
    32fc:	009b      	lsls	r3, r3, #2
    32fe:	60bb      	str	r3, [r7, #8]
    3300:	0003      	movs	r3, r0
    3302:	000c      	movs	r4, r1
    3304:	68b9      	ldr	r1, [r7, #8]
    3306:	68fa      	ldr	r2, [r7, #12]
    3308:	185b      	adds	r3, r3, r1
    330a:	4154      	adcs	r4, r2
    330c:	490d      	ldr	r1, [pc, #52]	; (3344 <mcp23017_reset+0xe0>)
    330e:	2200      	movs	r2, #0
    3310:	185b      	adds	r3, r3, r1
    3312:	4154      	adcs	r4, r2
    3314:	0018      	movs	r0, r3
    3316:	0021      	movs	r1, r4
    3318:	4c0b      	ldr	r4, [pc, #44]	; (3348 <mcp23017_reset+0xe4>)
    331a:	4a0c      	ldr	r2, [pc, #48]	; (334c <mcp23017_reset+0xe8>)
    331c:	2300      	movs	r3, #0
    331e:	47a0      	blx	r4
    3320:	0003      	movs	r3, r0
    3322:	000c      	movs	r4, r1
    3324:	0018      	movs	r0, r3
    3326:	4b0a      	ldr	r3, [pc, #40]	; (3350 <mcp23017_reset+0xec>)
    3328:	4798      	blx	r3
	init_all_ports();
    332a:	4b0a      	ldr	r3, [pc, #40]	; (3354 <mcp23017_reset+0xf0>)
    332c:	4798      	blx	r3
	//TODO pull PWR or RESET to MCP23017 ICs.
}
    332e:	46c0      	nop			; (mov r8, r8)
    3330:	46bd      	mov	sp, r7
    3332:	b007      	add	sp, #28
    3334:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3336:	46c0      	nop			; (mov r8, r8)
    3338:	00002ff1 	.word	0x00002ff1
    333c:	000047e1 	.word	0x000047e1
    3340:	00005585 	.word	0x00005585
    3344:	00001b57 	.word	0x00001b57
    3348:	00005545 	.word	0x00005545
    334c:	00001b58 	.word	0x00001b58
    3350:	20000001 	.word	0x20000001
    3354:	00003045 	.word	0x00003045

00003358 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3358:	b580      	push	{r7, lr}
    335a:	b084      	sub	sp, #16
    335c:	af00      	add	r7, sp, #0
    335e:	0002      	movs	r2, r0
    3360:	1dfb      	adds	r3, r7, #7
    3362:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3364:	230f      	movs	r3, #15
    3366:	18fb      	adds	r3, r7, r3
    3368:	1dfa      	adds	r2, r7, #7
    336a:	7812      	ldrb	r2, [r2, #0]
    336c:	09d2      	lsrs	r2, r2, #7
    336e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3370:	230e      	movs	r3, #14
    3372:	18fb      	adds	r3, r7, r3
    3374:	1dfa      	adds	r2, r7, #7
    3376:	7812      	ldrb	r2, [r2, #0]
    3378:	0952      	lsrs	r2, r2, #5
    337a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    337c:	4b0d      	ldr	r3, [pc, #52]	; (33b4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    337e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3380:	230f      	movs	r3, #15
    3382:	18fb      	adds	r3, r7, r3
    3384:	781b      	ldrb	r3, [r3, #0]
    3386:	2b00      	cmp	r3, #0
    3388:	d10f      	bne.n	33aa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    338a:	230f      	movs	r3, #15
    338c:	18fb      	adds	r3, r7, r3
    338e:	781b      	ldrb	r3, [r3, #0]
    3390:	009b      	lsls	r3, r3, #2
    3392:	2210      	movs	r2, #16
    3394:	4694      	mov	ip, r2
    3396:	44bc      	add	ip, r7
    3398:	4463      	add	r3, ip
    339a:	3b08      	subs	r3, #8
    339c:	681a      	ldr	r2, [r3, #0]
    339e:	230e      	movs	r3, #14
    33a0:	18fb      	adds	r3, r7, r3
    33a2:	781b      	ldrb	r3, [r3, #0]
    33a4:	01db      	lsls	r3, r3, #7
    33a6:	18d3      	adds	r3, r2, r3
    33a8:	e000      	b.n	33ac <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    33aa:	2300      	movs	r3, #0
	}
}
    33ac:	0018      	movs	r0, r3
    33ae:	46bd      	mov	sp, r7
    33b0:	b004      	add	sp, #16
    33b2:	bd80      	pop	{r7, pc}
    33b4:	41004400 	.word	0x41004400

000033b8 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    33b8:	b580      	push	{r7, lr}
    33ba:	b084      	sub	sp, #16
    33bc:	af00      	add	r7, sp, #0
    33be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    33c0:	687b      	ldr	r3, [r7, #4]
    33c2:	681b      	ldr	r3, [r3, #0]
    33c4:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    33c6:	68fb      	ldr	r3, [r7, #12]
    33c8:	7e5b      	ldrb	r3, [r3, #25]
    33ca:	b2db      	uxtb	r3, r3
    33cc:	b25b      	sxtb	r3, r3
    33ce:	2b00      	cmp	r3, #0
    33d0:	da01      	bge.n	33d6 <adc_is_syncing+0x1e>
		return true;
    33d2:	2301      	movs	r3, #1
    33d4:	e000      	b.n	33d8 <adc_is_syncing+0x20>
	}

	return false;
    33d6:	2300      	movs	r3, #0
}
    33d8:	0018      	movs	r0, r3
    33da:	46bd      	mov	sp, r7
    33dc:	b004      	add	sp, #16
    33de:	bd80      	pop	{r7, pc}

000033e0 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    33e0:	b580      	push	{r7, lr}
    33e2:	b086      	sub	sp, #24
    33e4:	af00      	add	r7, sp, #0
    33e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    33e8:	687b      	ldr	r3, [r7, #4]
    33ea:	681b      	ldr	r3, [r3, #0]
    33ec:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    33ee:	693b      	ldr	r3, [r7, #16]
    33f0:	7e1b      	ldrb	r3, [r3, #24]
    33f2:	b2db      	uxtb	r3, r3
    33f4:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    33f6:	2300      	movs	r3, #0
    33f8:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    33fa:	68fb      	ldr	r3, [r7, #12]
    33fc:	2201      	movs	r2, #1
    33fe:	4013      	ands	r3, r2
    3400:	d003      	beq.n	340a <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    3402:	697b      	ldr	r3, [r7, #20]
    3404:	2201      	movs	r2, #1
    3406:	4313      	orrs	r3, r2
    3408:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    340a:	68fb      	ldr	r3, [r7, #12]
    340c:	2204      	movs	r2, #4
    340e:	4013      	ands	r3, r2
    3410:	d003      	beq.n	341a <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    3412:	697b      	ldr	r3, [r7, #20]
    3414:	2202      	movs	r2, #2
    3416:	4313      	orrs	r3, r2
    3418:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    341a:	68fb      	ldr	r3, [r7, #12]
    341c:	2202      	movs	r2, #2
    341e:	4013      	ands	r3, r2
    3420:	d003      	beq.n	342a <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    3422:	697b      	ldr	r3, [r7, #20]
    3424:	2204      	movs	r2, #4
    3426:	4313      	orrs	r3, r2
    3428:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    342a:	697b      	ldr	r3, [r7, #20]
}
    342c:	0018      	movs	r0, r3
    342e:	46bd      	mov	sp, r7
    3430:	b006      	add	sp, #24
    3432:	bd80      	pop	{r7, pc}

00003434 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    3434:	b580      	push	{r7, lr}
    3436:	b084      	sub	sp, #16
    3438:	af00      	add	r7, sp, #0
    343a:	6078      	str	r0, [r7, #4]
    343c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    343e:	687b      	ldr	r3, [r7, #4]
    3440:	681b      	ldr	r3, [r3, #0]
    3442:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    3444:	2300      	movs	r3, #0
    3446:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    3448:	683b      	ldr	r3, [r7, #0]
    344a:	2201      	movs	r2, #1
    344c:	4013      	ands	r3, r2
    344e:	d003      	beq.n	3458 <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    3450:	68fb      	ldr	r3, [r7, #12]
    3452:	2201      	movs	r2, #1
    3454:	4313      	orrs	r3, r2
    3456:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    3458:	683b      	ldr	r3, [r7, #0]
    345a:	2202      	movs	r2, #2
    345c:	4013      	ands	r3, r2
    345e:	d003      	beq.n	3468 <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    3460:	68fb      	ldr	r3, [r7, #12]
    3462:	2204      	movs	r2, #4
    3464:	4313      	orrs	r3, r2
    3466:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    3468:	683b      	ldr	r3, [r7, #0]
    346a:	2204      	movs	r2, #4
    346c:	4013      	ands	r3, r2
    346e:	d003      	beq.n	3478 <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    3470:	68fb      	ldr	r3, [r7, #12]
    3472:	2202      	movs	r2, #2
    3474:	4313      	orrs	r3, r2
    3476:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    3478:	68fb      	ldr	r3, [r7, #12]
    347a:	b2da      	uxtb	r2, r3
    347c:	68bb      	ldr	r3, [r7, #8]
    347e:	761a      	strb	r2, [r3, #24]
}
    3480:	46c0      	nop			; (mov r8, r8)
    3482:	46bd      	mov	sp, r7
    3484:	b004      	add	sp, #16
    3486:	bd80      	pop	{r7, pc}

00003488 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    3488:	b580      	push	{r7, lr}
    348a:	b084      	sub	sp, #16
    348c:	af00      	add	r7, sp, #0
    348e:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3490:	687b      	ldr	r3, [r7, #4]
    3492:	681b      	ldr	r3, [r3, #0]
    3494:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    3496:	46c0      	nop			; (mov r8, r8)
    3498:	687b      	ldr	r3, [r7, #4]
    349a:	0018      	movs	r0, r3
    349c:	4b0b      	ldr	r3, [pc, #44]	; (34cc <adc_start_conversion+0x44>)
    349e:	4798      	blx	r3
    34a0:	1e03      	subs	r3, r0, #0
    34a2:	d1f9      	bne.n	3498 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    34a4:	68fb      	ldr	r3, [r7, #12]
    34a6:	7b1b      	ldrb	r3, [r3, #12]
    34a8:	b2db      	uxtb	r3, r3
    34aa:	2202      	movs	r2, #2
    34ac:	4313      	orrs	r3, r2
    34ae:	b2da      	uxtb	r2, r3
    34b0:	68fb      	ldr	r3, [r7, #12]
    34b2:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    34b4:	46c0      	nop			; (mov r8, r8)
    34b6:	687b      	ldr	r3, [r7, #4]
    34b8:	0018      	movs	r0, r3
    34ba:	4b04      	ldr	r3, [pc, #16]	; (34cc <adc_start_conversion+0x44>)
    34bc:	4798      	blx	r3
    34be:	1e03      	subs	r3, r0, #0
    34c0:	d1f9      	bne.n	34b6 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    34c2:	46c0      	nop			; (mov r8, r8)
    34c4:	46bd      	mov	sp, r7
    34c6:	b004      	add	sp, #16
    34c8:	bd80      	pop	{r7, pc}
    34ca:	46c0      	nop			; (mov r8, r8)
    34cc:	000033b9 	.word	0x000033b9

000034d0 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    34d0:	b580      	push	{r7, lr}
    34d2:	b084      	sub	sp, #16
    34d4:	af00      	add	r7, sp, #0
    34d6:	6078      	str	r0, [r7, #4]
    34d8:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    34da:	687b      	ldr	r3, [r7, #4]
    34dc:	0018      	movs	r0, r3
    34de:	4b18      	ldr	r3, [pc, #96]	; (3540 <adc_read+0x70>)
    34e0:	4798      	blx	r3
    34e2:	0002      	movs	r2, r0
    34e4:	2301      	movs	r3, #1
    34e6:	4013      	ands	r3, r2
    34e8:	d101      	bne.n	34ee <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    34ea:	2305      	movs	r3, #5
    34ec:	e023      	b.n	3536 <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    34ee:	687b      	ldr	r3, [r7, #4]
    34f0:	681b      	ldr	r3, [r3, #0]
    34f2:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    34f4:	46c0      	nop			; (mov r8, r8)
    34f6:	687b      	ldr	r3, [r7, #4]
    34f8:	0018      	movs	r0, r3
    34fa:	4b12      	ldr	r3, [pc, #72]	; (3544 <adc_read+0x74>)
    34fc:	4798      	blx	r3
    34fe:	1e03      	subs	r3, r0, #0
    3500:	d1f9      	bne.n	34f6 <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    3502:	68fb      	ldr	r3, [r7, #12]
    3504:	8b5b      	ldrh	r3, [r3, #26]
    3506:	b29a      	uxth	r2, r3
    3508:	683b      	ldr	r3, [r7, #0]
    350a:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    350c:	687b      	ldr	r3, [r7, #4]
    350e:	2101      	movs	r1, #1
    3510:	0018      	movs	r0, r3
    3512:	4b0d      	ldr	r3, [pc, #52]	; (3548 <adc_read+0x78>)
    3514:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    3516:	687b      	ldr	r3, [r7, #4]
    3518:	0018      	movs	r0, r3
    351a:	4b09      	ldr	r3, [pc, #36]	; (3540 <adc_read+0x70>)
    351c:	4798      	blx	r3
    351e:	0002      	movs	r2, r0
    3520:	2304      	movs	r3, #4
    3522:	4013      	ands	r3, r2
    3524:	d006      	beq.n	3534 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    3526:	687b      	ldr	r3, [r7, #4]
    3528:	2104      	movs	r1, #4
    352a:	0018      	movs	r0, r3
    352c:	4b06      	ldr	r3, [pc, #24]	; (3548 <adc_read+0x78>)
    352e:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    3530:	231e      	movs	r3, #30
    3532:	e000      	b.n	3536 <adc_read+0x66>
	}

	return STATUS_OK;
    3534:	2300      	movs	r3, #0
}
    3536:	0018      	movs	r0, r3
    3538:	46bd      	mov	sp, r7
    353a:	b004      	add	sp, #16
    353c:	bd80      	pop	{r7, pc}
    353e:	46c0      	nop			; (mov r8, r8)
    3540:	000033e1 	.word	0x000033e1
    3544:	000033b9 	.word	0x000033b9
    3548:	00003435 	.word	0x00003435

0000354c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    354c:	b580      	push	{r7, lr}
    354e:	b082      	sub	sp, #8
    3550:	af00      	add	r7, sp, #0
    3552:	0002      	movs	r2, r0
    3554:	1dfb      	adds	r3, r7, #7
    3556:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3558:	1dfb      	adds	r3, r7, #7
    355a:	781b      	ldrb	r3, [r3, #0]
    355c:	0018      	movs	r0, r3
    355e:	4b03      	ldr	r3, [pc, #12]	; (356c <port_get_group_from_gpio_pin+0x20>)
    3560:	4798      	blx	r3
    3562:	0003      	movs	r3, r0
}
    3564:	0018      	movs	r0, r3
    3566:	46bd      	mov	sp, r7
    3568:	b002      	add	sp, #8
    356a:	bd80      	pop	{r7, pc}
    356c:	00003359 	.word	0x00003359

00003570 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    3570:	b580      	push	{r7, lr}
    3572:	b084      	sub	sp, #16
    3574:	af00      	add	r7, sp, #0
    3576:	0002      	movs	r2, r0
    3578:	1dfb      	adds	r3, r7, #7
    357a:	701a      	strb	r2, [r3, #0]
    357c:	1dbb      	adds	r3, r7, #6
    357e:	1c0a      	adds	r2, r1, #0
    3580:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    3582:	1dfb      	adds	r3, r7, #7
    3584:	781b      	ldrb	r3, [r3, #0]
    3586:	0018      	movs	r0, r3
    3588:	4b0d      	ldr	r3, [pc, #52]	; (35c0 <port_pin_set_output_level+0x50>)
    358a:	4798      	blx	r3
    358c:	0003      	movs	r3, r0
    358e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3590:	1dfb      	adds	r3, r7, #7
    3592:	781b      	ldrb	r3, [r3, #0]
    3594:	221f      	movs	r2, #31
    3596:	4013      	ands	r3, r2
    3598:	2201      	movs	r2, #1
    359a:	409a      	lsls	r2, r3
    359c:	0013      	movs	r3, r2
    359e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    35a0:	1dbb      	adds	r3, r7, #6
    35a2:	781b      	ldrb	r3, [r3, #0]
    35a4:	2b00      	cmp	r3, #0
    35a6:	d003      	beq.n	35b0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    35a8:	68fb      	ldr	r3, [r7, #12]
    35aa:	68ba      	ldr	r2, [r7, #8]
    35ac:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    35ae:	e002      	b.n	35b6 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    35b0:	68fb      	ldr	r3, [r7, #12]
    35b2:	68ba      	ldr	r2, [r7, #8]
    35b4:	615a      	str	r2, [r3, #20]
	}
}
    35b6:	46c0      	nop			; (mov r8, r8)
    35b8:	46bd      	mov	sp, r7
    35ba:	b004      	add	sp, #16
    35bc:	bd80      	pop	{r7, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	0000354d 	.word	0x0000354d

000035c4 <single_conversion>:
	adc_enable(&adc_instance);
}


uint16_t single_conversion()
{
    35c4:	b580      	push	{r7, lr}
    35c6:	b082      	sub	sp, #8
    35c8:	af00      	add	r7, sp, #0
	adc_start_conversion(&adc_instance);
    35ca:	4b09      	ldr	r3, [pc, #36]	; (35f0 <single_conversion+0x2c>)
    35cc:	0018      	movs	r0, r3
    35ce:	4b09      	ldr	r3, [pc, #36]	; (35f4 <single_conversion+0x30>)
    35d0:	4798      	blx	r3
	uint16_t result;

	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, &result) == STATUS_BUSY);
    35d2:	1dba      	adds	r2, r7, #6
    35d4:	4b06      	ldr	r3, [pc, #24]	; (35f0 <single_conversion+0x2c>)
    35d6:	0011      	movs	r1, r2
    35d8:	0018      	movs	r0, r3
    35da:	4b07      	ldr	r3, [pc, #28]	; (35f8 <single_conversion+0x34>)
    35dc:	4798      	blx	r3
    35de:	1e03      	subs	r3, r0, #0
    35e0:	2b05      	cmp	r3, #5
    35e2:	d0f6      	beq.n	35d2 <single_conversion+0xe>
	return result;
    35e4:	1dbb      	adds	r3, r7, #6
    35e6:	881b      	ldrh	r3, [r3, #0]
}
    35e8:	0018      	movs	r0, r3
    35ea:	46bd      	mov	sp, r7
    35ec:	b002      	add	sp, #8
    35ee:	bd80      	pop	{r7, pc}
    35f0:	20000f84 	.word	0x20000f84
    35f4:	00003489 	.word	0x00003489
    35f8:	000034d1 	.word	0x000034d1

000035fc <msgeq7_all_bands>:

void msgeq7_all_bands(uint16_t bands[])
{
    35fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    35fe:	b08f      	sub	sp, #60	; 0x3c
    3600:	af00      	add	r7, sp, #0
    3602:	62f8      	str	r0, [r7, #44]	; 0x2c
	port_pin_set_output_level(MSGEQ7_PIN_RESET,true);
    3604:	2101      	movs	r1, #1
    3606:	2019      	movs	r0, #25
    3608:	4b53      	ldr	r3, [pc, #332]	; (3758 <msgeq7_all_bands+0x15c>)
    360a:	4798      	blx	r3
	delay_us(1);
    360c:	2000      	movs	r0, #0
    360e:	4b53      	ldr	r3, [pc, #332]	; (375c <msgeq7_all_bands+0x160>)
    3610:	4798      	blx	r3
    3612:	0003      	movs	r3, r0
    3614:	613b      	str	r3, [r7, #16]
    3616:	2300      	movs	r3, #0
    3618:	617b      	str	r3, [r7, #20]
    361a:	4b51      	ldr	r3, [pc, #324]	; (3760 <msgeq7_all_bands+0x164>)
    361c:	2400      	movs	r4, #0
    361e:	6938      	ldr	r0, [r7, #16]
    3620:	6979      	ldr	r1, [r7, #20]
    3622:	18c0      	adds	r0, r0, r3
    3624:	4161      	adcs	r1, r4
    3626:	4c4f      	ldr	r4, [pc, #316]	; (3764 <msgeq7_all_bands+0x168>)
    3628:	4a4f      	ldr	r2, [pc, #316]	; (3768 <msgeq7_all_bands+0x16c>)
    362a:	2300      	movs	r3, #0
    362c:	47a0      	blx	r4
    362e:	0003      	movs	r3, r0
    3630:	000c      	movs	r4, r1
    3632:	0018      	movs	r0, r3
    3634:	4b4d      	ldr	r3, [pc, #308]	; (376c <msgeq7_all_bands+0x170>)
    3636:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_RESET,false);
    3638:	2100      	movs	r1, #0
    363a:	2019      	movs	r0, #25
    363c:	4b46      	ldr	r3, [pc, #280]	; (3758 <msgeq7_all_bands+0x15c>)
    363e:	4798      	blx	r3
	delay_us(75);
    3640:	2000      	movs	r0, #0
    3642:	4b46      	ldr	r3, [pc, #280]	; (375c <msgeq7_all_bands+0x160>)
    3644:	4798      	blx	r3
    3646:	0003      	movs	r3, r0
    3648:	61bb      	str	r3, [r7, #24]
    364a:	2300      	movs	r3, #0
    364c:	61fb      	str	r3, [r7, #28]
    364e:	69bb      	ldr	r3, [r7, #24]
    3650:	69fc      	ldr	r4, [r7, #28]
    3652:	0f9a      	lsrs	r2, r3, #30
    3654:	00a0      	lsls	r0, r4, #2
    3656:	6278      	str	r0, [r7, #36]	; 0x24
    3658:	6a78      	ldr	r0, [r7, #36]	; 0x24
    365a:	4310      	orrs	r0, r2
    365c:	6278      	str	r0, [r7, #36]	; 0x24
    365e:	009b      	lsls	r3, r3, #2
    3660:	623b      	str	r3, [r7, #32]
    3662:	6a3b      	ldr	r3, [r7, #32]
    3664:	6a7c      	ldr	r4, [r7, #36]	; 0x24
    3666:	69b9      	ldr	r1, [r7, #24]
    3668:	69fa      	ldr	r2, [r7, #28]
    366a:	185b      	adds	r3, r3, r1
    366c:	4154      	adcs	r4, r2
    366e:	0f1a      	lsrs	r2, r3, #28
    3670:	0126      	lsls	r6, r4, #4
    3672:	4316      	orrs	r6, r2
    3674:	011d      	lsls	r5, r3, #4
    3676:	1aed      	subs	r5, r5, r3
    3678:	41a6      	sbcs	r6, r4
    367a:	002b      	movs	r3, r5
    367c:	0034      	movs	r4, r6
    367e:	4938      	ldr	r1, [pc, #224]	; (3760 <msgeq7_all_bands+0x164>)
    3680:	2200      	movs	r2, #0
    3682:	185b      	adds	r3, r3, r1
    3684:	4154      	adcs	r4, r2
    3686:	0018      	movs	r0, r3
    3688:	0021      	movs	r1, r4
    368a:	4c36      	ldr	r4, [pc, #216]	; (3764 <msgeq7_all_bands+0x168>)
    368c:	4a36      	ldr	r2, [pc, #216]	; (3768 <msgeq7_all_bands+0x16c>)
    368e:	2300      	movs	r3, #0
    3690:	47a0      	blx	r4
    3692:	0003      	movs	r3, r0
    3694:	000c      	movs	r4, r1
    3696:	0018      	movs	r0, r3
    3698:	4b34      	ldr	r3, [pc, #208]	; (376c <msgeq7_all_bands+0x170>)
    369a:	4798      	blx	r3
	
	for (int i=0;i<7;i++)
    369c:	2300      	movs	r3, #0
    369e:	637b      	str	r3, [r7, #52]	; 0x34
    36a0:	e052      	b.n	3748 <msgeq7_all_bands+0x14c>
	{
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,false);
    36a2:	2100      	movs	r1, #0
    36a4:	2018      	movs	r0, #24
    36a6:	4b2c      	ldr	r3, [pc, #176]	; (3758 <msgeq7_all_bands+0x15c>)
    36a8:	4798      	blx	r3
		delay_us(40);
    36aa:	2000      	movs	r0, #0
    36ac:	4b2b      	ldr	r3, [pc, #172]	; (375c <msgeq7_all_bands+0x160>)
    36ae:	4798      	blx	r3
    36b0:	0003      	movs	r3, r0
    36b2:	60bb      	str	r3, [r7, #8]
    36b4:	2300      	movs	r3, #0
    36b6:	60fb      	str	r3, [r7, #12]
    36b8:	4c2d      	ldr	r4, [pc, #180]	; (3770 <msgeq7_all_bands+0x174>)
    36ba:	2228      	movs	r2, #40	; 0x28
    36bc:	2300      	movs	r3, #0
    36be:	68b8      	ldr	r0, [r7, #8]
    36c0:	68f9      	ldr	r1, [r7, #12]
    36c2:	47a0      	blx	r4
    36c4:	0003      	movs	r3, r0
    36c6:	000c      	movs	r4, r1
    36c8:	0019      	movs	r1, r3
    36ca:	0022      	movs	r2, r4
    36cc:	4b24      	ldr	r3, [pc, #144]	; (3760 <msgeq7_all_bands+0x164>)
    36ce:	2400      	movs	r4, #0
    36d0:	18c9      	adds	r1, r1, r3
    36d2:	4162      	adcs	r2, r4
    36d4:	0008      	movs	r0, r1
    36d6:	0011      	movs	r1, r2
    36d8:	4c22      	ldr	r4, [pc, #136]	; (3764 <msgeq7_all_bands+0x168>)
    36da:	4a23      	ldr	r2, [pc, #140]	; (3768 <msgeq7_all_bands+0x16c>)
    36dc:	2300      	movs	r3, #0
    36de:	47a0      	blx	r4
    36e0:	0003      	movs	r3, r0
    36e2:	000c      	movs	r4, r1
    36e4:	0018      	movs	r0, r3
    36e6:	4b21      	ldr	r3, [pc, #132]	; (376c <msgeq7_all_bands+0x170>)
    36e8:	4798      	blx	r3
		bands[i] = single_conversion();
    36ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    36ec:	005b      	lsls	r3, r3, #1
    36ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    36f0:	18d4      	adds	r4, r2, r3
    36f2:	4b20      	ldr	r3, [pc, #128]	; (3774 <msgeq7_all_bands+0x178>)
    36f4:	4798      	blx	r3
    36f6:	0003      	movs	r3, r0
    36f8:	8023      	strh	r3, [r4, #0]
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,true);
    36fa:	2101      	movs	r1, #1
    36fc:	2018      	movs	r0, #24
    36fe:	4b16      	ldr	r3, [pc, #88]	; (3758 <msgeq7_all_bands+0x15c>)
    3700:	4798      	blx	r3
		delay_us(40);
    3702:	2000      	movs	r0, #0
    3704:	4b15      	ldr	r3, [pc, #84]	; (375c <msgeq7_all_bands+0x160>)
    3706:	4798      	blx	r3
    3708:	0003      	movs	r3, r0
    370a:	603b      	str	r3, [r7, #0]
    370c:	2300      	movs	r3, #0
    370e:	607b      	str	r3, [r7, #4]
    3710:	4c17      	ldr	r4, [pc, #92]	; (3770 <msgeq7_all_bands+0x174>)
    3712:	2228      	movs	r2, #40	; 0x28
    3714:	2300      	movs	r3, #0
    3716:	6838      	ldr	r0, [r7, #0]
    3718:	6879      	ldr	r1, [r7, #4]
    371a:	47a0      	blx	r4
    371c:	0003      	movs	r3, r0
    371e:	000c      	movs	r4, r1
    3720:	0019      	movs	r1, r3
    3722:	0022      	movs	r2, r4
    3724:	4b0e      	ldr	r3, [pc, #56]	; (3760 <msgeq7_all_bands+0x164>)
    3726:	2400      	movs	r4, #0
    3728:	18c9      	adds	r1, r1, r3
    372a:	4162      	adcs	r2, r4
    372c:	0008      	movs	r0, r1
    372e:	0011      	movs	r1, r2
    3730:	4c0c      	ldr	r4, [pc, #48]	; (3764 <msgeq7_all_bands+0x168>)
    3732:	4a0d      	ldr	r2, [pc, #52]	; (3768 <msgeq7_all_bands+0x16c>)
    3734:	2300      	movs	r3, #0
    3736:	47a0      	blx	r4
    3738:	0003      	movs	r3, r0
    373a:	000c      	movs	r4, r1
    373c:	0018      	movs	r0, r3
    373e:	4b0b      	ldr	r3, [pc, #44]	; (376c <msgeq7_all_bands+0x170>)
    3740:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_RESET,true);
	delay_us(1);
	port_pin_set_output_level(MSGEQ7_PIN_RESET,false);
	delay_us(75);
	
	for (int i=0;i<7;i++)
    3742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3744:	3301      	adds	r3, #1
    3746:	637b      	str	r3, [r7, #52]	; 0x34
    3748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    374a:	2b06      	cmp	r3, #6
    374c:	dda9      	ble.n	36a2 <msgeq7_all_bands+0xa6>
		delay_us(40);
		bands[i] = single_conversion();
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,true);
		delay_us(40);
	}
    374e:	46c0      	nop			; (mov r8, r8)
    3750:	46bd      	mov	sp, r7
    3752:	b00f      	add	sp, #60	; 0x3c
    3754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3756:	46c0      	nop			; (mov r8, r8)
    3758:	00003571 	.word	0x00003571
    375c:	000047e1 	.word	0x000047e1
    3760:	006acfbf 	.word	0x006acfbf
    3764:	00005545 	.word	0x00005545
    3768:	006acfc0 	.word	0x006acfc0
    376c:	20000001 	.word	0x20000001
    3770:	00005585 	.word	0x00005585
    3774:	000035c5 	.word	0x000035c5

00003778 <TC3_Handler>:
uint16_t values_bands[6];

bool a_okayish = true;
char buffer[64];
void TC3_Handler()
{
    3778:	b580      	push	{r7, lr}
    377a:	af00      	add	r7, sp, #0
	static bool blink_state = false;
	// Overflow interrupt triggered
	if ( TC3->COUNT16.INTFLAG.bit.OVF == 1 )
    377c:	4b1d      	ldr	r3, [pc, #116]	; (37f4 <TC3_Handler+0x7c>)
    377e:	7b9b      	ldrb	r3, [r3, #14]
    3780:	07db      	lsls	r3, r3, #31
    3782:	0fdb      	lsrs	r3, r3, #31
    3784:	b2db      	uxtb	r3, r3
    3786:	2b01      	cmp	r3, #1
    3788:	d131      	bne.n	37ee <TC3_Handler+0x76>
	{
		if ((pwm_count % 5) == 0)
    378a:	4b1b      	ldr	r3, [pc, #108]	; (37f8 <TC3_Handler+0x80>)
    378c:	681a      	ldr	r2, [r3, #0]
    378e:	4b1b      	ldr	r3, [pc, #108]	; (37fc <TC3_Handler+0x84>)
    3790:	2105      	movs	r1, #5
    3792:	0010      	movs	r0, r2
    3794:	4798      	blx	r3
    3796:	1e0b      	subs	r3, r1, #0
    3798:	d107      	bne.n	37aa <TC3_Handler+0x32>
		{
			should_update = true;
    379a:	4b19      	ldr	r3, [pc, #100]	; (3800 <TC3_Handler+0x88>)
    379c:	2201      	movs	r2, #1
    379e:	701a      	strb	r2, [r3, #0]
			should_updates++;
    37a0:	4b18      	ldr	r3, [pc, #96]	; (3804 <TC3_Handler+0x8c>)
    37a2:	681b      	ldr	r3, [r3, #0]
    37a4:	1c5a      	adds	r2, r3, #1
    37a6:	4b17      	ldr	r3, [pc, #92]	; (3804 <TC3_Handler+0x8c>)
    37a8:	601a      	str	r2, [r3, #0]
		}
		
		pwm_count++;
    37aa:	4b13      	ldr	r3, [pc, #76]	; (37f8 <TC3_Handler+0x80>)
    37ac:	681b      	ldr	r3, [r3, #0]
    37ae:	1c5a      	adds	r2, r3, #1
    37b0:	4b11      	ldr	r3, [pc, #68]	; (37f8 <TC3_Handler+0x80>)
    37b2:	601a      	str	r2, [r3, #0]

		if (pwm_count > PWM_FREQ)
    37b4:	4b10      	ldr	r3, [pc, #64]	; (37f8 <TC3_Handler+0x80>)
    37b6:	681b      	ldr	r3, [r3, #0]
    37b8:	2bfa      	cmp	r3, #250	; 0xfa
    37ba:	dd15      	ble.n	37e8 <TC3_Handler+0x70>
		{
			should_updates = 0;
    37bc:	4b11      	ldr	r3, [pc, #68]	; (3804 <TC3_Handler+0x8c>)
    37be:	2200      	movs	r2, #0
    37c0:	601a      	str	r2, [r3, #0]
			/*if ((seconds % 300) == 0)
			{
				execute_order_66 = true;
			}*/
			seconds++;
    37c2:	4b11      	ldr	r3, [pc, #68]	; (3808 <TC3_Handler+0x90>)
    37c4:	681b      	ldr	r3, [r3, #0]
    37c6:	1c5a      	adds	r2, r3, #1
    37c8:	4b0f      	ldr	r3, [pc, #60]	; (3808 <TC3_Handler+0x90>)
    37ca:	601a      	str	r2, [r3, #0]
			if ((seconds % 5) == 0)
    37cc:	4b0e      	ldr	r3, [pc, #56]	; (3808 <TC3_Handler+0x90>)
    37ce:	681a      	ldr	r2, [r3, #0]
    37d0:	4b0a      	ldr	r3, [pc, #40]	; (37fc <TC3_Handler+0x84>)
    37d2:	2105      	movs	r1, #5
    37d4:	0010      	movs	r0, r2
    37d6:	4798      	blx	r3
    37d8:	1e0b      	subs	r3, r1, #0
    37da:	d102      	bne.n	37e2 <TC3_Handler+0x6a>
			{
				should_check = true;
    37dc:	4b0b      	ldr	r3, [pc, #44]	; (380c <TC3_Handler+0x94>)
    37de:	2201      	movs	r2, #1
    37e0:	701a      	strb	r2, [r3, #0]
			if (party)
			{
				sprintf(buffer,"%d %d %d %d %d %d",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
				ble_uart_write(buffer);
			}*/
			pwm_count = 0;
    37e2:	4b05      	ldr	r3, [pc, #20]	; (37f8 <TC3_Handler+0x80>)
    37e4:	2200      	movs	r2, #0
    37e6:	601a      	str	r2, [r3, #0]
		}
		TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
    37e8:	4b02      	ldr	r3, [pc, #8]	; (37f4 <TC3_Handler+0x7c>)
    37ea:	2210      	movs	r2, #16
    37ec:	739a      	strb	r2, [r3, #14]
	}
}
    37ee:	46c0      	nop			; (mov r8, r8)
    37f0:	46bd      	mov	sp, r7
    37f2:	bd80      	pop	{r7, pc}
    37f4:	42002c00 	.word	0x42002c00
    37f8:	20000f74 	.word	0x20000f74
    37fc:	00005539 	.word	0x00005539
    3800:	20000b44 	.word	0x20000b44
    3804:	20000b48 	.word	0x20000b48
    3808:	20000b50 	.word	0x20000b50
    380c:	20000b54 	.word	0x20000b54

00003810 <things_to_do>:

void things_to_do(void)
{
    3810:	b5f0      	push	{r4, r5, r6, r7, lr}
    3812:	b087      	sub	sp, #28
    3814:	af04      	add	r7, sp, #16
	if (party)
    3816:	4b2b      	ldr	r3, [pc, #172]	; (38c4 <things_to_do+0xb4>)
    3818:	781b      	ldrb	r3, [r3, #0]
    381a:	b2db      	uxtb	r3, r3
    381c:	2b00      	cmp	r3, #0
    381e:	d026      	beq.n	386e <things_to_do+0x5e>
	{
		msgeq7_all_bands(values_bands);
    3820:	4b29      	ldr	r3, [pc, #164]	; (38c8 <things_to_do+0xb8>)
    3822:	0018      	movs	r0, r3
    3824:	4b29      	ldr	r3, [pc, #164]	; (38cc <things_to_do+0xbc>)
    3826:	4798      	blx	r3
		party_lights(values_bands);
    3828:	4b27      	ldr	r3, [pc, #156]	; (38c8 <things_to_do+0xb8>)
    382a:	0018      	movs	r0, r3
    382c:	4b28      	ldr	r3, [pc, #160]	; (38d0 <things_to_do+0xc0>)
    382e:	4798      	blx	r3
		sprintf(buffer,"%04d %04d %04d %04d %04d %04d\r\n",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
    3830:	4b25      	ldr	r3, [pc, #148]	; (38c8 <things_to_do+0xb8>)
    3832:	881b      	ldrh	r3, [r3, #0]
    3834:	001e      	movs	r6, r3
    3836:	4b24      	ldr	r3, [pc, #144]	; (38c8 <things_to_do+0xb8>)
    3838:	885b      	ldrh	r3, [r3, #2]
    383a:	607b      	str	r3, [r7, #4]
    383c:	4b22      	ldr	r3, [pc, #136]	; (38c8 <things_to_do+0xb8>)
    383e:	889b      	ldrh	r3, [r3, #4]
    3840:	001a      	movs	r2, r3
    3842:	4b21      	ldr	r3, [pc, #132]	; (38c8 <things_to_do+0xb8>)
    3844:	88db      	ldrh	r3, [r3, #6]
    3846:	001c      	movs	r4, r3
    3848:	4b1f      	ldr	r3, [pc, #124]	; (38c8 <things_to_do+0xb8>)
    384a:	891b      	ldrh	r3, [r3, #8]
    384c:	001d      	movs	r5, r3
    384e:	4b1e      	ldr	r3, [pc, #120]	; (38c8 <things_to_do+0xb8>)
    3850:	895b      	ldrh	r3, [r3, #10]
    3852:	4920      	ldr	r1, [pc, #128]	; (38d4 <things_to_do+0xc4>)
    3854:	4820      	ldr	r0, [pc, #128]	; (38d8 <things_to_do+0xc8>)
    3856:	9303      	str	r3, [sp, #12]
    3858:	9502      	str	r5, [sp, #8]
    385a:	9401      	str	r4, [sp, #4]
    385c:	9200      	str	r2, [sp, #0]
    385e:	687b      	ldr	r3, [r7, #4]
    3860:	0032      	movs	r2, r6
    3862:	4c1e      	ldr	r4, [pc, #120]	; (38dc <things_to_do+0xcc>)
    3864:	47a0      	blx	r4
		uart_write(&buffer);
    3866:	4b1c      	ldr	r3, [pc, #112]	; (38d8 <things_to_do+0xc8>)
    3868:	0018      	movs	r0, r3
    386a:	4b1d      	ldr	r3, [pc, #116]	; (38e0 <things_to_do+0xd0>)
    386c:	4798      	blx	r3
	}
	if ((should_updates % 25) == 0)
    386e:	4b1d      	ldr	r3, [pc, #116]	; (38e4 <things_to_do+0xd4>)
    3870:	681a      	ldr	r2, [r3, #0]
    3872:	4b1d      	ldr	r3, [pc, #116]	; (38e8 <things_to_do+0xd8>)
    3874:	2119      	movs	r1, #25
    3876:	0010      	movs	r0, r2
    3878:	4798      	blx	r3
    387a:	1e0b      	subs	r3, r1, #0
    387c:	d116      	bne.n	38ac <things_to_do+0x9c>
	{
		if (flashy1)
    387e:	4b1b      	ldr	r3, [pc, #108]	; (38ec <things_to_do+0xdc>)
    3880:	781b      	ldrb	r3, [r3, #0]
    3882:	b2db      	uxtb	r3, r3
    3884:	2b00      	cmp	r3, #0
    3886:	d002      	beq.n	388e <things_to_do+0x7e>
		{
			flashy_flash1();
    3888:	4b19      	ldr	r3, [pc, #100]	; (38f0 <things_to_do+0xe0>)
    388a:	4798      	blx	r3
    388c:	e00e      	b.n	38ac <things_to_do+0x9c>
		}
		else if (flashy2)
    388e:	4b19      	ldr	r3, [pc, #100]	; (38f4 <things_to_do+0xe4>)
    3890:	781b      	ldrb	r3, [r3, #0]
    3892:	b2db      	uxtb	r3, r3
    3894:	2b00      	cmp	r3, #0
    3896:	d002      	beq.n	389e <things_to_do+0x8e>
		{
			flashy_flash2();
    3898:	4b17      	ldr	r3, [pc, #92]	; (38f8 <things_to_do+0xe8>)
    389a:	4798      	blx	r3
    389c:	e006      	b.n	38ac <things_to_do+0x9c>
		}
		else if (flashy3)
    389e:	4b17      	ldr	r3, [pc, #92]	; (38fc <things_to_do+0xec>)
    38a0:	781b      	ldrb	r3, [r3, #0]
    38a2:	b2db      	uxtb	r3, r3
    38a4:	2b00      	cmp	r3, #0
    38a6:	d001      	beq.n	38ac <things_to_do+0x9c>
		{
			flashy_flash3();
    38a8:	4b15      	ldr	r3, [pc, #84]	; (3900 <things_to_do+0xf0>)
    38aa:	4798      	blx	r3
		}
	}
	if (flashyfade)
    38ac:	4b15      	ldr	r3, [pc, #84]	; (3904 <things_to_do+0xf4>)
    38ae:	781b      	ldrb	r3, [r3, #0]
    38b0:	b2db      	uxtb	r3, r3
    38b2:	2b00      	cmp	r3, #0
    38b4:	d001      	beq.n	38ba <things_to_do+0xaa>
	{
		flashy_fades();
    38b6:	4b14      	ldr	r3, [pc, #80]	; (3908 <things_to_do+0xf8>)
    38b8:	4798      	blx	r3
	/*if (party)
	{
		sprintf(buffer,"%d %d %d %d %d %d\r\n",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
		ble_uart_write(buffer);
	}*/
}
    38ba:	46c0      	nop			; (mov r8, r8)
    38bc:	46bd      	mov	sp, r7
    38be:	b003      	add	sp, #12
    38c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38c2:	46c0      	nop			; (mov r8, r8)
    38c4:	200006ad 	.word	0x200006ad
    38c8:	20000fcc 	.word	0x20000fcc
    38cc:	000035fd 	.word	0x000035fd
    38d0:	0000217d 	.word	0x0000217d
    38d4:	00006e8c 	.word	0x00006e8c
    38d8:	20000f8c 	.word	0x20000f8c
    38dc:	00005811 	.word	0x00005811
    38e0:	00003f2d 	.word	0x00003f2d
    38e4:	20000b48 	.word	0x20000b48
    38e8:	00005539 	.word	0x00005539
    38ec:	20000284 	.word	0x20000284
    38f0:	000023e5 	.word	0x000023e5
    38f4:	2000069b 	.word	0x2000069b
    38f8:	0000251d 	.word	0x0000251d
    38fc:	200006b9 	.word	0x200006b9
    3900:	00002905 	.word	0x00002905
    3904:	200006b7 	.word	0x200006b7
    3908:	0000276d 	.word	0x0000276d

0000390c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    390c:	b580      	push	{r7, lr}
    390e:	b084      	sub	sp, #16
    3910:	af00      	add	r7, sp, #0
    3912:	0002      	movs	r2, r0
    3914:	1dfb      	adds	r3, r7, #7
    3916:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3918:	230f      	movs	r3, #15
    391a:	18fb      	adds	r3, r7, r3
    391c:	1dfa      	adds	r2, r7, #7
    391e:	7812      	ldrb	r2, [r2, #0]
    3920:	09d2      	lsrs	r2, r2, #7
    3922:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3924:	230e      	movs	r3, #14
    3926:	18fb      	adds	r3, r7, r3
    3928:	1dfa      	adds	r2, r7, #7
    392a:	7812      	ldrb	r2, [r2, #0]
    392c:	0952      	lsrs	r2, r2, #5
    392e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3930:	4b0d      	ldr	r3, [pc, #52]	; (3968 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3932:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3934:	230f      	movs	r3, #15
    3936:	18fb      	adds	r3, r7, r3
    3938:	781b      	ldrb	r3, [r3, #0]
    393a:	2b00      	cmp	r3, #0
    393c:	d10f      	bne.n	395e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    393e:	230f      	movs	r3, #15
    3940:	18fb      	adds	r3, r7, r3
    3942:	781b      	ldrb	r3, [r3, #0]
    3944:	009b      	lsls	r3, r3, #2
    3946:	2210      	movs	r2, #16
    3948:	4694      	mov	ip, r2
    394a:	44bc      	add	ip, r7
    394c:	4463      	add	r3, ip
    394e:	3b08      	subs	r3, #8
    3950:	681a      	ldr	r2, [r3, #0]
    3952:	230e      	movs	r3, #14
    3954:	18fb      	adds	r3, r7, r3
    3956:	781b      	ldrb	r3, [r3, #0]
    3958:	01db      	lsls	r3, r3, #7
    395a:	18d3      	adds	r3, r2, r3
    395c:	e000      	b.n	3960 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    395e:	2300      	movs	r3, #0
	}
}
    3960:	0018      	movs	r0, r3
    3962:	46bd      	mov	sp, r7
    3964:	b004      	add	sp, #16
    3966:	bd80      	pop	{r7, pc}
    3968:	41004400 	.word	0x41004400

0000396c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    396c:	b580      	push	{r7, lr}
    396e:	b082      	sub	sp, #8
    3970:	af00      	add	r7, sp, #0
    3972:	0002      	movs	r2, r0
    3974:	1dfb      	adds	r3, r7, #7
    3976:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3978:	1dfb      	adds	r3, r7, #7
    397a:	781b      	ldrb	r3, [r3, #0]
    397c:	0018      	movs	r0, r3
    397e:	4b03      	ldr	r3, [pc, #12]	; (398c <port_get_group_from_gpio_pin+0x20>)
    3980:	4798      	blx	r3
    3982:	0003      	movs	r3, r0
}
    3984:	0018      	movs	r0, r3
    3986:	46bd      	mov	sp, r7
    3988:	b002      	add	sp, #8
    398a:	bd80      	pop	{r7, pc}
    398c:	0000390d 	.word	0x0000390d

00003990 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    3990:	b580      	push	{r7, lr}
    3992:	b082      	sub	sp, #8
    3994:	af00      	add	r7, sp, #0
    3996:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    3998:	687b      	ldr	r3, [r7, #4]
    399a:	2200      	movs	r2, #0
    399c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    399e:	687b      	ldr	r3, [r7, #4]
    39a0:	2201      	movs	r2, #1
    39a2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	2200      	movs	r2, #0
    39a8:	709a      	strb	r2, [r3, #2]
}
    39aa:	46c0      	nop			; (mov r8, r8)
    39ac:	46bd      	mov	sp, r7
    39ae:	b002      	add	sp, #8
    39b0:	bd80      	pop	{r7, pc}
    39b2:	46c0      	nop			; (mov r8, r8)

000039b4 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    39b4:	b580      	push	{r7, lr}
    39b6:	b084      	sub	sp, #16
    39b8:	af00      	add	r7, sp, #0
    39ba:	0002      	movs	r2, r0
    39bc:	1dfb      	adds	r3, r7, #7
    39be:	701a      	strb	r2, [r3, #0]
    39c0:	1dbb      	adds	r3, r7, #6
    39c2:	1c0a      	adds	r2, r1, #0
    39c4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    39c6:	1dfb      	adds	r3, r7, #7
    39c8:	781b      	ldrb	r3, [r3, #0]
    39ca:	0018      	movs	r0, r3
    39cc:	4b0d      	ldr	r3, [pc, #52]	; (3a04 <port_pin_set_output_level+0x50>)
    39ce:	4798      	blx	r3
    39d0:	0003      	movs	r3, r0
    39d2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    39d4:	1dfb      	adds	r3, r7, #7
    39d6:	781b      	ldrb	r3, [r3, #0]
    39d8:	221f      	movs	r2, #31
    39da:	4013      	ands	r3, r2
    39dc:	2201      	movs	r2, #1
    39de:	409a      	lsls	r2, r3
    39e0:	0013      	movs	r3, r2
    39e2:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    39e4:	1dbb      	adds	r3, r7, #6
    39e6:	781b      	ldrb	r3, [r3, #0]
    39e8:	2b00      	cmp	r3, #0
    39ea:	d003      	beq.n	39f4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    39ec:	68fb      	ldr	r3, [r7, #12]
    39ee:	68ba      	ldr	r2, [r7, #8]
    39f0:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    39f2:	e002      	b.n	39fa <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    39f4:	68fb      	ldr	r3, [r7, #12]
    39f6:	68ba      	ldr	r2, [r7, #8]
    39f8:	615a      	str	r2, [r3, #20]
	}
}
    39fa:	46c0      	nop			; (mov r8, r8)
    39fc:	46bd      	mov	sp, r7
    39fe:	b004      	add	sp, #16
    3a00:	bd80      	pop	{r7, pc}
    3a02:	46c0      	nop			; (mov r8, r8)
    3a04:	0000396d 	.word	0x0000396d

00003a08 <sounds_init_pins>:
 *  Author: Andreas
 */ 
#include "sounds.h"

void sounds_init_pins(void)
{
    3a08:	b580      	push	{r7, lr}
    3a0a:	b082      	sub	sp, #8
    3a0c:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    3a0e:	1d3b      	adds	r3, r7, #4
    3a10:	0018      	movs	r0, r3
    3a12:	4b13      	ldr	r3, [pc, #76]	; (3a60 <sounds_init_pins+0x58>)
    3a14:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    3a16:	1d3b      	adds	r3, r7, #4
    3a18:	2201      	movs	r2, #1
    3a1a:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    3a1c:	1d3b      	adds	r3, r7, #4
    3a1e:	2201      	movs	r2, #1
    3a20:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(SOUNDS_PIN_SS,&config_port_pin);
    3a22:	1d3b      	adds	r3, r7, #4
    3a24:	0019      	movs	r1, r3
    3a26:	2005      	movs	r0, #5
    3a28:	4b0e      	ldr	r3, [pc, #56]	; (3a64 <sounds_init_pins+0x5c>)
    3a2a:	4798      	blx	r3
	//port_pin_set_config(SOUNDS_PIN_SPDT_SEL1,&config_port_pin);
	//port_pin_set_config(SOUNDS_PIN_SPDT_SEL2,&config_port_pin);
	
	port_pin_set_config(SB_PIN_RESET,&config_port_pin);
    3a2c:	1d3b      	adds	r3, r7, #4
    3a2e:	0019      	movs	r1, r3
    3a30:	2007      	movs	r0, #7
    3a32:	4b0c      	ldr	r3, [pc, #48]	; (3a64 <sounds_init_pins+0x5c>)
    3a34:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_RESET,true);
    3a36:	2101      	movs	r1, #1
    3a38:	2007      	movs	r0, #7
    3a3a:	4b0b      	ldr	r3, [pc, #44]	; (3a68 <sounds_init_pins+0x60>)
    3a3c:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN09,true);
	
	port_pin_set_config(SB_PIN_BTN10,&config_port_pin);
	port_pin_set_output_level(SB_PIN_BTN10,true);*/
	
	config_port_pin.direction = PORT_PIN_PULL_DOWN;
    3a3e:	1d3b      	adds	r3, r7, #4
    3a40:	2202      	movs	r2, #2
    3a42:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(SB_PIN_UG,&config_port_pin);
    3a44:	1d3b      	adds	r3, r7, #4
    3a46:	0019      	movs	r1, r3
    3a48:	201b      	movs	r0, #27
    3a4a:	4b06      	ldr	r3, [pc, #24]	; (3a64 <sounds_init_pins+0x5c>)
    3a4c:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_UG,false);
    3a4e:	2100      	movs	r1, #0
    3a50:	201b      	movs	r0, #27
    3a52:	4b05      	ldr	r3, [pc, #20]	; (3a68 <sounds_init_pins+0x60>)
    3a54:	4798      	blx	r3
}
    3a56:	46c0      	nop			; (mov r8, r8)
    3a58:	46bd      	mov	sp, r7
    3a5a:	b002      	add	sp, #8
    3a5c:	bd80      	pop	{r7, pc}
    3a5e:	46c0      	nop			; (mov r8, r8)
    3a60:	00003991 	.word	0x00003991
    3a64:	00000519 	.word	0x00000519
    3a68:	000039b5 	.word	0x000039b5

00003a6c <press_sb_btn_once>:
	port_pin_set_output_level(SOUNDS_PIN_SPDT_SEL1,false);
	port_pin_set_output_level(SOUNDS_PIN_SPDT_SEL2,false);
}*/

void press_sb_btn_once(uint8_t btn)
{
    3a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a6e:	b083      	sub	sp, #12
    3a70:	af00      	add	r7, sp, #0
    3a72:	0002      	movs	r2, r0
    3a74:	1dfb      	adds	r3, r7, #7
    3a76:	701a      	strb	r2, [r3, #0]
	//sounds_reset();
	/*for (int i=0;i<11;i++)
	{
		if (i+11 == btn)
		{*/
			port_pin_set_output_level(btn,false);
    3a78:	1dfb      	adds	r3, r7, #7
    3a7a:	781b      	ldrb	r3, [r3, #0]
    3a7c:	2100      	movs	r1, #0
    3a7e:	0018      	movs	r0, r3
    3a80:	4b15      	ldr	r3, [pc, #84]	; (3ad8 <press_sb_btn_once+0x6c>)
    3a82:	4798      	blx	r3
		else
		{
			port_pin_set_output_level(i+11,true);
		}
	}*/
	delay_ms(150);
    3a84:	2000      	movs	r0, #0
    3a86:	4b15      	ldr	r3, [pc, #84]	; (3adc <press_sb_btn_once+0x70>)
    3a88:	4798      	blx	r3
    3a8a:	0003      	movs	r3, r0
    3a8c:	001d      	movs	r5, r3
    3a8e:	2300      	movs	r3, #0
    3a90:	001e      	movs	r6, r3
    3a92:	4c13      	ldr	r4, [pc, #76]	; (3ae0 <press_sb_btn_once+0x74>)
    3a94:	2296      	movs	r2, #150	; 0x96
    3a96:	2300      	movs	r3, #0
    3a98:	0028      	movs	r0, r5
    3a9a:	0031      	movs	r1, r6
    3a9c:	47a0      	blx	r4
    3a9e:	0003      	movs	r3, r0
    3aa0:	000c      	movs	r4, r1
    3aa2:	0019      	movs	r1, r3
    3aa4:	0022      	movs	r2, r4
    3aa6:	4b0f      	ldr	r3, [pc, #60]	; (3ae4 <press_sb_btn_once+0x78>)
    3aa8:	2400      	movs	r4, #0
    3aaa:	18c9      	adds	r1, r1, r3
    3aac:	4162      	adcs	r2, r4
    3aae:	0008      	movs	r0, r1
    3ab0:	0011      	movs	r1, r2
    3ab2:	4c0d      	ldr	r4, [pc, #52]	; (3ae8 <press_sb_btn_once+0x7c>)
    3ab4:	4a0d      	ldr	r2, [pc, #52]	; (3aec <press_sb_btn_once+0x80>)
    3ab6:	2300      	movs	r3, #0
    3ab8:	47a0      	blx	r4
    3aba:	0003      	movs	r3, r0
    3abc:	000c      	movs	r4, r1
    3abe:	0018      	movs	r0, r3
    3ac0:	4b0b      	ldr	r3, [pc, #44]	; (3af0 <press_sb_btn_once+0x84>)
    3ac2:	4798      	blx	r3
	port_pin_set_output_level(btn,true);
    3ac4:	1dfb      	adds	r3, r7, #7
    3ac6:	781b      	ldrb	r3, [r3, #0]
    3ac8:	2101      	movs	r1, #1
    3aca:	0018      	movs	r0, r3
    3acc:	4b02      	ldr	r3, [pc, #8]	; (3ad8 <press_sb_btn_once+0x6c>)
    3ace:	4798      	blx	r3
}
    3ad0:	46c0      	nop			; (mov r8, r8)
    3ad2:	46bd      	mov	sp, r7
    3ad4:	b003      	add	sp, #12
    3ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ad8:	000039b5 	.word	0x000039b5
    3adc:	000047e1 	.word	0x000047e1
    3ae0:	00005585 	.word	0x00005585
    3ae4:	00001b57 	.word	0x00001b57
    3ae8:	00005545 	.word	0x00005545
    3aec:	00001b58 	.word	0x00001b58
    3af0:	20000001 	.word	0x20000001

00003af4 <release_sb_btn>:
{
	port_pin_set_output_level(btn,false);
}

void release_sb_btn(uint8_t btn)
{
    3af4:	b580      	push	{r7, lr}
    3af6:	b082      	sub	sp, #8
    3af8:	af00      	add	r7, sp, #0
    3afa:	0002      	movs	r2, r0
    3afc:	1dfb      	adds	r3, r7, #7
    3afe:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(btn,true);
    3b00:	1dfb      	adds	r3, r7, #7
    3b02:	781b      	ldrb	r3, [r3, #0]
    3b04:	2101      	movs	r1, #1
    3b06:	0018      	movs	r0, r3
    3b08:	4b02      	ldr	r3, [pc, #8]	; (3b14 <release_sb_btn+0x20>)
    3b0a:	4798      	blx	r3
}
    3b0c:	46c0      	nop			; (mov r8, r8)
    3b0e:	46bd      	mov	sp, r7
    3b10:	b002      	add	sp, #8
    3b12:	bd80      	pop	{r7, pc}
    3b14:	000039b5 	.word	0x000039b5

00003b18 <sounds_reset>:
{
	mcp23017_set_pins(MTH_ADDR,0x00,0x00);
}

void sounds_reset(void)
{
    3b18:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b1a:	b085      	sub	sp, #20
    3b1c:	af00      	add	r7, sp, #0
	port_pin_set_output_level(SB_PIN_RESET,false);
    3b1e:	2100      	movs	r1, #0
    3b20:	2007      	movs	r0, #7
    3b22:	4b46      	ldr	r3, [pc, #280]	; (3c3c <sounds_reset+0x124>)
    3b24:	4798      	blx	r3
	delay_ms(50);
    3b26:	2000      	movs	r0, #0
    3b28:	4b45      	ldr	r3, [pc, #276]	; (3c40 <sounds_reset+0x128>)
    3b2a:	4798      	blx	r3
    3b2c:	0003      	movs	r3, r0
    3b2e:	60bb      	str	r3, [r7, #8]
    3b30:	2300      	movs	r3, #0
    3b32:	60fb      	str	r3, [r7, #12]
    3b34:	4c43      	ldr	r4, [pc, #268]	; (3c44 <sounds_reset+0x12c>)
    3b36:	2232      	movs	r2, #50	; 0x32
    3b38:	2300      	movs	r3, #0
    3b3a:	68b8      	ldr	r0, [r7, #8]
    3b3c:	68f9      	ldr	r1, [r7, #12]
    3b3e:	47a0      	blx	r4
    3b40:	0003      	movs	r3, r0
    3b42:	000c      	movs	r4, r1
    3b44:	0019      	movs	r1, r3
    3b46:	0022      	movs	r2, r4
    3b48:	4b3f      	ldr	r3, [pc, #252]	; (3c48 <sounds_reset+0x130>)
    3b4a:	2400      	movs	r4, #0
    3b4c:	18c9      	adds	r1, r1, r3
    3b4e:	4162      	adcs	r2, r4
    3b50:	0008      	movs	r0, r1
    3b52:	0011      	movs	r1, r2
    3b54:	4c3d      	ldr	r4, [pc, #244]	; (3c4c <sounds_reset+0x134>)
    3b56:	4a3e      	ldr	r2, [pc, #248]	; (3c50 <sounds_reset+0x138>)
    3b58:	2300      	movs	r3, #0
    3b5a:	47a0      	blx	r4
    3b5c:	0003      	movs	r3, r0
    3b5e:	000c      	movs	r4, r1
    3b60:	0018      	movs	r0, r3
    3b62:	4b3c      	ldr	r3, [pc, #240]	; (3c54 <sounds_reset+0x13c>)
    3b64:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_RESET,true);
    3b66:	2101      	movs	r1, #1
    3b68:	2007      	movs	r0, #7
    3b6a:	4b34      	ldr	r3, [pc, #208]	; (3c3c <sounds_reset+0x124>)
    3b6c:	4798      	blx	r3
	delay_ms(1000);
    3b6e:	2000      	movs	r0, #0
    3b70:	4b33      	ldr	r3, [pc, #204]	; (3c40 <sounds_reset+0x128>)
    3b72:	4798      	blx	r3
    3b74:	0003      	movs	r3, r0
    3b76:	603b      	str	r3, [r7, #0]
    3b78:	2300      	movs	r3, #0
    3b7a:	607b      	str	r3, [r7, #4]
    3b7c:	4c31      	ldr	r4, [pc, #196]	; (3c44 <sounds_reset+0x12c>)
    3b7e:	22fa      	movs	r2, #250	; 0xfa
    3b80:	0092      	lsls	r2, r2, #2
    3b82:	2300      	movs	r3, #0
    3b84:	6838      	ldr	r0, [r7, #0]
    3b86:	6879      	ldr	r1, [r7, #4]
    3b88:	47a0      	blx	r4
    3b8a:	0003      	movs	r3, r0
    3b8c:	000c      	movs	r4, r1
    3b8e:	0019      	movs	r1, r3
    3b90:	0022      	movs	r2, r4
    3b92:	4b2d      	ldr	r3, [pc, #180]	; (3c48 <sounds_reset+0x130>)
    3b94:	2400      	movs	r4, #0
    3b96:	18c9      	adds	r1, r1, r3
    3b98:	4162      	adcs	r2, r4
    3b9a:	0008      	movs	r0, r1
    3b9c:	0011      	movs	r1, r2
    3b9e:	4c2b      	ldr	r4, [pc, #172]	; (3c4c <sounds_reset+0x134>)
    3ba0:	4a2b      	ldr	r2, [pc, #172]	; (3c50 <sounds_reset+0x138>)
    3ba2:	2300      	movs	r3, #0
    3ba4:	47a0      	blx	r4
    3ba6:	0003      	movs	r3, r0
    3ba8:	000c      	movs	r4, r1
    3baa:	0018      	movs	r0, r3
    3bac:	4b29      	ldr	r3, [pc, #164]	; (3c54 <sounds_reset+0x13c>)
    3bae:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN00);
    3bb0:	200b      	movs	r0, #11
    3bb2:	4b29      	ldr	r3, [pc, #164]	; (3c58 <sounds_reset+0x140>)
    3bb4:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN01);
    3bb6:	200c      	movs	r0, #12
    3bb8:	4b27      	ldr	r3, [pc, #156]	; (3c58 <sounds_reset+0x140>)
    3bba:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN02);
    3bbc:	200d      	movs	r0, #13
    3bbe:	4b26      	ldr	r3, [pc, #152]	; (3c58 <sounds_reset+0x140>)
    3bc0:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN03);
    3bc2:	200e      	movs	r0, #14
    3bc4:	4b24      	ldr	r3, [pc, #144]	; (3c58 <sounds_reset+0x140>)
    3bc6:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN04);
    3bc8:	200f      	movs	r0, #15
    3bca:	4b23      	ldr	r3, [pc, #140]	; (3c58 <sounds_reset+0x140>)
    3bcc:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN05);
    3bce:	2010      	movs	r0, #16
    3bd0:	4b21      	ldr	r3, [pc, #132]	; (3c58 <sounds_reset+0x140>)
    3bd2:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN06);
    3bd4:	2011      	movs	r0, #17
    3bd6:	4b20      	ldr	r3, [pc, #128]	; (3c58 <sounds_reset+0x140>)
    3bd8:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN07);
    3bda:	2012      	movs	r0, #18
    3bdc:	4b1e      	ldr	r3, [pc, #120]	; (3c58 <sounds_reset+0x140>)
    3bde:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN08);
    3be0:	2013      	movs	r0, #19
    3be2:	4b1d      	ldr	r3, [pc, #116]	; (3c58 <sounds_reset+0x140>)
    3be4:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN09);
    3be6:	2014      	movs	r0, #20
    3be8:	4b1b      	ldr	r3, [pc, #108]	; (3c58 <sounds_reset+0x140>)
    3bea:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN10);
    3bec:	2015      	movs	r0, #21
    3bee:	4b1a      	ldr	r3, [pc, #104]	; (3c58 <sounds_reset+0x140>)
    3bf0:	4798      	blx	r3
	delay_ms(150);
    3bf2:	2000      	movs	r0, #0
    3bf4:	4b12      	ldr	r3, [pc, #72]	; (3c40 <sounds_reset+0x128>)
    3bf6:	4798      	blx	r3
    3bf8:	0003      	movs	r3, r0
    3bfa:	001d      	movs	r5, r3
    3bfc:	2300      	movs	r3, #0
    3bfe:	001e      	movs	r6, r3
    3c00:	4c10      	ldr	r4, [pc, #64]	; (3c44 <sounds_reset+0x12c>)
    3c02:	2296      	movs	r2, #150	; 0x96
    3c04:	2300      	movs	r3, #0
    3c06:	0028      	movs	r0, r5
    3c08:	0031      	movs	r1, r6
    3c0a:	47a0      	blx	r4
    3c0c:	0003      	movs	r3, r0
    3c0e:	000c      	movs	r4, r1
    3c10:	0019      	movs	r1, r3
    3c12:	0022      	movs	r2, r4
    3c14:	4b0c      	ldr	r3, [pc, #48]	; (3c48 <sounds_reset+0x130>)
    3c16:	2400      	movs	r4, #0
    3c18:	18c9      	adds	r1, r1, r3
    3c1a:	4162      	adcs	r2, r4
    3c1c:	0008      	movs	r0, r1
    3c1e:	0011      	movs	r1, r2
    3c20:	4c0a      	ldr	r4, [pc, #40]	; (3c4c <sounds_reset+0x134>)
    3c22:	4a0b      	ldr	r2, [pc, #44]	; (3c50 <sounds_reset+0x138>)
    3c24:	2300      	movs	r3, #0
    3c26:	47a0      	blx	r4
    3c28:	0003      	movs	r3, r0
    3c2a:	000c      	movs	r4, r1
    3c2c:	0018      	movs	r0, r3
    3c2e:	4b09      	ldr	r3, [pc, #36]	; (3c54 <sounds_reset+0x13c>)
    3c30:	4798      	blx	r3

    3c32:	46c0      	nop			; (mov r8, r8)
    3c34:	46bd      	mov	sp, r7
    3c36:	b005      	add	sp, #20
    3c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c3a:	46c0      	nop			; (mov r8, r8)
    3c3c:	000039b5 	.word	0x000039b5
    3c40:	000047e1 	.word	0x000047e1
    3c44:	00005585 	.word	0x00005585
    3c48:	00001b57 	.word	0x00001b57
    3c4c:	00005545 	.word	0x00005545
    3c50:	00001b58 	.word	0x00001b58
    3c54:	20000001 	.word	0x20000001
    3c58:	00003af5 	.word	0x00003af5

00003c5c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3c5c:	b580      	push	{r7, lr}
    3c5e:	b082      	sub	sp, #8
    3c60:	af00      	add	r7, sp, #0
    3c62:	0002      	movs	r2, r0
    3c64:	1dfb      	adds	r3, r7, #7
    3c66:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
    3c68:	4b06      	ldr	r3, [pc, #24]	; (3c84 <NVIC_EnableIRQ+0x28>)
    3c6a:	1dfa      	adds	r2, r7, #7
    3c6c:	7812      	ldrb	r2, [r2, #0]
    3c6e:	0011      	movs	r1, r2
    3c70:	221f      	movs	r2, #31
    3c72:	400a      	ands	r2, r1
    3c74:	2101      	movs	r1, #1
    3c76:	4091      	lsls	r1, r2
    3c78:	000a      	movs	r2, r1
    3c7a:	601a      	str	r2, [r3, #0]
}
    3c7c:	46c0      	nop			; (mov r8, r8)
    3c7e:	46bd      	mov	sp, r7
    3c80:	b002      	add	sp, #8
    3c82:	bd80      	pop	{r7, pc}
    3c84:	e000e100 	.word	0xe000e100

00003c88 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    3c88:	b5b0      	push	{r4, r5, r7, lr}
    3c8a:	b082      	sub	sp, #8
    3c8c:	af00      	add	r7, sp, #0
    3c8e:	0002      	movs	r2, r0
    3c90:	6039      	str	r1, [r7, #0]
    3c92:	1dfb      	adds	r3, r7, #7
    3c94:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
    3c96:	1dfb      	adds	r3, r7, #7
    3c98:	781b      	ldrb	r3, [r3, #0]
    3c9a:	2b7f      	cmp	r3, #127	; 0x7f
    3c9c:	d932      	bls.n	3d04 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    3c9e:	4c2f      	ldr	r4, [pc, #188]	; (3d5c <NVIC_SetPriority+0xd4>)
    3ca0:	1dfb      	adds	r3, r7, #7
    3ca2:	781b      	ldrb	r3, [r3, #0]
    3ca4:	001a      	movs	r2, r3
    3ca6:	230f      	movs	r3, #15
    3ca8:	4013      	ands	r3, r2
    3caa:	3b08      	subs	r3, #8
    3cac:	0899      	lsrs	r1, r3, #2
    3cae:	4a2b      	ldr	r2, [pc, #172]	; (3d5c <NVIC_SetPriority+0xd4>)
    3cb0:	1dfb      	adds	r3, r7, #7
    3cb2:	781b      	ldrb	r3, [r3, #0]
    3cb4:	0018      	movs	r0, r3
    3cb6:	230f      	movs	r3, #15
    3cb8:	4003      	ands	r3, r0
    3cba:	3b08      	subs	r3, #8
    3cbc:	089b      	lsrs	r3, r3, #2
    3cbe:	3306      	adds	r3, #6
    3cc0:	009b      	lsls	r3, r3, #2
    3cc2:	18d3      	adds	r3, r2, r3
    3cc4:	3304      	adds	r3, #4
    3cc6:	681b      	ldr	r3, [r3, #0]
    3cc8:	1dfa      	adds	r2, r7, #7
    3cca:	7812      	ldrb	r2, [r2, #0]
    3ccc:	0010      	movs	r0, r2
    3cce:	2203      	movs	r2, #3
    3cd0:	4002      	ands	r2, r0
    3cd2:	00d2      	lsls	r2, r2, #3
    3cd4:	20ff      	movs	r0, #255	; 0xff
    3cd6:	4090      	lsls	r0, r2
    3cd8:	0002      	movs	r2, r0
    3cda:	43d2      	mvns	r2, r2
    3cdc:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    3cde:	683b      	ldr	r3, [r7, #0]
    3ce0:	019b      	lsls	r3, r3, #6
    3ce2:	20ff      	movs	r0, #255	; 0xff
    3ce4:	4018      	ands	r0, r3
    3ce6:	1dfb      	adds	r3, r7, #7
    3ce8:	781b      	ldrb	r3, [r3, #0]
    3cea:	001d      	movs	r5, r3
    3cec:	2303      	movs	r3, #3
    3cee:	402b      	ands	r3, r5
    3cf0:	00db      	lsls	r3, r3, #3
    3cf2:	4098      	lsls	r0, r3
    3cf4:	0003      	movs	r3, r0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    3cf6:	431a      	orrs	r2, r3
    3cf8:	1d8b      	adds	r3, r1, #6
    3cfa:	009b      	lsls	r3, r3, #2
    3cfc:	18e3      	adds	r3, r4, r3
    3cfe:	3304      	adds	r3, #4
    3d00:	601a      	str	r2, [r3, #0]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    3d02:	e027      	b.n	3d54 <NVIC_SetPriority+0xcc>
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    3d04:	4c16      	ldr	r4, [pc, #88]	; (3d60 <NVIC_SetPriority+0xd8>)
    3d06:	1dfb      	adds	r3, r7, #7
    3d08:	781b      	ldrb	r3, [r3, #0]
    3d0a:	b25b      	sxtb	r3, r3
    3d0c:	089b      	lsrs	r3, r3, #2
    3d0e:	4914      	ldr	r1, [pc, #80]	; (3d60 <NVIC_SetPriority+0xd8>)
    3d10:	1dfa      	adds	r2, r7, #7
    3d12:	7812      	ldrb	r2, [r2, #0]
    3d14:	b252      	sxtb	r2, r2
    3d16:	0892      	lsrs	r2, r2, #2
    3d18:	32c0      	adds	r2, #192	; 0xc0
    3d1a:	0092      	lsls	r2, r2, #2
    3d1c:	5852      	ldr	r2, [r2, r1]
    3d1e:	1df9      	adds	r1, r7, #7
    3d20:	7809      	ldrb	r1, [r1, #0]
    3d22:	0008      	movs	r0, r1
    3d24:	2103      	movs	r1, #3
    3d26:	4001      	ands	r1, r0
    3d28:	00c9      	lsls	r1, r1, #3
    3d2a:	20ff      	movs	r0, #255	; 0xff
    3d2c:	4088      	lsls	r0, r1
    3d2e:	0001      	movs	r1, r0
    3d30:	43c9      	mvns	r1, r1
    3d32:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    3d34:	683a      	ldr	r2, [r7, #0]
    3d36:	0192      	lsls	r2, r2, #6
    3d38:	20ff      	movs	r0, #255	; 0xff
    3d3a:	4010      	ands	r0, r2
    3d3c:	1dfa      	adds	r2, r7, #7
    3d3e:	7812      	ldrb	r2, [r2, #0]
    3d40:	0015      	movs	r5, r2
    3d42:	2203      	movs	r2, #3
    3d44:	402a      	ands	r2, r5
    3d46:	00d2      	lsls	r2, r2, #3
    3d48:	4090      	lsls	r0, r2
    3d4a:	0002      	movs	r2, r0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    3d4c:	430a      	orrs	r2, r1
    3d4e:	33c0      	adds	r3, #192	; 0xc0
    3d50:	009b      	lsls	r3, r3, #2
    3d52:	511a      	str	r2, [r3, r4]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    3d54:	46c0      	nop			; (mov r8, r8)
    3d56:	46bd      	mov	sp, r7
    3d58:	b002      	add	sp, #8
    3d5a:	bdb0      	pop	{r4, r5, r7, pc}
    3d5c:	e000ed00 	.word	0xe000ed00
    3d60:	e000e100 	.word	0xe000e100

00003d64 <sb_uart_clk_init>:


volatile uint8_t uart_rx_buffer[MAX_RX_BUFFER_LENGTH];

void sb_uart_clk_init(void)
{
    3d64:	b580      	push	{r7, lr}
    3d66:	af00      	add	r7, sp, #0
	// Start the Software Reset and wait for it to finish
	CONF_STDIO_USART_MODULE->USART.CTRLA.bit.SWRST = 1 ;
    3d68:	4a13      	ldr	r2, [pc, #76]	; (3db8 <sb_uart_clk_init+0x54>)
    3d6a:	6813      	ldr	r3, [r2, #0]
    3d6c:	2101      	movs	r1, #1
    3d6e:	430b      	orrs	r3, r1
    3d70:	6013      	str	r3, [r2, #0]
	while ( CONF_STDIO_USART_MODULE->USART.CTRLA.bit.SWRST || CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.SWRST );
    3d72:	46c0      	nop			; (mov r8, r8)
    3d74:	4b10      	ldr	r3, [pc, #64]	; (3db8 <sb_uart_clk_init+0x54>)
    3d76:	681b      	ldr	r3, [r3, #0]
    3d78:	07db      	lsls	r3, r3, #31
    3d7a:	0fdb      	lsrs	r3, r3, #31
    3d7c:	b2db      	uxtb	r3, r3
    3d7e:	2b00      	cmp	r3, #0
    3d80:	d1f8      	bne.n	3d74 <sb_uart_clk_init+0x10>
    3d82:	4b0d      	ldr	r3, [pc, #52]	; (3db8 <sb_uart_clk_init+0x54>)
    3d84:	69db      	ldr	r3, [r3, #28]
    3d86:	07db      	lsls	r3, r3, #31
    3d88:	0fdb      	lsrs	r3, r3, #31
    3d8a:	b2db      	uxtb	r3, r3
    3d8c:	2b00      	cmp	r3, #0
    3d8e:	d1f1      	bne.n	3d74 <sb_uart_clk_init+0x10>
	
	// Turn on peripheral clock for SERCOM being used
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
    3d90:	4b0a      	ldr	r3, [pc, #40]	; (3dbc <sb_uart_clk_init+0x58>)
    3d92:	4a0a      	ldr	r2, [pc, #40]	; (3dbc <sb_uart_clk_init+0x58>)
    3d94:	6a12      	ldr	r2, [r2, #32]
    3d96:	2108      	movs	r1, #8
    3d98:	430a      	orrs	r2, r1
    3d9a:	621a      	str	r2, [r3, #32]

	//Setting clock
	GCLK->CLKCTRL.reg =
    3d9c:	4b08      	ldr	r3, [pc, #32]	; (3dc0 <sb_uart_clk_init+0x5c>)
    3d9e:	4a09      	ldr	r2, [pc, #36]	; (3dc4 <sb_uart_clk_init+0x60>)
    3da0:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_ID( 0x15U )	|	// connected  SERCOMx to
	GCLK_CLKCTRL_GEN_GCLK0		|	// generic Clock Generator 3
	GCLK_CLKCTRL_CLKEN;			// and enable it

	while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY ); // Wait for synchronization
    3da2:	46c0      	nop			; (mov r8, r8)
    3da4:	4b06      	ldr	r3, [pc, #24]	; (3dc0 <sb_uart_clk_init+0x5c>)
    3da6:	785b      	ldrb	r3, [r3, #1]
    3da8:	b2db      	uxtb	r3, r3
    3daa:	b25b      	sxtb	r3, r3
    3dac:	2b00      	cmp	r3, #0
    3dae:	dbf9      	blt.n	3da4 <sb_uart_clk_init+0x40>
}
    3db0:	46c0      	nop			; (mov r8, r8)
    3db2:	46bd      	mov	sp, r7
    3db4:	bd80      	pop	{r7, pc}
    3db6:	46c0      	nop			; (mov r8, r8)
    3db8:	42000c00 	.word	0x42000c00
    3dbc:	40000400 	.word	0x40000400
    3dc0:	40000c00 	.word	0x40000c00
    3dc4:	00004015 	.word	0x00004015

00003dc8 <sb_uart_pin_init>:

void sb_uart_pin_init(void)
{
    3dc8:	b580      	push	{r7, lr}
    3dca:	b082      	sub	sp, #8
    3dcc:	af00      	add	r7, sp, #0
	PORT->Group[PORTGROUP_A].DIRCLR.reg = PORT_PA16;	// RX as input
    3dce:	4b1c      	ldr	r3, [pc, #112]	; (3e40 <sb_uart_pin_init+0x78>)
    3dd0:	2280      	movs	r2, #128	; 0x80
    3dd2:	0252      	lsls	r2, r2, #9
    3dd4:	605a      	str	r2, [r3, #4]
	
	PORT->Group[PORTGROUP_A].DIRSET.reg = PORT_PA18;	// TX as output
    3dd6:	4b1a      	ldr	r3, [pc, #104]	; (3e40 <sb_uart_pin_init+0x78>)
    3dd8:	2280      	movs	r2, #128	; 0x80
    3dda:	02d2      	lsls	r2, r2, #11
    3ddc:	609a      	str	r2, [r3, #8]
	PORT->Group[PORTGROUP_A].OUTSET.reg = PORT_PA18;	// TX idle state is high
    3dde:	4b18      	ldr	r3, [pc, #96]	; (3e40 <sb_uart_pin_init+0x78>)
    3de0:	2280      	movs	r2, #128	; 0x80
    3de2:	02d2      	lsls	r2, r2, #11
    3de4:	619a      	str	r2, [r3, #24]

	// set port multiplexer for peripheral TX
	// =======================================
	uint32_t temp = (PORT->Group[PORTGROUP_A].PMUX[TX_PIN>>1].reg) & PORT_PMUX_PMUXO( PORT_PMUX_PMUXO_C_Val );
    3de6:	4a16      	ldr	r2, [pc, #88]	; (3e40 <sb_uart_pin_init+0x78>)
    3de8:	2339      	movs	r3, #57	; 0x39
    3dea:	5cd3      	ldrb	r3, [r2, r3]
    3dec:	b2db      	uxtb	r3, r3
    3dee:	001a      	movs	r2, r3
    3df0:	2320      	movs	r3, #32
    3df2:	4013      	ands	r3, r2
    3df4:	607b      	str	r3, [r7, #4]
	PORT->Group[PORTGROUP_A].PMUX[TX_PIN>>1].reg = temp | PORT_PMUX_PMUXE( PORT_PMUX_PMUXE_C_Val );
    3df6:	4a12      	ldr	r2, [pc, #72]	; (3e40 <sb_uart_pin_init+0x78>)
    3df8:	687b      	ldr	r3, [r7, #4]
    3dfa:	b2db      	uxtb	r3, r3
    3dfc:	2102      	movs	r1, #2
    3dfe:	430b      	orrs	r3, r1
    3e00:	b2d9      	uxtb	r1, r3
    3e02:	2339      	movs	r3, #57	; 0x39
    3e04:	54d1      	strb	r1, [r2, r3]
	
	PORT->Group[PORTGROUP_A].PINCFG[TX_PIN].reg = PORT_PINCFG_PMUXEN ; // Enable port mux
    3e06:	4a0e      	ldr	r2, [pc, #56]	; (3e40 <sb_uart_pin_init+0x78>)
    3e08:	2352      	movs	r3, #82	; 0x52
    3e0a:	2101      	movs	r1, #1
    3e0c:	54d1      	strb	r1, [r2, r3]
	temp = (PORT->Group[PORTGROUP_A].PMUX[RX_PIN>>1].reg) & PORT_PMUX_PMUXO( PORT_PMUX_PMUXO_C_Val );
    3e0e:	4a0c      	ldr	r2, [pc, #48]	; (3e40 <sb_uart_pin_init+0x78>)
    3e10:	2338      	movs	r3, #56	; 0x38
    3e12:	5cd3      	ldrb	r3, [r2, r3]
    3e14:	b2db      	uxtb	r3, r3
    3e16:	001a      	movs	r2, r3
    3e18:	2320      	movs	r3, #32
    3e1a:	4013      	ands	r3, r2
    3e1c:	607b      	str	r3, [r7, #4]
	PORT->Group[PORTGROUP_A].PMUX[RX_PIN>>1].reg = temp | PORT_PMUX_PMUXE( PORT_PMUX_PMUXE_C_Val );
    3e1e:	4a08      	ldr	r2, [pc, #32]	; (3e40 <sb_uart_pin_init+0x78>)
    3e20:	687b      	ldr	r3, [r7, #4]
    3e22:	b2db      	uxtb	r3, r3
    3e24:	2102      	movs	r1, #2
    3e26:	430b      	orrs	r3, r1
    3e28:	b2d9      	uxtb	r1, r3
    3e2a:	2338      	movs	r3, #56	; 0x38
    3e2c:	54d1      	strb	r1, [r2, r3]
	PORT->Group[PORTGROUP_A].PINCFG[RX_PIN].reg = PORT_PINCFG_PMUXEN | PORT_PINCFG_INEN; // Enable port mux
    3e2e:	4a04      	ldr	r2, [pc, #16]	; (3e40 <sb_uart_pin_init+0x78>)
    3e30:	2350      	movs	r3, #80	; 0x50
    3e32:	2103      	movs	r1, #3
    3e34:	54d1      	strb	r1, [r2, r3]
}
    3e36:	46c0      	nop			; (mov r8, r8)
    3e38:	46bd      	mov	sp, r7
    3e3a:	b002      	add	sp, #8
    3e3c:	bd80      	pop	{r7, pc}
    3e3e:	46c0      	nop			; (mov r8, r8)
    3e40:	41004400 	.word	0x41004400

00003e44 <sb_uart_init>:

void sb_uart_init(void)
{
    3e44:	b580      	push	{r7, lr}
    3e46:	af00      	add	r7, sp, #0
	sb_uart_clk_init();
    3e48:	4b19      	ldr	r3, [pc, #100]	; (3eb0 <sb_uart_init+0x6c>)
    3e4a:	4798      	blx	r3
	sb_uart_pin_init();
    3e4c:	4b19      	ldr	r3, [pc, #100]	; (3eb4 <sb_uart_init+0x70>)
    3e4e:	4798      	blx	r3
	
	sb_buff_count = 0;
    3e50:	4b19      	ldr	r3, [pc, #100]	; (3eb8 <sb_uart_init+0x74>)
    3e52:	2200      	movs	r2, #0
    3e54:	601a      	str	r2, [r3, #0]
	
	CONF_STDIO_USART_MODULE->USART.CTRLA.reg =
    3e56:	4b19      	ldr	r3, [pc, #100]	; (3ebc <sb_uart_init+0x78>)
    3e58:	4a19      	ldr	r2, [pc, #100]	; (3ec0 <sb_uart_init+0x7c>)
    3e5a:	601a      	str	r2, [r3, #0]
	
	
	// Asynchronous arithmetic mode
	// 65535 * ( 1 - sampleRateValue * baudrate / SystemCoreClock);
	// 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
	CONF_STDIO_USART_MODULE->USART.BAUD.reg = 65535.0f * ( 1.0f - (16.0 * (float)(9600)) / (float)(SYSTEM_CLK));
    3e5c:	4b17      	ldr	r3, [pc, #92]	; (3ebc <sb_uart_init+0x78>)
    3e5e:	4a19      	ldr	r2, [pc, #100]	; (3ec4 <sb_uart_init+0x80>)
    3e60:	819a      	strh	r2, [r3, #12]
	//BLE_UART_SERCOM->USART.BAUD.bit.BAUD = 9600;
	
	CONF_STDIO_USART_MODULE->USART.CTRLB.reg =
    3e62:	4b16      	ldr	r3, [pc, #88]	; (3ebc <sb_uart_init+0x78>)
    3e64:	22c0      	movs	r2, #192	; 0xc0
    3e66:	0292      	lsls	r2, r2, #10
    3e68:	605a      	str	r2, [r3, #4]
	SERCOM_USART_CTRLB_CHSIZE(0)	|	// 8 bit character size
	SERCOM_USART_CTRLB_TXEN			|	// Enable Transmit
	SERCOM_USART_CTRLB_RXEN;			// Enable Receive

	// Get Synced
	while (CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.CTRLB);
    3e6a:	46c0      	nop			; (mov r8, r8)
    3e6c:	4b13      	ldr	r3, [pc, #76]	; (3ebc <sb_uart_init+0x78>)
    3e6e:	69db      	ldr	r3, [r3, #28]
    3e70:	075b      	lsls	r3, r3, #29
    3e72:	0fdb      	lsrs	r3, r3, #31
    3e74:	b2db      	uxtb	r3, r3
    3e76:	2b00      	cmp	r3, #0
    3e78:	d1f8      	bne.n	3e6c <sb_uart_init+0x28>

	//Set the Interrupt to use
	CONF_STDIO_USART_MODULE->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;	// Interrupt on received complete
    3e7a:	4b10      	ldr	r3, [pc, #64]	; (3ebc <sb_uart_init+0x78>)
    3e7c:	2204      	movs	r2, #4
    3e7e:	759a      	strb	r2, [r3, #22]
	
	// Enable interrupts
	NVIC_EnableIRQ(SERCOM1_IRQn);
    3e80:	200a      	movs	r0, #10
    3e82:	4b11      	ldr	r3, [pc, #68]	; (3ec8 <sb_uart_init+0x84>)
    3e84:	4798      	blx	r3
	NVIC_SetPriority(SERCOM1_IRQn,1);
    3e86:	2101      	movs	r1, #1
    3e88:	200a      	movs	r0, #10
    3e8a:	4b10      	ldr	r3, [pc, #64]	; (3ecc <sb_uart_init+0x88>)
    3e8c:	4798      	blx	r3
	
	// enable the peripheral block
	CONF_STDIO_USART_MODULE->USART.CTRLA.bit.ENABLE = 0x1u;
    3e8e:	4a0b      	ldr	r2, [pc, #44]	; (3ebc <sb_uart_init+0x78>)
    3e90:	6813      	ldr	r3, [r2, #0]
    3e92:	2102      	movs	r1, #2
    3e94:	430b      	orrs	r3, r1
    3e96:	6013      	str	r3, [r2, #0]
	
	// Wait for sercom to enable
	while(CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.ENABLE);
    3e98:	46c0      	nop			; (mov r8, r8)
    3e9a:	4b08      	ldr	r3, [pc, #32]	; (3ebc <sb_uart_init+0x78>)
    3e9c:	69db      	ldr	r3, [r3, #28]
    3e9e:	079b      	lsls	r3, r3, #30
    3ea0:	0fdb      	lsrs	r3, r3, #31
    3ea2:	b2db      	uxtb	r3, r3
    3ea4:	2b00      	cmp	r3, #0
    3ea6:	d1f8      	bne.n	3e9a <sb_uart_init+0x56>
}
    3ea8:	46c0      	nop			; (mov r8, r8)
    3eaa:	46bd      	mov	sp, r7
    3eac:	bd80      	pop	{r7, pc}
    3eae:	46c0      	nop			; (mov r8, r8)
    3eb0:	00003d65 	.word	0x00003d65
    3eb4:	00003dc9 	.word	0x00003dc9
    3eb8:	200001f0 	.word	0x200001f0
    3ebc:	42000c00 	.word	0x42000c00
    3ec0:	40200084 	.word	0x40200084
    3ec4:	fffffb14 	.word	0xfffffb14
    3ec8:	00003c5d 	.word	0x00003c5d
    3ecc:	00003c89 	.word	0x00003c89

00003ed0 <SERCOM1_Handler>:
	//while(CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.ENABLE);
	//
//}

void SERCOM1_Handler()
{
    3ed0:	b580      	push	{r7, lr}
    3ed2:	af00      	add	r7, sp, #0
	if (CONF_STDIO_USART_MODULE->USART.INTFLAG.bit.RXC)
    3ed4:	4b12      	ldr	r3, [pc, #72]	; (3f20 <SERCOM1_Handler+0x50>)
    3ed6:	7e1b      	ldrb	r3, [r3, #24]
    3ed8:	075b      	lsls	r3, r3, #29
    3eda:	0fdb      	lsrs	r3, r3, #31
    3edc:	b2db      	uxtb	r3, r3
    3ede:	2b00      	cmp	r3, #0
    3ee0:	d01a      	beq.n	3f18 <SERCOM1_Handler+0x48>
	{
		//while (BLE_UART_SERCOM->USART.INTFLAG.bit.DRE != 0 )
		//{
			// Got a character
			if (sb_buff_count > 127)
    3ee2:	4b10      	ldr	r3, [pc, #64]	; (3f24 <SERCOM1_Handler+0x54>)
    3ee4:	681b      	ldr	r3, [r3, #0]
    3ee6:	2b7f      	cmp	r3, #127	; 0x7f
    3ee8:	dd0b      	ble.n	3f02 <SERCOM1_Handler+0x32>
			{
				sb_buff_count = 0;
    3eea:	4b0e      	ldr	r3, [pc, #56]	; (3f24 <SERCOM1_Handler+0x54>)
    3eec:	2200      	movs	r2, #0
    3eee:	601a      	str	r2, [r3, #0]
				sb_rx_buffer_array[sb_buff_count] = (uint8_t) CONF_STDIO_USART_MODULE->USART.DATA.reg;
    3ef0:	4b0c      	ldr	r3, [pc, #48]	; (3f24 <SERCOM1_Handler+0x54>)
    3ef2:	681b      	ldr	r3, [r3, #0]
    3ef4:	4a0a      	ldr	r2, [pc, #40]	; (3f20 <SERCOM1_Handler+0x50>)
    3ef6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    3ef8:	b292      	uxth	r2, r2
    3efa:	b2d1      	uxtb	r1, r2
    3efc:	4a0a      	ldr	r2, [pc, #40]	; (3f28 <SERCOM1_Handler+0x58>)
    3efe:	54d1      	strb	r1, [r2, r3]
				sb_rx_buffer_array[sb_buff_count++] = (uint8_t)CONF_STDIO_USART_MODULE->USART.DATA.reg;
			}
		//}

	}
}
    3f00:	e00a      	b.n	3f18 <SERCOM1_Handler+0x48>
				sb_buff_count = 0;
				sb_rx_buffer_array[sb_buff_count] = (uint8_t) CONF_STDIO_USART_MODULE->USART.DATA.reg;
			}
			else
			{
				sb_rx_buffer_array[sb_buff_count++] = (uint8_t)CONF_STDIO_USART_MODULE->USART.DATA.reg;
    3f02:	4b08      	ldr	r3, [pc, #32]	; (3f24 <SERCOM1_Handler+0x54>)
    3f04:	681b      	ldr	r3, [r3, #0]
    3f06:	1c59      	adds	r1, r3, #1
    3f08:	4a06      	ldr	r2, [pc, #24]	; (3f24 <SERCOM1_Handler+0x54>)
    3f0a:	6011      	str	r1, [r2, #0]
    3f0c:	4a04      	ldr	r2, [pc, #16]	; (3f20 <SERCOM1_Handler+0x50>)
    3f0e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    3f10:	b292      	uxth	r2, r2
    3f12:	b2d1      	uxtb	r1, r2
    3f14:	4a04      	ldr	r2, [pc, #16]	; (3f28 <SERCOM1_Handler+0x58>)
    3f16:	54d1      	strb	r1, [r2, r3]
			}
		//}

	}
}
    3f18:	46c0      	nop			; (mov r8, r8)
    3f1a:	46bd      	mov	sp, r7
    3f1c:	bd80      	pop	{r7, pc}
    3f1e:	46c0      	nop			; (mov r8, r8)
    3f20:	42000c00 	.word	0x42000c00
    3f24:	200001f0 	.word	0x200001f0
    3f28:	20000744 	.word	0x20000744

00003f2c <uart_write>:
{
	usart_read_buffer_job(&uart_instance,(uint8_t *)uart_rx_buffer, MAX_RX_BUFFER_LENGTH);
}

void uart_write(char buffer[])
{
    3f2c:	b580      	push	{r7, lr}
    3f2e:	b084      	sub	sp, #16
    3f30:	af00      	add	r7, sp, #0
    3f32:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
    3f34:	2300      	movs	r3, #0
    3f36:	60fb      	str	r3, [r7, #12]
	while(buffer[i] != '\0')
    3f38:	e00f      	b.n	3f5a <uart_write+0x2e>
	{
		if(CONF_STDIO_USART_MODULE->USART.INTFLAG.bit.DRE == 1)
    3f3a:	4b0d      	ldr	r3, [pc, #52]	; (3f70 <uart_write+0x44>)
    3f3c:	7e1b      	ldrb	r3, [r3, #24]
    3f3e:	07db      	lsls	r3, r3, #31
    3f40:	0fdb      	lsrs	r3, r3, #31
    3f42:	b2db      	uxtb	r3, r3
    3f44:	2b01      	cmp	r3, #1
    3f46:	d108      	bne.n	3f5a <uart_write+0x2e>
		{
			CONF_STDIO_USART_MODULE->USART.DATA.reg = (uint16_t)buffer[i++];
    3f48:	4909      	ldr	r1, [pc, #36]	; (3f70 <uart_write+0x44>)
    3f4a:	68fb      	ldr	r3, [r7, #12]
    3f4c:	1c5a      	adds	r2, r3, #1
    3f4e:	60fa      	str	r2, [r7, #12]
    3f50:	687a      	ldr	r2, [r7, #4]
    3f52:	18d3      	adds	r3, r2, r3
    3f54:	781b      	ldrb	r3, [r3, #0]
    3f56:	b29b      	uxth	r3, r3
    3f58:	850b      	strh	r3, [r1, #40]	; 0x28
}

void uart_write(char buffer[])
{
	uint32_t i = 0;
	while(buffer[i] != '\0')
    3f5a:	687a      	ldr	r2, [r7, #4]
    3f5c:	68fb      	ldr	r3, [r7, #12]
    3f5e:	18d3      	adds	r3, r2, r3
    3f60:	781b      	ldrb	r3, [r3, #0]
    3f62:	2b00      	cmp	r3, #0
    3f64:	d1e9      	bne.n	3f3a <uart_write+0xe>
		if(CONF_STDIO_USART_MODULE->USART.INTFLAG.bit.DRE == 1)
		{
			CONF_STDIO_USART_MODULE->USART.DATA.reg = (uint16_t)buffer[i++];
		}
	}
}
    3f66:	46c0      	nop			; (mov r8, r8)
    3f68:	46bd      	mov	sp, r7
    3f6a:	b004      	add	sp, #16
    3f6c:	bd80      	pop	{r7, pc}
    3f6e:	46c0      	nop			; (mov r8, r8)
    3f70:	42000c00 	.word	0x42000c00

00003f74 <sb_reset_buffers>:

void sb_reset_buffers(void)
{
    3f74:	b580      	push	{r7, lr}
    3f76:	b082      	sub	sp, #8
    3f78:	af00      	add	r7, sp, #0
	for (uint32_t k=0;k<sizeof(sb_rx_buffer_array);k++)
    3f7a:	2300      	movs	r3, #0
    3f7c:	607b      	str	r3, [r7, #4]
    3f7e:	e007      	b.n	3f90 <sb_reset_buffers+0x1c>
	{
		sb_rx_buffer_array[k] = 0;
    3f80:	4a09      	ldr	r2, [pc, #36]	; (3fa8 <sb_reset_buffers+0x34>)
    3f82:	687b      	ldr	r3, [r7, #4]
    3f84:	18d3      	adds	r3, r2, r3
    3f86:	2200      	movs	r2, #0
    3f88:	701a      	strb	r2, [r3, #0]
	}
}

void sb_reset_buffers(void)
{
	for (uint32_t k=0;k<sizeof(sb_rx_buffer_array);k++)
    3f8a:	687b      	ldr	r3, [r7, #4]
    3f8c:	3301      	adds	r3, #1
    3f8e:	607b      	str	r3, [r7, #4]
    3f90:	687b      	ldr	r3, [r7, #4]
    3f92:	4a06      	ldr	r2, [pc, #24]	; (3fac <sb_reset_buffers+0x38>)
    3f94:	4293      	cmp	r3, r2
    3f96:	d9f3      	bls.n	3f80 <sb_reset_buffers+0xc>
	{
		sb_rx_buffer_array[k] = 0;
	}
	sb_buff_count = 0;
    3f98:	4b05      	ldr	r3, [pc, #20]	; (3fb0 <sb_reset_buffers+0x3c>)
    3f9a:	2200      	movs	r2, #0
    3f9c:	601a      	str	r2, [r3, #0]
}
    3f9e:	46c0      	nop			; (mov r8, r8)
    3fa0:	46bd      	mov	sp, r7
    3fa2:	b002      	add	sp, #8
    3fa4:	bd80      	pop	{r7, pc}
    3fa6:	46c0      	nop			; (mov r8, r8)
    3fa8:	20000744 	.word	0x20000744
    3fac:	000003ff 	.word	0x000003ff
    3fb0:	200001f0 	.word	0x200001f0

00003fb4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    3fb4:	b580      	push	{r7, lr}
    3fb6:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    3fb8:	46c0      	nop			; (mov r8, r8)
    3fba:	46bd      	mov	sp, r7
    3fbc:	bd80      	pop	{r7, pc}
    3fbe:	46c0      	nop			; (mov r8, r8)

00003fc0 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    3fc0:	b580      	push	{r7, lr}
    3fc2:	b082      	sub	sp, #8
    3fc4:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    3fc6:	4b10      	ldr	r3, [pc, #64]	; (4008 <cpu_irq_enter_critical+0x48>)
    3fc8:	681b      	ldr	r3, [r3, #0]
    3fca:	2b00      	cmp	r3, #0
    3fcc:	d112      	bne.n	3ff4 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3fce:	f3ef 8310 	mrs	r3, PRIMASK
    3fd2:	607b      	str	r3, [r7, #4]
  return(result);
    3fd4:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    3fd6:	2b00      	cmp	r3, #0
    3fd8:	d109      	bne.n	3fee <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3fda:	b672      	cpsid	i
    3fdc:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3fe0:	4b0a      	ldr	r3, [pc, #40]	; (400c <cpu_irq_enter_critical+0x4c>)
    3fe2:	2200      	movs	r2, #0
    3fe4:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3fe6:	4b0a      	ldr	r3, [pc, #40]	; (4010 <cpu_irq_enter_critical+0x50>)
    3fe8:	2201      	movs	r2, #1
    3fea:	701a      	strb	r2, [r3, #0]
    3fec:	e002      	b.n	3ff4 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3fee:	4b08      	ldr	r3, [pc, #32]	; (4010 <cpu_irq_enter_critical+0x50>)
    3ff0:	2200      	movs	r2, #0
    3ff2:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    3ff4:	4b04      	ldr	r3, [pc, #16]	; (4008 <cpu_irq_enter_critical+0x48>)
    3ff6:	681b      	ldr	r3, [r3, #0]
    3ff8:	1c5a      	adds	r2, r3, #1
    3ffa:	4b03      	ldr	r3, [pc, #12]	; (4008 <cpu_irq_enter_critical+0x48>)
    3ffc:	601a      	str	r2, [r3, #0]
}
    3ffe:	46c0      	nop			; (mov r8, r8)
    4000:	46bd      	mov	sp, r7
    4002:	b002      	add	sp, #8
    4004:	bd80      	pop	{r7, pc}
    4006:	46c0      	nop			; (mov r8, r8)
    4008:	200001f4 	.word	0x200001f4
    400c:	20000161 	.word	0x20000161
    4010:	200001f8 	.word	0x200001f8

00004014 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    4014:	b580      	push	{r7, lr}
    4016:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4018:	4b0b      	ldr	r3, [pc, #44]	; (4048 <cpu_irq_leave_critical+0x34>)
    401a:	681b      	ldr	r3, [r3, #0]
    401c:	1e5a      	subs	r2, r3, #1
    401e:	4b0a      	ldr	r3, [pc, #40]	; (4048 <cpu_irq_leave_critical+0x34>)
    4020:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4022:	4b09      	ldr	r3, [pc, #36]	; (4048 <cpu_irq_leave_critical+0x34>)
    4024:	681b      	ldr	r3, [r3, #0]
    4026:	2b00      	cmp	r3, #0
    4028:	d10a      	bne.n	4040 <cpu_irq_leave_critical+0x2c>
    402a:	4b08      	ldr	r3, [pc, #32]	; (404c <cpu_irq_leave_critical+0x38>)
    402c:	781b      	ldrb	r3, [r3, #0]
    402e:	b2db      	uxtb	r3, r3
    4030:	2b00      	cmp	r3, #0
    4032:	d005      	beq.n	4040 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    4034:	4b06      	ldr	r3, [pc, #24]	; (4050 <cpu_irq_leave_critical+0x3c>)
    4036:	2201      	movs	r2, #1
    4038:	701a      	strb	r2, [r3, #0]
    403a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    403e:	b662      	cpsie	i
	}
}
    4040:	46c0      	nop			; (mov r8, r8)
    4042:	46bd      	mov	sp, r7
    4044:	bd80      	pop	{r7, pc}
    4046:	46c0      	nop			; (mov r8, r8)
    4048:	200001f4 	.word	0x200001f4
    404c:	200001f8 	.word	0x200001f8
    4050:	20000161 	.word	0x20000161

00004054 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    4054:	b580      	push	{r7, lr}
    4056:	b082      	sub	sp, #8
    4058:	af00      	add	r7, sp, #0
    405a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    405c:	687b      	ldr	r3, [r7, #4]
    405e:	2201      	movs	r2, #1
    4060:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    4062:	687b      	ldr	r3, [r7, #4]
    4064:	2200      	movs	r2, #0
    4066:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4068:	687b      	ldr	r3, [r7, #4]
    406a:	2206      	movs	r2, #6
    406c:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    406e:	687b      	ldr	r3, [r7, #4]
    4070:	2200      	movs	r2, #0
    4072:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    4074:	687b      	ldr	r3, [r7, #4]
    4076:	2200      	movs	r2, #0
    4078:	725a      	strb	r2, [r3, #9]
}
    407a:	46c0      	nop			; (mov r8, r8)
    407c:	46bd      	mov	sp, r7
    407e:	b002      	add	sp, #8
    4080:	bd80      	pop	{r7, pc}
    4082:	46c0      	nop			; (mov r8, r8)

00004084 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    4084:	b580      	push	{r7, lr}
    4086:	b082      	sub	sp, #8
    4088:	af00      	add	r7, sp, #0
    408a:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    408c:	687b      	ldr	r3, [r7, #4]
    408e:	2203      	movs	r2, #3
    4090:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    4092:	687b      	ldr	r3, [r7, #4]
    4094:	2200      	movs	r2, #0
    4096:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    4098:	687b      	ldr	r3, [r7, #4]
    409a:	2201      	movs	r2, #1
    409c:	709a      	strb	r2, [r3, #2]
}
    409e:	46c0      	nop			; (mov r8, r8)
    40a0:	46bd      	mov	sp, r7
    40a2:	b002      	add	sp, #8
    40a4:	bd80      	pop	{r7, pc}
    40a6:	46c0      	nop			; (mov r8, r8)

000040a8 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    40a8:	b580      	push	{r7, lr}
    40aa:	b082      	sub	sp, #8
    40ac:	af00      	add	r7, sp, #0
    40ae:	0002      	movs	r2, r0
    40b0:	1dfb      	adds	r3, r7, #7
    40b2:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    40b4:	4a03      	ldr	r2, [pc, #12]	; (40c4 <system_cpu_clock_set_divider+0x1c>)
    40b6:	1dfb      	adds	r3, r7, #7
    40b8:	781b      	ldrb	r3, [r3, #0]
    40ba:	7213      	strb	r3, [r2, #8]
}
    40bc:	46c0      	nop			; (mov r8, r8)
    40be:	46bd      	mov	sp, r7
    40c0:	b002      	add	sp, #8
    40c2:	bd80      	pop	{r7, pc}
    40c4:	40000400 	.word	0x40000400

000040c8 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    40c8:	b580      	push	{r7, lr}
    40ca:	b082      	sub	sp, #8
    40cc:	af00      	add	r7, sp, #0
    40ce:	0002      	movs	r2, r0
    40d0:	1dfb      	adds	r3, r7, #7
    40d2:	701a      	strb	r2, [r3, #0]
    40d4:	1dbb      	adds	r3, r7, #6
    40d6:	1c0a      	adds	r2, r1, #0
    40d8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    40da:	1dfb      	adds	r3, r7, #7
    40dc:	781b      	ldrb	r3, [r3, #0]
    40de:	2b01      	cmp	r3, #1
    40e0:	d008      	beq.n	40f4 <system_apb_clock_set_divider+0x2c>
    40e2:	2b02      	cmp	r3, #2
    40e4:	d00b      	beq.n	40fe <system_apb_clock_set_divider+0x36>
    40e6:	2b00      	cmp	r3, #0
    40e8:	d10e      	bne.n	4108 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    40ea:	4a0b      	ldr	r2, [pc, #44]	; (4118 <system_apb_clock_set_divider+0x50>)
    40ec:	1dbb      	adds	r3, r7, #6
    40ee:	781b      	ldrb	r3, [r3, #0]
    40f0:	7253      	strb	r3, [r2, #9]
			break;
    40f2:	e00b      	b.n	410c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    40f4:	4a08      	ldr	r2, [pc, #32]	; (4118 <system_apb_clock_set_divider+0x50>)
    40f6:	1dbb      	adds	r3, r7, #6
    40f8:	781b      	ldrb	r3, [r3, #0]
    40fa:	7293      	strb	r3, [r2, #10]
			break;
    40fc:	e006      	b.n	410c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    40fe:	4a06      	ldr	r2, [pc, #24]	; (4118 <system_apb_clock_set_divider+0x50>)
    4100:	1dbb      	adds	r3, r7, #6
    4102:	781b      	ldrb	r3, [r3, #0]
    4104:	72d3      	strb	r3, [r2, #11]
			break;
    4106:	e001      	b.n	410c <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    4108:	2317      	movs	r3, #23
    410a:	e000      	b.n	410e <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    410c:	2300      	movs	r3, #0
}
    410e:	0018      	movs	r0, r3
    4110:	46bd      	mov	sp, r7
    4112:	b002      	add	sp, #8
    4114:	bd80      	pop	{r7, pc}
    4116:	46c0      	nop			; (mov r8, r8)
    4118:	40000400 	.word	0x40000400

0000411c <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    411c:	b580      	push	{r7, lr}
    411e:	b082      	sub	sp, #8
    4120:	af00      	add	r7, sp, #0
    4122:	0002      	movs	r2, r0
    4124:	1dfb      	adds	r3, r7, #7
    4126:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4128:	4a08      	ldr	r2, [pc, #32]	; (414c <system_flash_set_waitstates+0x30>)
    412a:	1dfb      	adds	r3, r7, #7
    412c:	781b      	ldrb	r3, [r3, #0]
    412e:	210f      	movs	r1, #15
    4130:	400b      	ands	r3, r1
    4132:	b2d9      	uxtb	r1, r3
    4134:	6853      	ldr	r3, [r2, #4]
    4136:	200f      	movs	r0, #15
    4138:	4001      	ands	r1, r0
    413a:	0049      	lsls	r1, r1, #1
    413c:	201e      	movs	r0, #30
    413e:	4383      	bics	r3, r0
    4140:	430b      	orrs	r3, r1
    4142:	6053      	str	r3, [r2, #4]
}
    4144:	46c0      	nop			; (mov r8, r8)
    4146:	46bd      	mov	sp, r7
    4148:	b002      	add	sp, #8
    414a:	bd80      	pop	{r7, pc}
    414c:	41004000 	.word	0x41004000

00004150 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    4150:	b580      	push	{r7, lr}
    4152:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4154:	46c0      	nop			; (mov r8, r8)
    4156:	4b04      	ldr	r3, [pc, #16]	; (4168 <_system_dfll_wait_for_sync+0x18>)
    4158:	68db      	ldr	r3, [r3, #12]
    415a:	2210      	movs	r2, #16
    415c:	4013      	ands	r3, r2
    415e:	d0fa      	beq.n	4156 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    4160:	46c0      	nop			; (mov r8, r8)
    4162:	46bd      	mov	sp, r7
    4164:	bd80      	pop	{r7, pc}
    4166:	46c0      	nop			; (mov r8, r8)
    4168:	40000800 	.word	0x40000800

0000416c <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    416c:	b580      	push	{r7, lr}
    416e:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4170:	4b0c      	ldr	r3, [pc, #48]	; (41a4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4172:	2202      	movs	r2, #2
    4174:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    4176:	4b0c      	ldr	r3, [pc, #48]	; (41a8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    4178:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    417a:	4a0a      	ldr	r2, [pc, #40]	; (41a4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    417c:	4b0b      	ldr	r3, [pc, #44]	; (41ac <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    417e:	689b      	ldr	r3, [r3, #8]
    4180:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4182:	4a08      	ldr	r2, [pc, #32]	; (41a4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4184:	4b09      	ldr	r3, [pc, #36]	; (41ac <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    4186:	685b      	ldr	r3, [r3, #4]
    4188:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    418a:	4b06      	ldr	r3, [pc, #24]	; (41a4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    418c:	2200      	movs	r2, #0
    418e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    4190:	4b05      	ldr	r3, [pc, #20]	; (41a8 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    4192:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4194:	4a03      	ldr	r2, [pc, #12]	; (41a4 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    4196:	4b05      	ldr	r3, [pc, #20]	; (41ac <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    4198:	681b      	ldr	r3, [r3, #0]
    419a:	b29b      	uxth	r3, r3
    419c:	8493      	strh	r3, [r2, #36]	; 0x24
}
    419e:	46c0      	nop			; (mov r8, r8)
    41a0:	46bd      	mov	sp, r7
    41a2:	bd80      	pop	{r7, pc}
    41a4:	40000800 	.word	0x40000800
    41a8:	00004151 	.word	0x00004151
    41ac:	200001fc 	.word	0x200001fc

000041b0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    41b0:	b580      	push	{r7, lr}
    41b2:	b082      	sub	sp, #8
    41b4:	af00      	add	r7, sp, #0
    41b6:	0002      	movs	r2, r0
    41b8:	1dfb      	adds	r3, r7, #7
    41ba:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    41bc:	1dfb      	adds	r3, r7, #7
    41be:	781b      	ldrb	r3, [r3, #0]
    41c0:	2b08      	cmp	r3, #8
    41c2:	d840      	bhi.n	4246 <system_clock_source_get_hz+0x96>
    41c4:	009a      	lsls	r2, r3, #2
    41c6:	4b22      	ldr	r3, [pc, #136]	; (4250 <system_clock_source_get_hz+0xa0>)
    41c8:	18d3      	adds	r3, r2, r3
    41ca:	681b      	ldr	r3, [r3, #0]
    41cc:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    41ce:	4b21      	ldr	r3, [pc, #132]	; (4254 <system_clock_source_get_hz+0xa4>)
    41d0:	691b      	ldr	r3, [r3, #16]
    41d2:	e039      	b.n	4248 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    41d4:	4b20      	ldr	r3, [pc, #128]	; (4258 <system_clock_source_get_hz+0xa8>)
    41d6:	6a1b      	ldr	r3, [r3, #32]
    41d8:	059b      	lsls	r3, r3, #22
    41da:	0f9b      	lsrs	r3, r3, #30
    41dc:	b2db      	uxtb	r3, r3
    41de:	001a      	movs	r2, r3
    41e0:	4b1e      	ldr	r3, [pc, #120]	; (425c <system_clock_source_get_hz+0xac>)
    41e2:	40d3      	lsrs	r3, r2
    41e4:	e030      	b.n	4248 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    41e6:	2380      	movs	r3, #128	; 0x80
    41e8:	021b      	lsls	r3, r3, #8
    41ea:	e02d      	b.n	4248 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    41ec:	2380      	movs	r3, #128	; 0x80
    41ee:	021b      	lsls	r3, r3, #8
    41f0:	e02a      	b.n	4248 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    41f2:	4b18      	ldr	r3, [pc, #96]	; (4254 <system_clock_source_get_hz+0xa4>)
    41f4:	695b      	ldr	r3, [r3, #20]
    41f6:	e027      	b.n	4248 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    41f8:	4b16      	ldr	r3, [pc, #88]	; (4254 <system_clock_source_get_hz+0xa4>)
    41fa:	681b      	ldr	r3, [r3, #0]
    41fc:	2202      	movs	r2, #2
    41fe:	4013      	ands	r3, r2
    4200:	d101      	bne.n	4206 <system_clock_source_get_hz+0x56>
			return 0;
    4202:	2300      	movs	r3, #0
    4204:	e020      	b.n	4248 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    4206:	4b16      	ldr	r3, [pc, #88]	; (4260 <system_clock_source_get_hz+0xb0>)
    4208:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    420a:	4b12      	ldr	r3, [pc, #72]	; (4254 <system_clock_source_get_hz+0xa4>)
    420c:	681b      	ldr	r3, [r3, #0]
    420e:	2204      	movs	r2, #4
    4210:	4013      	ands	r3, r2
    4212:	d009      	beq.n	4228 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4214:	2000      	movs	r0, #0
    4216:	4b13      	ldr	r3, [pc, #76]	; (4264 <system_clock_source_get_hz+0xb4>)
    4218:	4798      	blx	r3
    421a:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    421c:	4b0d      	ldr	r3, [pc, #52]	; (4254 <system_clock_source_get_hz+0xa4>)
    421e:	689b      	ldr	r3, [r3, #8]
    4220:	041b      	lsls	r3, r3, #16
    4222:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4224:	4353      	muls	r3, r2
    4226:	e00f      	b.n	4248 <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    4228:	4b0f      	ldr	r3, [pc, #60]	; (4268 <system_clock_source_get_hz+0xb8>)
    422a:	e00d      	b.n	4248 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    422c:	4a0a      	ldr	r2, [pc, #40]	; (4258 <system_clock_source_get_hz+0xa8>)
    422e:	2350      	movs	r3, #80	; 0x50
    4230:	5cd3      	ldrb	r3, [r2, r3]
    4232:	b2db      	uxtb	r3, r3
    4234:	001a      	movs	r2, r3
    4236:	2304      	movs	r3, #4
    4238:	4013      	ands	r3, r2
    423a:	d101      	bne.n	4240 <system_clock_source_get_hz+0x90>
			return 0;
    423c:	2300      	movs	r3, #0
    423e:	e003      	b.n	4248 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    4240:	4b04      	ldr	r3, [pc, #16]	; (4254 <system_clock_source_get_hz+0xa4>)
    4242:	68db      	ldr	r3, [r3, #12]
    4244:	e000      	b.n	4248 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    4246:	2300      	movs	r3, #0
	}
}
    4248:	0018      	movs	r0, r3
    424a:	46bd      	mov	sp, r7
    424c:	b002      	add	sp, #8
    424e:	bd80      	pop	{r7, pc}
    4250:	00006eac 	.word	0x00006eac
    4254:	200001fc 	.word	0x200001fc
    4258:	40000800 	.word	0x40000800
    425c:	007a1200 	.word	0x007a1200
    4260:	00004151 	.word	0x00004151
    4264:	00004a25 	.word	0x00004a25
    4268:	02dc6c00 	.word	0x02dc6c00

0000426c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    426c:	b580      	push	{r7, lr}
    426e:	b084      	sub	sp, #16
    4270:	af00      	add	r7, sp, #0
    4272:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4274:	4b1a      	ldr	r3, [pc, #104]	; (42e0 <system_clock_source_osc8m_set_config+0x74>)
    4276:	6a1b      	ldr	r3, [r3, #32]
    4278:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    427a:	687b      	ldr	r3, [r7, #4]
    427c:	781b      	ldrb	r3, [r3, #0]
    427e:	1c1a      	adds	r2, r3, #0
    4280:	2303      	movs	r3, #3
    4282:	4013      	ands	r3, r2
    4284:	b2da      	uxtb	r2, r3
    4286:	230d      	movs	r3, #13
    4288:	18fb      	adds	r3, r7, r3
    428a:	2103      	movs	r1, #3
    428c:	400a      	ands	r2, r1
    428e:	0010      	movs	r0, r2
    4290:	781a      	ldrb	r2, [r3, #0]
    4292:	2103      	movs	r1, #3
    4294:	438a      	bics	r2, r1
    4296:	1c11      	adds	r1, r2, #0
    4298:	1c02      	adds	r2, r0, #0
    429a:	430a      	orrs	r2, r1
    429c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    429e:	687b      	ldr	r3, [r7, #4]
    42a0:	789a      	ldrb	r2, [r3, #2]
    42a2:	230c      	movs	r3, #12
    42a4:	18fb      	adds	r3, r7, r3
    42a6:	01d0      	lsls	r0, r2, #7
    42a8:	781a      	ldrb	r2, [r3, #0]
    42aa:	217f      	movs	r1, #127	; 0x7f
    42ac:	400a      	ands	r2, r1
    42ae:	1c11      	adds	r1, r2, #0
    42b0:	1c02      	adds	r2, r0, #0
    42b2:	430a      	orrs	r2, r1
    42b4:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    42b6:	687b      	ldr	r3, [r7, #4]
    42b8:	785a      	ldrb	r2, [r3, #1]
    42ba:	230c      	movs	r3, #12
    42bc:	18fb      	adds	r3, r7, r3
    42be:	2101      	movs	r1, #1
    42c0:	400a      	ands	r2, r1
    42c2:	0190      	lsls	r0, r2, #6
    42c4:	781a      	ldrb	r2, [r3, #0]
    42c6:	2140      	movs	r1, #64	; 0x40
    42c8:	438a      	bics	r2, r1
    42ca:	1c11      	adds	r1, r2, #0
    42cc:	1c02      	adds	r2, r0, #0
    42ce:	430a      	orrs	r2, r1
    42d0:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    42d2:	4b03      	ldr	r3, [pc, #12]	; (42e0 <system_clock_source_osc8m_set_config+0x74>)
    42d4:	68fa      	ldr	r2, [r7, #12]
    42d6:	621a      	str	r2, [r3, #32]
}
    42d8:	46c0      	nop			; (mov r8, r8)
    42da:	46bd      	mov	sp, r7
    42dc:	b004      	add	sp, #16
    42de:	bd80      	pop	{r7, pc}
    42e0:	40000800 	.word	0x40000800

000042e4 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    42e4:	b580      	push	{r7, lr}
    42e6:	b082      	sub	sp, #8
    42e8:	af00      	add	r7, sp, #0
    42ea:	0002      	movs	r2, r0
    42ec:	1dfb      	adds	r3, r7, #7
    42ee:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    42f0:	1dfb      	adds	r3, r7, #7
    42f2:	781b      	ldrb	r3, [r3, #0]
    42f4:	2b08      	cmp	r3, #8
    42f6:	d83b      	bhi.n	4370 <system_clock_source_enable+0x8c>
    42f8:	009a      	lsls	r2, r3, #2
    42fa:	4b21      	ldr	r3, [pc, #132]	; (4380 <system_clock_source_enable+0x9c>)
    42fc:	18d3      	adds	r3, r2, r3
    42fe:	681b      	ldr	r3, [r3, #0]
    4300:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4302:	4b20      	ldr	r3, [pc, #128]	; (4384 <system_clock_source_enable+0xa0>)
    4304:	4a1f      	ldr	r2, [pc, #124]	; (4384 <system_clock_source_enable+0xa0>)
    4306:	6a12      	ldr	r2, [r2, #32]
    4308:	2102      	movs	r1, #2
    430a:	430a      	orrs	r2, r1
    430c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    430e:	2300      	movs	r3, #0
    4310:	e031      	b.n	4376 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4312:	4b1c      	ldr	r3, [pc, #112]	; (4384 <system_clock_source_enable+0xa0>)
    4314:	4a1b      	ldr	r2, [pc, #108]	; (4384 <system_clock_source_enable+0xa0>)
    4316:	6992      	ldr	r2, [r2, #24]
    4318:	2102      	movs	r1, #2
    431a:	430a      	orrs	r2, r1
    431c:	619a      	str	r2, [r3, #24]
		break;
    431e:	e029      	b.n	4374 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4320:	4a18      	ldr	r2, [pc, #96]	; (4384 <system_clock_source_enable+0xa0>)
    4322:	4b18      	ldr	r3, [pc, #96]	; (4384 <system_clock_source_enable+0xa0>)
    4324:	8a1b      	ldrh	r3, [r3, #16]
    4326:	b29b      	uxth	r3, r3
    4328:	2102      	movs	r1, #2
    432a:	430b      	orrs	r3, r1
    432c:	b29b      	uxth	r3, r3
    432e:	8213      	strh	r3, [r2, #16]
		break;
    4330:	e020      	b.n	4374 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4332:	4a14      	ldr	r2, [pc, #80]	; (4384 <system_clock_source_enable+0xa0>)
    4334:	4b13      	ldr	r3, [pc, #76]	; (4384 <system_clock_source_enable+0xa0>)
    4336:	8a9b      	ldrh	r3, [r3, #20]
    4338:	b29b      	uxth	r3, r3
    433a:	2102      	movs	r1, #2
    433c:	430b      	orrs	r3, r1
    433e:	b29b      	uxth	r3, r3
    4340:	8293      	strh	r3, [r2, #20]
		break;
    4342:	e017      	b.n	4374 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4344:	4b10      	ldr	r3, [pc, #64]	; (4388 <system_clock_source_enable+0xa4>)
    4346:	681b      	ldr	r3, [r3, #0]
    4348:	2202      	movs	r2, #2
    434a:	431a      	orrs	r2, r3
    434c:	4b0e      	ldr	r3, [pc, #56]	; (4388 <system_clock_source_enable+0xa4>)
    434e:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    4350:	4b0e      	ldr	r3, [pc, #56]	; (438c <system_clock_source_enable+0xa8>)
    4352:	4798      	blx	r3
		break;
    4354:	e00e      	b.n	4374 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4356:	4a0b      	ldr	r2, [pc, #44]	; (4384 <system_clock_source_enable+0xa0>)
    4358:	490a      	ldr	r1, [pc, #40]	; (4384 <system_clock_source_enable+0xa0>)
    435a:	2344      	movs	r3, #68	; 0x44
    435c:	5ccb      	ldrb	r3, [r1, r3]
    435e:	b2db      	uxtb	r3, r3
    4360:	2102      	movs	r1, #2
    4362:	430b      	orrs	r3, r1
    4364:	b2d9      	uxtb	r1, r3
    4366:	2344      	movs	r3, #68	; 0x44
    4368:	54d1      	strb	r1, [r2, r3]
		break;
    436a:	e003      	b.n	4374 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    436c:	2300      	movs	r3, #0
    436e:	e002      	b.n	4376 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4370:	2317      	movs	r3, #23
    4372:	e000      	b.n	4376 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    4374:	2300      	movs	r3, #0
}
    4376:	0018      	movs	r0, r3
    4378:	46bd      	mov	sp, r7
    437a:	b002      	add	sp, #8
    437c:	bd80      	pop	{r7, pc}
    437e:	46c0      	nop			; (mov r8, r8)
    4380:	00006ed0 	.word	0x00006ed0
    4384:	40000800 	.word	0x40000800
    4388:	200001fc 	.word	0x200001fc
    438c:	0000416d 	.word	0x0000416d

00004390 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    4390:	b580      	push	{r7, lr}
    4392:	b082      	sub	sp, #8
    4394:	af00      	add	r7, sp, #0
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
#elif CONF_CLOCK_GCLK_5_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    4396:	003b      	movs	r3, r7
    4398:	2205      	movs	r2, #5
    439a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    439c:	2300      	movs	r3, #0
    439e:	607b      	str	r3, [r7, #4]
    43a0:	e009      	b.n	43b6 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    43a2:	687b      	ldr	r3, [r7, #4]
    43a4:	b2db      	uxtb	r3, r3
    43a6:	003a      	movs	r2, r7
    43a8:	0011      	movs	r1, r2
    43aa:	0018      	movs	r0, r3
    43ac:	4b05      	ldr	r3, [pc, #20]	; (43c4 <_switch_peripheral_gclk+0x34>)
    43ae:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    43b0:	687b      	ldr	r3, [r7, #4]
    43b2:	3301      	adds	r3, #1
    43b4:	607b      	str	r3, [r7, #4]
    43b6:	687b      	ldr	r3, [r7, #4]
    43b8:	2b24      	cmp	r3, #36	; 0x24
    43ba:	d9f2      	bls.n	43a2 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    43bc:	46c0      	nop			; (mov r8, r8)
    43be:	46bd      	mov	sp, r7
    43c0:	b002      	add	sp, #8
    43c2:	bd80      	pop	{r7, pc}
    43c4:	000048b9 	.word	0x000048b9

000043c8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    43c8:	b580      	push	{r7, lr}
    43ca:	b0a0      	sub	sp, #128	; 0x80
    43cc:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    43ce:	4b63      	ldr	r3, [pc, #396]	; (455c <system_clock_init+0x194>)
    43d0:	22c2      	movs	r2, #194	; 0xc2
    43d2:	00d2      	lsls	r2, r2, #3
    43d4:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    43d6:	2000      	movs	r0, #0
    43d8:	4b61      	ldr	r3, [pc, #388]	; (4560 <system_clock_init+0x198>)
    43da:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    43dc:	4b61      	ldr	r3, [pc, #388]	; (4564 <system_clock_init+0x19c>)
    43de:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    43e0:	237c      	movs	r3, #124	; 0x7c
    43e2:	18fb      	adds	r3, r7, r3
    43e4:	0018      	movs	r0, r3
    43e6:	4b60      	ldr	r3, [pc, #384]	; (4568 <system_clock_init+0x1a0>)
    43e8:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    43ea:	237c      	movs	r3, #124	; 0x7c
    43ec:	18fb      	adds	r3, r7, r3
    43ee:	2200      	movs	r2, #0
    43f0:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    43f2:	237c      	movs	r3, #124	; 0x7c
    43f4:	18fb      	adds	r3, r7, r3
    43f6:	2201      	movs	r2, #1
    43f8:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    43fa:	237c      	movs	r3, #124	; 0x7c
    43fc:	18fb      	adds	r3, r7, r3
    43fe:	2200      	movs	r2, #0
    4400:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4402:	237c      	movs	r3, #124	; 0x7c
    4404:	18fb      	adds	r3, r7, r3
    4406:	0018      	movs	r0, r3
    4408:	4b58      	ldr	r3, [pc, #352]	; (456c <system_clock_init+0x1a4>)
    440a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    440c:	2006      	movs	r0, #6
    440e:	4b58      	ldr	r3, [pc, #352]	; (4570 <system_clock_init+0x1a8>)
    4410:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4412:	4b58      	ldr	r3, [pc, #352]	; (4574 <system_clock_init+0x1ac>)
    4414:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4416:	2364      	movs	r3, #100	; 0x64
    4418:	18fb      	adds	r3, r7, r3
    441a:	0018      	movs	r0, r3
    441c:	4b56      	ldr	r3, [pc, #344]	; (4578 <system_clock_init+0x1b0>)
    441e:	4798      	blx	r3
    4420:	2364      	movs	r3, #100	; 0x64
    4422:	18fb      	adds	r3, r7, r3
    4424:	2206      	movs	r2, #6
    4426:	701a      	strb	r2, [r3, #0]
    4428:	2364      	movs	r3, #100	; 0x64
    442a:	18fb      	adds	r3, r7, r3
    442c:	2201      	movs	r2, #1
    442e:	605a      	str	r2, [r3, #4]
    4430:	2364      	movs	r3, #100	; 0x64
    4432:	18fb      	adds	r3, r7, r3
    4434:	2201      	movs	r2, #1
    4436:	721a      	strb	r2, [r3, #8]
    4438:	2364      	movs	r3, #100	; 0x64
    443a:	18fb      	adds	r3, r7, r3
    443c:	2200      	movs	r2, #0
    443e:	725a      	strb	r2, [r3, #9]
    4440:	2364      	movs	r3, #100	; 0x64
    4442:	18fb      	adds	r3, r7, r3
    4444:	0019      	movs	r1, r3
    4446:	2001      	movs	r0, #1
    4448:	4b4c      	ldr	r3, [pc, #304]	; (457c <system_clock_init+0x1b4>)
    444a:	4798      	blx	r3
    444c:	2001      	movs	r0, #1
    444e:	4b4c      	ldr	r3, [pc, #304]	; (4580 <system_clock_init+0x1b8>)
    4450:	4798      	blx	r3
    4452:	2358      	movs	r3, #88	; 0x58
    4454:	18fb      	adds	r3, r7, r3
    4456:	0018      	movs	r0, r3
    4458:	4b47      	ldr	r3, [pc, #284]	; (4578 <system_clock_init+0x1b0>)
    445a:	4798      	blx	r3
    445c:	2358      	movs	r3, #88	; 0x58
    445e:	18fb      	adds	r3, r7, r3
    4460:	2206      	movs	r2, #6
    4462:	701a      	strb	r2, [r3, #0]
    4464:	2358      	movs	r3, #88	; 0x58
    4466:	18fb      	adds	r3, r7, r3
    4468:	2201      	movs	r2, #1
    446a:	605a      	str	r2, [r3, #4]
    446c:	2358      	movs	r3, #88	; 0x58
    446e:	18fb      	adds	r3, r7, r3
    4470:	2201      	movs	r2, #1
    4472:	721a      	strb	r2, [r3, #8]
    4474:	2358      	movs	r3, #88	; 0x58
    4476:	18fb      	adds	r3, r7, r3
    4478:	2200      	movs	r2, #0
    447a:	725a      	strb	r2, [r3, #9]
    447c:	2358      	movs	r3, #88	; 0x58
    447e:	18fb      	adds	r3, r7, r3
    4480:	0019      	movs	r1, r3
    4482:	2002      	movs	r0, #2
    4484:	4b3d      	ldr	r3, [pc, #244]	; (457c <system_clock_init+0x1b4>)
    4486:	4798      	blx	r3
    4488:	2002      	movs	r0, #2
    448a:	4b3d      	ldr	r3, [pc, #244]	; (4580 <system_clock_init+0x1b8>)
    448c:	4798      	blx	r3
    448e:	234c      	movs	r3, #76	; 0x4c
    4490:	18fb      	adds	r3, r7, r3
    4492:	0018      	movs	r0, r3
    4494:	4b38      	ldr	r3, [pc, #224]	; (4578 <system_clock_init+0x1b0>)
    4496:	4798      	blx	r3
    4498:	234c      	movs	r3, #76	; 0x4c
    449a:	18fb      	adds	r3, r7, r3
    449c:	2206      	movs	r2, #6
    449e:	701a      	strb	r2, [r3, #0]
    44a0:	234c      	movs	r3, #76	; 0x4c
    44a2:	18fb      	adds	r3, r7, r3
    44a4:	2201      	movs	r2, #1
    44a6:	605a      	str	r2, [r3, #4]
    44a8:	234c      	movs	r3, #76	; 0x4c
    44aa:	18fb      	adds	r3, r7, r3
    44ac:	2201      	movs	r2, #1
    44ae:	721a      	strb	r2, [r3, #8]
    44b0:	234c      	movs	r3, #76	; 0x4c
    44b2:	18fb      	adds	r3, r7, r3
    44b4:	2200      	movs	r2, #0
    44b6:	725a      	strb	r2, [r3, #9]
    44b8:	234c      	movs	r3, #76	; 0x4c
    44ba:	18fb      	adds	r3, r7, r3
    44bc:	0019      	movs	r1, r3
    44be:	2003      	movs	r0, #3
    44c0:	4b2e      	ldr	r3, [pc, #184]	; (457c <system_clock_init+0x1b4>)
    44c2:	4798      	blx	r3
    44c4:	2003      	movs	r0, #3
    44c6:	4b2e      	ldr	r3, [pc, #184]	; (4580 <system_clock_init+0x1b8>)
    44c8:	4798      	blx	r3
    44ca:	2340      	movs	r3, #64	; 0x40
    44cc:	18fb      	adds	r3, r7, r3
    44ce:	0018      	movs	r0, r3
    44d0:	4b29      	ldr	r3, [pc, #164]	; (4578 <system_clock_init+0x1b0>)
    44d2:	4798      	blx	r3
    44d4:	2340      	movs	r3, #64	; 0x40
    44d6:	18fb      	adds	r3, r7, r3
    44d8:	2206      	movs	r2, #6
    44da:	701a      	strb	r2, [r3, #0]
    44dc:	2340      	movs	r3, #64	; 0x40
    44de:	18fb      	adds	r3, r7, r3
    44e0:	2201      	movs	r2, #1
    44e2:	605a      	str	r2, [r3, #4]
    44e4:	2340      	movs	r3, #64	; 0x40
    44e6:	18fb      	adds	r3, r7, r3
    44e8:	2200      	movs	r2, #0
    44ea:	721a      	strb	r2, [r3, #8]
    44ec:	2340      	movs	r3, #64	; 0x40
    44ee:	18fb      	adds	r3, r7, r3
    44f0:	2200      	movs	r2, #0
    44f2:	725a      	strb	r2, [r3, #9]
    44f4:	2340      	movs	r3, #64	; 0x40
    44f6:	18fb      	adds	r3, r7, r3
    44f8:	0019      	movs	r1, r3
    44fa:	2004      	movs	r0, #4
    44fc:	4b1f      	ldr	r3, [pc, #124]	; (457c <system_clock_init+0x1b4>)
    44fe:	4798      	blx	r3
    4500:	2004      	movs	r0, #4
    4502:	4b1f      	ldr	r3, [pc, #124]	; (4580 <system_clock_init+0x1b8>)
    4504:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    4506:	2000      	movs	r0, #0
    4508:	4b1e      	ldr	r3, [pc, #120]	; (4584 <system_clock_init+0x1bc>)
    450a:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    450c:	2100      	movs	r1, #0
    450e:	2000      	movs	r0, #0
    4510:	4b1d      	ldr	r3, [pc, #116]	; (4588 <system_clock_init+0x1c0>)
    4512:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    4514:	2100      	movs	r1, #0
    4516:	2001      	movs	r0, #1
    4518:	4b1b      	ldr	r3, [pc, #108]	; (4588 <system_clock_init+0x1c0>)
    451a:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    451c:	2100      	movs	r1, #0
    451e:	2002      	movs	r0, #2
    4520:	4b19      	ldr	r3, [pc, #100]	; (4588 <system_clock_init+0x1c0>)
    4522:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4524:	1d3b      	adds	r3, r7, #4
    4526:	0018      	movs	r0, r3
    4528:	4b13      	ldr	r3, [pc, #76]	; (4578 <system_clock_init+0x1b0>)
    452a:	4798      	blx	r3
    452c:	1d3b      	adds	r3, r7, #4
    452e:	2206      	movs	r2, #6
    4530:	701a      	strb	r2, [r3, #0]
    4532:	1d3b      	adds	r3, r7, #4
    4534:	2201      	movs	r2, #1
    4536:	605a      	str	r2, [r3, #4]
    4538:	1d3b      	adds	r3, r7, #4
    453a:	2201      	movs	r2, #1
    453c:	721a      	strb	r2, [r3, #8]
    453e:	1d3b      	adds	r3, r7, #4
    4540:	2200      	movs	r2, #0
    4542:	725a      	strb	r2, [r3, #9]
    4544:	1d3b      	adds	r3, r7, #4
    4546:	0019      	movs	r1, r3
    4548:	2000      	movs	r0, #0
    454a:	4b0c      	ldr	r3, [pc, #48]	; (457c <system_clock_init+0x1b4>)
    454c:	4798      	blx	r3
    454e:	2000      	movs	r0, #0
    4550:	4b0b      	ldr	r3, [pc, #44]	; (4580 <system_clock_init+0x1b8>)
    4552:	4798      	blx	r3
#endif
}
    4554:	46c0      	nop			; (mov r8, r8)
    4556:	46bd      	mov	sp, r7
    4558:	b020      	add	sp, #128	; 0x80
    455a:	bd80      	pop	{r7, pc}
    455c:	40000800 	.word	0x40000800
    4560:	0000411d 	.word	0x0000411d
    4564:	00004391 	.word	0x00004391
    4568:	00004085 	.word	0x00004085
    456c:	0000426d 	.word	0x0000426d
    4570:	000042e5 	.word	0x000042e5
    4574:	00004631 	.word	0x00004631
    4578:	00004055 	.word	0x00004055
    457c:	00004661 	.word	0x00004661
    4580:	00004785 	.word	0x00004785
    4584:	000040a9 	.word	0x000040a9
    4588:	000040c9 	.word	0x000040c9

0000458c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    458c:	b580      	push	{r7, lr}
    458e:	b082      	sub	sp, #8
    4590:	af00      	add	r7, sp, #0
    4592:	0002      	movs	r2, r0
    4594:	6039      	str	r1, [r7, #0]
    4596:	1dfb      	adds	r3, r7, #7
    4598:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    459a:	1dfb      	adds	r3, r7, #7
    459c:	781b      	ldrb	r3, [r3, #0]
    459e:	2b01      	cmp	r3, #1
    45a0:	d00a      	beq.n	45b8 <system_apb_clock_set_mask+0x2c>
    45a2:	2b02      	cmp	r3, #2
    45a4:	d00f      	beq.n	45c6 <system_apb_clock_set_mask+0x3a>
    45a6:	2b00      	cmp	r3, #0
    45a8:	d114      	bne.n	45d4 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    45aa:	4b0e      	ldr	r3, [pc, #56]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45ac:	4a0d      	ldr	r2, [pc, #52]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45ae:	6991      	ldr	r1, [r2, #24]
    45b0:	683a      	ldr	r2, [r7, #0]
    45b2:	430a      	orrs	r2, r1
    45b4:	619a      	str	r2, [r3, #24]
			break;
    45b6:	e00f      	b.n	45d8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    45b8:	4b0a      	ldr	r3, [pc, #40]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45ba:	4a0a      	ldr	r2, [pc, #40]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45bc:	69d1      	ldr	r1, [r2, #28]
    45be:	683a      	ldr	r2, [r7, #0]
    45c0:	430a      	orrs	r2, r1
    45c2:	61da      	str	r2, [r3, #28]
			break;
    45c4:	e008      	b.n	45d8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    45c6:	4b07      	ldr	r3, [pc, #28]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45c8:	4a06      	ldr	r2, [pc, #24]	; (45e4 <system_apb_clock_set_mask+0x58>)
    45ca:	6a11      	ldr	r1, [r2, #32]
    45cc:	683a      	ldr	r2, [r7, #0]
    45ce:	430a      	orrs	r2, r1
    45d0:	621a      	str	r2, [r3, #32]
			break;
    45d2:	e001      	b.n	45d8 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    45d4:	2317      	movs	r3, #23
    45d6:	e000      	b.n	45da <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    45d8:	2300      	movs	r3, #0
}
    45da:	0018      	movs	r0, r3
    45dc:	46bd      	mov	sp, r7
    45de:	b002      	add	sp, #8
    45e0:	bd80      	pop	{r7, pc}
    45e2:	46c0      	nop			; (mov r8, r8)
    45e4:	40000400 	.word	0x40000400

000045e8 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    45e8:	b580      	push	{r7, lr}
    45ea:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    45ec:	4b02      	ldr	r3, [pc, #8]	; (45f8 <system_interrupt_enter_critical_section+0x10>)
    45ee:	4798      	blx	r3
}
    45f0:	46c0      	nop			; (mov r8, r8)
    45f2:	46bd      	mov	sp, r7
    45f4:	bd80      	pop	{r7, pc}
    45f6:	46c0      	nop			; (mov r8, r8)
    45f8:	00003fc1 	.word	0x00003fc1

000045fc <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    45fc:	b580      	push	{r7, lr}
    45fe:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    4600:	4b02      	ldr	r3, [pc, #8]	; (460c <system_interrupt_leave_critical_section+0x10>)
    4602:	4798      	blx	r3
}
    4604:	46c0      	nop			; (mov r8, r8)
    4606:	46bd      	mov	sp, r7
    4608:	bd80      	pop	{r7, pc}
    460a:	46c0      	nop			; (mov r8, r8)
    460c:	00004015 	.word	0x00004015

00004610 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    4610:	b580      	push	{r7, lr}
    4612:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4614:	4b05      	ldr	r3, [pc, #20]	; (462c <system_gclk_is_syncing+0x1c>)
    4616:	785b      	ldrb	r3, [r3, #1]
    4618:	b2db      	uxtb	r3, r3
    461a:	b25b      	sxtb	r3, r3
    461c:	2b00      	cmp	r3, #0
    461e:	da01      	bge.n	4624 <system_gclk_is_syncing+0x14>
		return true;
    4620:	2301      	movs	r3, #1
    4622:	e000      	b.n	4626 <system_gclk_is_syncing+0x16>
	}

	return false;
    4624:	2300      	movs	r3, #0
}
    4626:	0018      	movs	r0, r3
    4628:	46bd      	mov	sp, r7
    462a:	bd80      	pop	{r7, pc}
    462c:	40000c00 	.word	0x40000c00

00004630 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    4630:	b580      	push	{r7, lr}
    4632:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    4634:	2108      	movs	r1, #8
    4636:	2000      	movs	r0, #0
    4638:	4b07      	ldr	r3, [pc, #28]	; (4658 <system_gclk_init+0x28>)
    463a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    463c:	4b07      	ldr	r3, [pc, #28]	; (465c <system_gclk_init+0x2c>)
    463e:	2201      	movs	r2, #1
    4640:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4642:	46c0      	nop			; (mov r8, r8)
    4644:	4b05      	ldr	r3, [pc, #20]	; (465c <system_gclk_init+0x2c>)
    4646:	781b      	ldrb	r3, [r3, #0]
    4648:	b2db      	uxtb	r3, r3
    464a:	001a      	movs	r2, r3
    464c:	2301      	movs	r3, #1
    464e:	4013      	ands	r3, r2
    4650:	d1f8      	bne.n	4644 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    4652:	46c0      	nop			; (mov r8, r8)
    4654:	46bd      	mov	sp, r7
    4656:	bd80      	pop	{r7, pc}
    4658:	0000458d 	.word	0x0000458d
    465c:	40000c00 	.word	0x40000c00

00004660 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4660:	b580      	push	{r7, lr}
    4662:	b086      	sub	sp, #24
    4664:	af00      	add	r7, sp, #0
    4666:	0002      	movs	r2, r0
    4668:	6039      	str	r1, [r7, #0]
    466a:	1dfb      	adds	r3, r7, #7
    466c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    466e:	1dfb      	adds	r3, r7, #7
    4670:	781b      	ldrb	r3, [r3, #0]
    4672:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    4674:	1dfb      	adds	r3, r7, #7
    4676:	781b      	ldrb	r3, [r3, #0]
    4678:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    467a:	683b      	ldr	r3, [r7, #0]
    467c:	781b      	ldrb	r3, [r3, #0]
    467e:	021b      	lsls	r3, r3, #8
    4680:	001a      	movs	r2, r3
    4682:	697b      	ldr	r3, [r7, #20]
    4684:	4313      	orrs	r3, r2
    4686:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4688:	683b      	ldr	r3, [r7, #0]
    468a:	785b      	ldrb	r3, [r3, #1]
    468c:	2b00      	cmp	r3, #0
    468e:	d004      	beq.n	469a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4690:	697b      	ldr	r3, [r7, #20]
    4692:	2280      	movs	r2, #128	; 0x80
    4694:	02d2      	lsls	r2, r2, #11
    4696:	4313      	orrs	r3, r2
    4698:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    469a:	683b      	ldr	r3, [r7, #0]
    469c:	7a5b      	ldrb	r3, [r3, #9]
    469e:	2b00      	cmp	r3, #0
    46a0:	d004      	beq.n	46ac <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    46a2:	697b      	ldr	r3, [r7, #20]
    46a4:	2280      	movs	r2, #128	; 0x80
    46a6:	0312      	lsls	r2, r2, #12
    46a8:	4313      	orrs	r3, r2
    46aa:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    46ac:	683b      	ldr	r3, [r7, #0]
    46ae:	685b      	ldr	r3, [r3, #4]
    46b0:	2b01      	cmp	r3, #1
    46b2:	d92c      	bls.n	470e <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    46b4:	683b      	ldr	r3, [r7, #0]
    46b6:	685a      	ldr	r2, [r3, #4]
    46b8:	683b      	ldr	r3, [r7, #0]
    46ba:	685b      	ldr	r3, [r3, #4]
    46bc:	3b01      	subs	r3, #1
    46be:	4013      	ands	r3, r2
    46c0:	d11a      	bne.n	46f8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    46c2:	2300      	movs	r3, #0
    46c4:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    46c6:	2302      	movs	r3, #2
    46c8:	60bb      	str	r3, [r7, #8]
    46ca:	e005      	b.n	46d8 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    46cc:	68fb      	ldr	r3, [r7, #12]
    46ce:	3301      	adds	r3, #1
    46d0:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    46d2:	68bb      	ldr	r3, [r7, #8]
    46d4:	005b      	lsls	r3, r3, #1
    46d6:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    46d8:	683b      	ldr	r3, [r7, #0]
    46da:	685a      	ldr	r2, [r3, #4]
    46dc:	68bb      	ldr	r3, [r7, #8]
    46de:	429a      	cmp	r2, r3
    46e0:	d8f4      	bhi.n	46cc <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    46e2:	68fb      	ldr	r3, [r7, #12]
    46e4:	021b      	lsls	r3, r3, #8
    46e6:	693a      	ldr	r2, [r7, #16]
    46e8:	4313      	orrs	r3, r2
    46ea:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    46ec:	697b      	ldr	r3, [r7, #20]
    46ee:	2280      	movs	r2, #128	; 0x80
    46f0:	0352      	lsls	r2, r2, #13
    46f2:	4313      	orrs	r3, r2
    46f4:	617b      	str	r3, [r7, #20]
    46f6:	e00a      	b.n	470e <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    46f8:	683b      	ldr	r3, [r7, #0]
    46fa:	685b      	ldr	r3, [r3, #4]
    46fc:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    46fe:	693a      	ldr	r2, [r7, #16]
    4700:	4313      	orrs	r3, r2
    4702:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4704:	697b      	ldr	r3, [r7, #20]
    4706:	2280      	movs	r2, #128	; 0x80
    4708:	0292      	lsls	r2, r2, #10
    470a:	4313      	orrs	r3, r2
    470c:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    470e:	683b      	ldr	r3, [r7, #0]
    4710:	7a1b      	ldrb	r3, [r3, #8]
    4712:	2b00      	cmp	r3, #0
    4714:	d004      	beq.n	4720 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4716:	697b      	ldr	r3, [r7, #20]
    4718:	2280      	movs	r2, #128	; 0x80
    471a:	0392      	lsls	r2, r2, #14
    471c:	4313      	orrs	r3, r2
    471e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    4720:	46c0      	nop			; (mov r8, r8)
    4722:	4b13      	ldr	r3, [pc, #76]	; (4770 <system_gclk_gen_set_config+0x110>)
    4724:	4798      	blx	r3
    4726:	1e03      	subs	r3, r0, #0
    4728:	d1fb      	bne.n	4722 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    472a:	4b12      	ldr	r3, [pc, #72]	; (4774 <system_gclk_gen_set_config+0x114>)
    472c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    472e:	4a12      	ldr	r2, [pc, #72]	; (4778 <system_gclk_gen_set_config+0x118>)
    4730:	1dfb      	adds	r3, r7, #7
    4732:	781b      	ldrb	r3, [r3, #0]
    4734:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	4b0d      	ldr	r3, [pc, #52]	; (4770 <system_gclk_gen_set_config+0x110>)
    473a:	4798      	blx	r3
    473c:	1e03      	subs	r3, r0, #0
    473e:	d1fb      	bne.n	4738 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4740:	4b0e      	ldr	r3, [pc, #56]	; (477c <system_gclk_gen_set_config+0x11c>)
    4742:	693a      	ldr	r2, [r7, #16]
    4744:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    4746:	46c0      	nop			; (mov r8, r8)
    4748:	4b09      	ldr	r3, [pc, #36]	; (4770 <system_gclk_gen_set_config+0x110>)
    474a:	4798      	blx	r3
    474c:	1e03      	subs	r3, r0, #0
    474e:	d1fb      	bne.n	4748 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4750:	4b0a      	ldr	r3, [pc, #40]	; (477c <system_gclk_gen_set_config+0x11c>)
    4752:	4a0a      	ldr	r2, [pc, #40]	; (477c <system_gclk_gen_set_config+0x11c>)
    4754:	6851      	ldr	r1, [r2, #4]
    4756:	2280      	movs	r2, #128	; 0x80
    4758:	0252      	lsls	r2, r2, #9
    475a:	4011      	ands	r1, r2
    475c:	697a      	ldr	r2, [r7, #20]
    475e:	430a      	orrs	r2, r1
    4760:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    4762:	4b07      	ldr	r3, [pc, #28]	; (4780 <system_gclk_gen_set_config+0x120>)
    4764:	4798      	blx	r3
}
    4766:	46c0      	nop			; (mov r8, r8)
    4768:	46bd      	mov	sp, r7
    476a:	b006      	add	sp, #24
    476c:	bd80      	pop	{r7, pc}
    476e:	46c0      	nop			; (mov r8, r8)
    4770:	00004611 	.word	0x00004611
    4774:	000045e9 	.word	0x000045e9
    4778:	40000c08 	.word	0x40000c08
    477c:	40000c00 	.word	0x40000c00
    4780:	000045fd 	.word	0x000045fd

00004784 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4784:	b580      	push	{r7, lr}
    4786:	b082      	sub	sp, #8
    4788:	af00      	add	r7, sp, #0
    478a:	0002      	movs	r2, r0
    478c:	1dfb      	adds	r3, r7, #7
    478e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    4790:	46c0      	nop			; (mov r8, r8)
    4792:	4b0e      	ldr	r3, [pc, #56]	; (47cc <system_gclk_gen_enable+0x48>)
    4794:	4798      	blx	r3
    4796:	1e03      	subs	r3, r0, #0
    4798:	d1fb      	bne.n	4792 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    479a:	4b0d      	ldr	r3, [pc, #52]	; (47d0 <system_gclk_gen_enable+0x4c>)
    479c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    479e:	4a0d      	ldr	r2, [pc, #52]	; (47d4 <system_gclk_gen_enable+0x50>)
    47a0:	1dfb      	adds	r3, r7, #7
    47a2:	781b      	ldrb	r3, [r3, #0]
    47a4:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    47a6:	46c0      	nop			; (mov r8, r8)
    47a8:	4b08      	ldr	r3, [pc, #32]	; (47cc <system_gclk_gen_enable+0x48>)
    47aa:	4798      	blx	r3
    47ac:	1e03      	subs	r3, r0, #0
    47ae:	d1fb      	bne.n	47a8 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    47b0:	4b09      	ldr	r3, [pc, #36]	; (47d8 <system_gclk_gen_enable+0x54>)
    47b2:	4a09      	ldr	r2, [pc, #36]	; (47d8 <system_gclk_gen_enable+0x54>)
    47b4:	6852      	ldr	r2, [r2, #4]
    47b6:	2180      	movs	r1, #128	; 0x80
    47b8:	0249      	lsls	r1, r1, #9
    47ba:	430a      	orrs	r2, r1
    47bc:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    47be:	4b07      	ldr	r3, [pc, #28]	; (47dc <system_gclk_gen_enable+0x58>)
    47c0:	4798      	blx	r3
}
    47c2:	46c0      	nop			; (mov r8, r8)
    47c4:	46bd      	mov	sp, r7
    47c6:	b002      	add	sp, #8
    47c8:	bd80      	pop	{r7, pc}
    47ca:	46c0      	nop			; (mov r8, r8)
    47cc:	00004611 	.word	0x00004611
    47d0:	000045e9 	.word	0x000045e9
    47d4:	40000c04 	.word	0x40000c04
    47d8:	40000c00 	.word	0x40000c00
    47dc:	000045fd 	.word	0x000045fd

000047e0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    47e0:	b580      	push	{r7, lr}
    47e2:	b086      	sub	sp, #24
    47e4:	af00      	add	r7, sp, #0
    47e6:	0002      	movs	r2, r0
    47e8:	1dfb      	adds	r3, r7, #7
    47ea:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    47ec:	46c0      	nop			; (mov r8, r8)
    47ee:	4b2a      	ldr	r3, [pc, #168]	; (4898 <system_gclk_gen_get_hz+0xb8>)
    47f0:	4798      	blx	r3
    47f2:	1e03      	subs	r3, r0, #0
    47f4:	d1fb      	bne.n	47ee <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    47f6:	4b29      	ldr	r3, [pc, #164]	; (489c <system_gclk_gen_get_hz+0xbc>)
    47f8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    47fa:	4a29      	ldr	r2, [pc, #164]	; (48a0 <system_gclk_gen_get_hz+0xc0>)
    47fc:	1dfb      	adds	r3, r7, #7
    47fe:	781b      	ldrb	r3, [r3, #0]
    4800:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    4802:	46c0      	nop			; (mov r8, r8)
    4804:	4b24      	ldr	r3, [pc, #144]	; (4898 <system_gclk_gen_get_hz+0xb8>)
    4806:	4798      	blx	r3
    4808:	1e03      	subs	r3, r0, #0
    480a:	d1fb      	bne.n	4804 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    480c:	4b25      	ldr	r3, [pc, #148]	; (48a4 <system_gclk_gen_get_hz+0xc4>)
    480e:	685b      	ldr	r3, [r3, #4]
    4810:	04db      	lsls	r3, r3, #19
    4812:	0edb      	lsrs	r3, r3, #27
    4814:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4816:	0018      	movs	r0, r3
    4818:	4b23      	ldr	r3, [pc, #140]	; (48a8 <system_gclk_gen_get_hz+0xc8>)
    481a:	4798      	blx	r3
    481c:	0003      	movs	r3, r0
    481e:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4820:	4a1f      	ldr	r2, [pc, #124]	; (48a0 <system_gclk_gen_get_hz+0xc0>)
    4822:	1dfb      	adds	r3, r7, #7
    4824:	781b      	ldrb	r3, [r3, #0]
    4826:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4828:	4b1e      	ldr	r3, [pc, #120]	; (48a4 <system_gclk_gen_get_hz+0xc4>)
    482a:	685b      	ldr	r3, [r3, #4]
    482c:	02db      	lsls	r3, r3, #11
    482e:	0fdb      	lsrs	r3, r3, #31
    4830:	b2da      	uxtb	r2, r3
    4832:	2313      	movs	r3, #19
    4834:	18fb      	adds	r3, r7, r3
    4836:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4838:	4a1c      	ldr	r2, [pc, #112]	; (48ac <system_gclk_gen_get_hz+0xcc>)
    483a:	1dfb      	adds	r3, r7, #7
    483c:	781b      	ldrb	r3, [r3, #0]
    483e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    4840:	46c0      	nop			; (mov r8, r8)
    4842:	4b15      	ldr	r3, [pc, #84]	; (4898 <system_gclk_gen_get_hz+0xb8>)
    4844:	4798      	blx	r3
    4846:	1e03      	subs	r3, r0, #0
    4848:	d1fb      	bne.n	4842 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    484a:	4b16      	ldr	r3, [pc, #88]	; (48a4 <system_gclk_gen_get_hz+0xc4>)
    484c:	689b      	ldr	r3, [r3, #8]
    484e:	021b      	lsls	r3, r3, #8
    4850:	0c1b      	lsrs	r3, r3, #16
    4852:	b29b      	uxth	r3, r3
    4854:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    4856:	4b16      	ldr	r3, [pc, #88]	; (48b0 <system_gclk_gen_get_hz+0xd0>)
    4858:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    485a:	2313      	movs	r3, #19
    485c:	18fb      	adds	r3, r7, r3
    485e:	781b      	ldrb	r3, [r3, #0]
    4860:	2b00      	cmp	r3, #0
    4862:	d109      	bne.n	4878 <system_gclk_gen_get_hz+0x98>
    4864:	68fb      	ldr	r3, [r7, #12]
    4866:	2b01      	cmp	r3, #1
    4868:	d906      	bls.n	4878 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    486a:	4b12      	ldr	r3, [pc, #72]	; (48b4 <system_gclk_gen_get_hz+0xd4>)
    486c:	68f9      	ldr	r1, [r7, #12]
    486e:	6978      	ldr	r0, [r7, #20]
    4870:	4798      	blx	r3
    4872:	0003      	movs	r3, r0
    4874:	617b      	str	r3, [r7, #20]
    4876:	e00a      	b.n	488e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    4878:	2313      	movs	r3, #19
    487a:	18fb      	adds	r3, r7, r3
    487c:	781b      	ldrb	r3, [r3, #0]
    487e:	2b00      	cmp	r3, #0
    4880:	d005      	beq.n	488e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    4882:	68fb      	ldr	r3, [r7, #12]
    4884:	3301      	adds	r3, #1
    4886:	697a      	ldr	r2, [r7, #20]
    4888:	40da      	lsrs	r2, r3
    488a:	0013      	movs	r3, r2
    488c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    488e:	697b      	ldr	r3, [r7, #20]
}
    4890:	0018      	movs	r0, r3
    4892:	46bd      	mov	sp, r7
    4894:	b006      	add	sp, #24
    4896:	bd80      	pop	{r7, pc}
    4898:	00004611 	.word	0x00004611
    489c:	000045e9 	.word	0x000045e9
    48a0:	40000c04 	.word	0x40000c04
    48a4:	40000c00 	.word	0x40000c00
    48a8:	000041b1 	.word	0x000041b1
    48ac:	40000c08 	.word	0x40000c08
    48b0:	000045fd 	.word	0x000045fd
    48b4:	00005259 	.word	0x00005259

000048b8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    48b8:	b580      	push	{r7, lr}
    48ba:	b084      	sub	sp, #16
    48bc:	af00      	add	r7, sp, #0
    48be:	0002      	movs	r2, r0
    48c0:	6039      	str	r1, [r7, #0]
    48c2:	1dfb      	adds	r3, r7, #7
    48c4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    48c6:	1dfb      	adds	r3, r7, #7
    48c8:	781b      	ldrb	r3, [r3, #0]
    48ca:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    48cc:	683b      	ldr	r3, [r7, #0]
    48ce:	781b      	ldrb	r3, [r3, #0]
    48d0:	021b      	lsls	r3, r3, #8
    48d2:	001a      	movs	r2, r3
    48d4:	68fb      	ldr	r3, [r7, #12]
    48d6:	4313      	orrs	r3, r2
    48d8:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    48da:	1dfb      	adds	r3, r7, #7
    48dc:	781b      	ldrb	r3, [r3, #0]
    48de:	0018      	movs	r0, r3
    48e0:	4b04      	ldr	r3, [pc, #16]	; (48f4 <system_gclk_chan_set_config+0x3c>)
    48e2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    48e4:	4b04      	ldr	r3, [pc, #16]	; (48f8 <system_gclk_chan_set_config+0x40>)
    48e6:	68fa      	ldr	r2, [r7, #12]
    48e8:	b292      	uxth	r2, r2
    48ea:	805a      	strh	r2, [r3, #2]
}
    48ec:	46c0      	nop			; (mov r8, r8)
    48ee:	46bd      	mov	sp, r7
    48f0:	b004      	add	sp, #16
    48f2:	bd80      	pop	{r7, pc}
    48f4:	00004945 	.word	0x00004945
    48f8:	40000c00 	.word	0x40000c00

000048fc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    48fc:	b580      	push	{r7, lr}
    48fe:	b082      	sub	sp, #8
    4900:	af00      	add	r7, sp, #0
    4902:	0002      	movs	r2, r0
    4904:	1dfb      	adds	r3, r7, #7
    4906:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    4908:	4b0a      	ldr	r3, [pc, #40]	; (4934 <system_gclk_chan_enable+0x38>)
    490a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    490c:	4a0a      	ldr	r2, [pc, #40]	; (4938 <system_gclk_chan_enable+0x3c>)
    490e:	1dfb      	adds	r3, r7, #7
    4910:	781b      	ldrb	r3, [r3, #0]
    4912:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4914:	4909      	ldr	r1, [pc, #36]	; (493c <system_gclk_chan_enable+0x40>)
    4916:	4b09      	ldr	r3, [pc, #36]	; (493c <system_gclk_chan_enable+0x40>)
    4918:	885b      	ldrh	r3, [r3, #2]
    491a:	b29b      	uxth	r3, r3
    491c:	2280      	movs	r2, #128	; 0x80
    491e:	01d2      	lsls	r2, r2, #7
    4920:	4313      	orrs	r3, r2
    4922:	b29b      	uxth	r3, r3
    4924:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    4926:	4b06      	ldr	r3, [pc, #24]	; (4940 <system_gclk_chan_enable+0x44>)
    4928:	4798      	blx	r3
}
    492a:	46c0      	nop			; (mov r8, r8)
    492c:	46bd      	mov	sp, r7
    492e:	b002      	add	sp, #8
    4930:	bd80      	pop	{r7, pc}
    4932:	46c0      	nop			; (mov r8, r8)
    4934:	000045e9 	.word	0x000045e9
    4938:	40000c02 	.word	0x40000c02
    493c:	40000c00 	.word	0x40000c00
    4940:	000045fd 	.word	0x000045fd

00004944 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4944:	b580      	push	{r7, lr}
    4946:	b084      	sub	sp, #16
    4948:	af00      	add	r7, sp, #0
    494a:	0002      	movs	r2, r0
    494c:	1dfb      	adds	r3, r7, #7
    494e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    4950:	4b1c      	ldr	r3, [pc, #112]	; (49c4 <system_gclk_chan_disable+0x80>)
    4952:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4954:	4a1c      	ldr	r2, [pc, #112]	; (49c8 <system_gclk_chan_disable+0x84>)
    4956:	1dfb      	adds	r3, r7, #7
    4958:	781b      	ldrb	r3, [r3, #0]
    495a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    495c:	4b1b      	ldr	r3, [pc, #108]	; (49cc <system_gclk_chan_disable+0x88>)
    495e:	885b      	ldrh	r3, [r3, #2]
    4960:	051b      	lsls	r3, r3, #20
    4962:	0f1b      	lsrs	r3, r3, #28
    4964:	b2db      	uxtb	r3, r3
    4966:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    4968:	4a18      	ldr	r2, [pc, #96]	; (49cc <system_gclk_chan_disable+0x88>)
    496a:	8853      	ldrh	r3, [r2, #2]
    496c:	4918      	ldr	r1, [pc, #96]	; (49d0 <system_gclk_chan_disable+0x8c>)
    496e:	400b      	ands	r3, r1
    4970:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4972:	4a16      	ldr	r2, [pc, #88]	; (49cc <system_gclk_chan_disable+0x88>)
    4974:	4b15      	ldr	r3, [pc, #84]	; (49cc <system_gclk_chan_disable+0x88>)
    4976:	885b      	ldrh	r3, [r3, #2]
    4978:	b29b      	uxth	r3, r3
    497a:	4916      	ldr	r1, [pc, #88]	; (49d4 <system_gclk_chan_disable+0x90>)
    497c:	400b      	ands	r3, r1
    497e:	b29b      	uxth	r3, r3
    4980:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4982:	46c0      	nop			; (mov r8, r8)
    4984:	4b11      	ldr	r3, [pc, #68]	; (49cc <system_gclk_chan_disable+0x88>)
    4986:	885b      	ldrh	r3, [r3, #2]
    4988:	b29b      	uxth	r3, r3
    498a:	001a      	movs	r2, r3
    498c:	2380      	movs	r3, #128	; 0x80
    498e:	01db      	lsls	r3, r3, #7
    4990:	4013      	ands	r3, r2
    4992:	d1f7      	bne.n	4984 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4994:	4a0d      	ldr	r2, [pc, #52]	; (49cc <system_gclk_chan_disable+0x88>)
    4996:	68fb      	ldr	r3, [r7, #12]
    4998:	b2db      	uxtb	r3, r3
    499a:	1c19      	adds	r1, r3, #0
    499c:	230f      	movs	r3, #15
    499e:	400b      	ands	r3, r1
    49a0:	b2d9      	uxtb	r1, r3
    49a2:	8853      	ldrh	r3, [r2, #2]
    49a4:	1c08      	adds	r0, r1, #0
    49a6:	210f      	movs	r1, #15
    49a8:	4001      	ands	r1, r0
    49aa:	0208      	lsls	r0, r1, #8
    49ac:	4908      	ldr	r1, [pc, #32]	; (49d0 <system_gclk_chan_disable+0x8c>)
    49ae:	400b      	ands	r3, r1
    49b0:	1c19      	adds	r1, r3, #0
    49b2:	1c03      	adds	r3, r0, #0
    49b4:	430b      	orrs	r3, r1
    49b6:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    49b8:	4b07      	ldr	r3, [pc, #28]	; (49d8 <system_gclk_chan_disable+0x94>)
    49ba:	4798      	blx	r3
}
    49bc:	46c0      	nop			; (mov r8, r8)
    49be:	46bd      	mov	sp, r7
    49c0:	b004      	add	sp, #16
    49c2:	bd80      	pop	{r7, pc}
    49c4:	000045e9 	.word	0x000045e9
    49c8:	40000c02 	.word	0x40000c02
    49cc:	40000c00 	.word	0x40000c00
    49d0:	fffff0ff 	.word	0xfffff0ff
    49d4:	ffffbfff 	.word	0xffffbfff
    49d8:	000045fd 	.word	0x000045fd

000049dc <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    49dc:	b580      	push	{r7, lr}
    49de:	b082      	sub	sp, #8
    49e0:	af00      	add	r7, sp, #0
    49e2:	0002      	movs	r2, r0
    49e4:	1dfb      	adds	r3, r7, #7
    49e6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    49e8:	4b09      	ldr	r3, [pc, #36]	; (4a10 <system_gclk_chan_lock+0x34>)
    49ea:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    49ec:	4a09      	ldr	r2, [pc, #36]	; (4a14 <system_gclk_chan_lock+0x38>)
    49ee:	1dfb      	adds	r3, r7, #7
    49f0:	781b      	ldrb	r3, [r3, #0]
    49f2:	7013      	strb	r3, [r2, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    49f4:	4a08      	ldr	r2, [pc, #32]	; (4a18 <system_gclk_chan_lock+0x3c>)
    49f6:	4b08      	ldr	r3, [pc, #32]	; (4a18 <system_gclk_chan_lock+0x3c>)
    49f8:	885b      	ldrh	r3, [r3, #2]
    49fa:	b29b      	uxth	r3, r3
    49fc:	4907      	ldr	r1, [pc, #28]	; (4a1c <system_gclk_chan_lock+0x40>)
    49fe:	430b      	orrs	r3, r1
    4a00:	b29b      	uxth	r3, r3
    4a02:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    4a04:	4b06      	ldr	r3, [pc, #24]	; (4a20 <system_gclk_chan_lock+0x44>)
    4a06:	4798      	blx	r3
}
    4a08:	46c0      	nop			; (mov r8, r8)
    4a0a:	46bd      	mov	sp, r7
    4a0c:	b002      	add	sp, #8
    4a0e:	bd80      	pop	{r7, pc}
    4a10:	000045e9 	.word	0x000045e9
    4a14:	40000c02 	.word	0x40000c02
    4a18:	40000c00 	.word	0x40000c00
    4a1c:	ffffc000 	.word	0xffffc000
    4a20:	000045fd 	.word	0x000045fd

00004a24 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4a24:	b580      	push	{r7, lr}
    4a26:	b084      	sub	sp, #16
    4a28:	af00      	add	r7, sp, #0
    4a2a:	0002      	movs	r2, r0
    4a2c:	1dfb      	adds	r3, r7, #7
    4a2e:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    4a30:	4b0d      	ldr	r3, [pc, #52]	; (4a68 <system_gclk_chan_get_hz+0x44>)
    4a32:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a34:	4a0d      	ldr	r2, [pc, #52]	; (4a6c <system_gclk_chan_get_hz+0x48>)
    4a36:	1dfb      	adds	r3, r7, #7
    4a38:	781b      	ldrb	r3, [r3, #0]
    4a3a:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4a3c:	4b0c      	ldr	r3, [pc, #48]	; (4a70 <system_gclk_chan_get_hz+0x4c>)
    4a3e:	885b      	ldrh	r3, [r3, #2]
    4a40:	051b      	lsls	r3, r3, #20
    4a42:	0f1b      	lsrs	r3, r3, #28
    4a44:	b2da      	uxtb	r2, r3
    4a46:	230f      	movs	r3, #15
    4a48:	18fb      	adds	r3, r7, r3
    4a4a:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    4a4c:	4b09      	ldr	r3, [pc, #36]	; (4a74 <system_gclk_chan_get_hz+0x50>)
    4a4e:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4a50:	230f      	movs	r3, #15
    4a52:	18fb      	adds	r3, r7, r3
    4a54:	781b      	ldrb	r3, [r3, #0]
    4a56:	0018      	movs	r0, r3
    4a58:	4b07      	ldr	r3, [pc, #28]	; (4a78 <system_gclk_chan_get_hz+0x54>)
    4a5a:	4798      	blx	r3
    4a5c:	0003      	movs	r3, r0
}
    4a5e:	0018      	movs	r0, r3
    4a60:	46bd      	mov	sp, r7
    4a62:	b004      	add	sp, #16
    4a64:	bd80      	pop	{r7, pc}
    4a66:	46c0      	nop			; (mov r8, r8)
    4a68:	000045e9 	.word	0x000045e9
    4a6c:	40000c02 	.word	0x40000c02
    4a70:	40000c00 	.word	0x40000c00
    4a74:	000045fd 	.word	0x000045fd
    4a78:	000047e1 	.word	0x000047e1

00004a7c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4a7c:	b580      	push	{r7, lr}
    4a7e:	b084      	sub	sp, #16
    4a80:	af00      	add	r7, sp, #0
    4a82:	0002      	movs	r2, r0
    4a84:	1dfb      	adds	r3, r7, #7
    4a86:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    4a88:	230f      	movs	r3, #15
    4a8a:	18fb      	adds	r3, r7, r3
    4a8c:	1dfa      	adds	r2, r7, #7
    4a8e:	7812      	ldrb	r2, [r2, #0]
    4a90:	09d2      	lsrs	r2, r2, #7
    4a92:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    4a94:	230e      	movs	r3, #14
    4a96:	18fb      	adds	r3, r7, r3
    4a98:	1dfa      	adds	r2, r7, #7
    4a9a:	7812      	ldrb	r2, [r2, #0]
    4a9c:	0952      	lsrs	r2, r2, #5
    4a9e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    4aa0:	4b0d      	ldr	r3, [pc, #52]	; (4ad8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    4aa2:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    4aa4:	230f      	movs	r3, #15
    4aa6:	18fb      	adds	r3, r7, r3
    4aa8:	781b      	ldrb	r3, [r3, #0]
    4aaa:	2b00      	cmp	r3, #0
    4aac:	d10f      	bne.n	4ace <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    4aae:	230f      	movs	r3, #15
    4ab0:	18fb      	adds	r3, r7, r3
    4ab2:	781b      	ldrb	r3, [r3, #0]
    4ab4:	009b      	lsls	r3, r3, #2
    4ab6:	2210      	movs	r2, #16
    4ab8:	4694      	mov	ip, r2
    4aba:	44bc      	add	ip, r7
    4abc:	4463      	add	r3, ip
    4abe:	3b08      	subs	r3, #8
    4ac0:	681a      	ldr	r2, [r3, #0]
    4ac2:	230e      	movs	r3, #14
    4ac4:	18fb      	adds	r3, r7, r3
    4ac6:	781b      	ldrb	r3, [r3, #0]
    4ac8:	01db      	lsls	r3, r3, #7
    4aca:	18d3      	adds	r3, r2, r3
    4acc:	e000      	b.n	4ad0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    4ace:	2300      	movs	r3, #0
	}
}
    4ad0:	0018      	movs	r0, r3
    4ad2:	46bd      	mov	sp, r7
    4ad4:	b004      	add	sp, #16
    4ad6:	bd80      	pop	{r7, pc}
    4ad8:	41004400 	.word	0x41004400

00004adc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4adc:	b580      	push	{r7, lr}
    4ade:	b088      	sub	sp, #32
    4ae0:	af00      	add	r7, sp, #0
    4ae2:	60f8      	str	r0, [r7, #12]
    4ae4:	60b9      	str	r1, [r7, #8]
    4ae6:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    4ae8:	2300      	movs	r3, #0
    4aea:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4aec:	687b      	ldr	r3, [r7, #4]
    4aee:	78db      	ldrb	r3, [r3, #3]
    4af0:	2201      	movs	r2, #1
    4af2:	4053      	eors	r3, r2
    4af4:	b2db      	uxtb	r3, r3
    4af6:	2b00      	cmp	r3, #0
    4af8:	d035      	beq.n	4b66 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4afa:	687b      	ldr	r3, [r7, #4]
    4afc:	781b      	ldrb	r3, [r3, #0]
    4afe:	2b80      	cmp	r3, #128	; 0x80
    4b00:	d00b      	beq.n	4b1a <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    4b02:	69fb      	ldr	r3, [r7, #28]
    4b04:	2280      	movs	r2, #128	; 0x80
    4b06:	0252      	lsls	r2, r2, #9
    4b08:	4313      	orrs	r3, r2
    4b0a:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4b0c:	687b      	ldr	r3, [r7, #4]
    4b0e:	781b      	ldrb	r3, [r3, #0]
    4b10:	061b      	lsls	r3, r3, #24
    4b12:	001a      	movs	r2, r3
    4b14:	69fb      	ldr	r3, [r7, #28]
    4b16:	4313      	orrs	r3, r2
    4b18:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4b1a:	687b      	ldr	r3, [r7, #4]
    4b1c:	785b      	ldrb	r3, [r3, #1]
    4b1e:	2b00      	cmp	r3, #0
    4b20:	d003      	beq.n	4b2a <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    4b22:	687b      	ldr	r3, [r7, #4]
    4b24:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4b26:	2b02      	cmp	r3, #2
    4b28:	d110      	bne.n	4b4c <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    4b2a:	69fb      	ldr	r3, [r7, #28]
    4b2c:	2280      	movs	r2, #128	; 0x80
    4b2e:	0292      	lsls	r2, r2, #10
    4b30:	4313      	orrs	r3, r2
    4b32:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4b34:	687b      	ldr	r3, [r7, #4]
    4b36:	789b      	ldrb	r3, [r3, #2]
    4b38:	2b00      	cmp	r3, #0
    4b3a:	d004      	beq.n	4b46 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4b3c:	69fb      	ldr	r3, [r7, #28]
    4b3e:	2280      	movs	r2, #128	; 0x80
    4b40:	02d2      	lsls	r2, r2, #11
    4b42:	4313      	orrs	r3, r2
    4b44:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4b46:	68fb      	ldr	r3, [r7, #12]
    4b48:	68ba      	ldr	r2, [r7, #8]
    4b4a:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b4c:	687b      	ldr	r3, [r7, #4]
    4b4e:	785b      	ldrb	r3, [r3, #1]
    4b50:	2b01      	cmp	r3, #1
    4b52:	d003      	beq.n	4b5c <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    4b54:	687b      	ldr	r3, [r7, #4]
    4b56:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b58:	2b02      	cmp	r3, #2
    4b5a:	d107      	bne.n	4b6c <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4b5c:	69fb      	ldr	r3, [r7, #28]
    4b5e:	4a22      	ldr	r2, [pc, #136]	; (4be8 <_system_pinmux_config+0x10c>)
    4b60:	4013      	ands	r3, r2
    4b62:	61fb      	str	r3, [r7, #28]
    4b64:	e002      	b.n	4b6c <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    4b66:	68fb      	ldr	r3, [r7, #12]
    4b68:	68ba      	ldr	r2, [r7, #8]
    4b6a:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4b6c:	68bb      	ldr	r3, [r7, #8]
    4b6e:	041b      	lsls	r3, r3, #16
    4b70:	0c1b      	lsrs	r3, r3, #16
    4b72:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4b74:	68bb      	ldr	r3, [r7, #8]
    4b76:	0c1b      	lsrs	r3, r3, #16
    4b78:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b7a:	69ba      	ldr	r2, [r7, #24]
    4b7c:	69fb      	ldr	r3, [r7, #28]
    4b7e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4b80:	22a0      	movs	r2, #160	; 0xa0
    4b82:	05d2      	lsls	r2, r2, #23
    4b84:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b86:	68fb      	ldr	r3, [r7, #12]
    4b88:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b8a:	697a      	ldr	r2, [r7, #20]
    4b8c:	69fb      	ldr	r3, [r7, #28]
    4b8e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4b90:	22d0      	movs	r2, #208	; 0xd0
    4b92:	0612      	lsls	r2, r2, #24
    4b94:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b96:	68fb      	ldr	r3, [r7, #12]
    4b98:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4b9a:	687b      	ldr	r3, [r7, #4]
    4b9c:	78db      	ldrb	r3, [r3, #3]
    4b9e:	2201      	movs	r2, #1
    4ba0:	4053      	eors	r3, r2
    4ba2:	b2db      	uxtb	r3, r3
    4ba4:	2b00      	cmp	r3, #0
    4ba6:	d01a      	beq.n	4bde <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4ba8:	69fa      	ldr	r2, [r7, #28]
    4baa:	2380      	movs	r3, #128	; 0x80
    4bac:	02db      	lsls	r3, r3, #11
    4bae:	4013      	ands	r3, r2
    4bb0:	d00a      	beq.n	4bc8 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4bb2:	687b      	ldr	r3, [r7, #4]
    4bb4:	789b      	ldrb	r3, [r3, #2]
    4bb6:	2b01      	cmp	r3, #1
    4bb8:	d103      	bne.n	4bc2 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    4bba:	68fb      	ldr	r3, [r7, #12]
    4bbc:	68ba      	ldr	r2, [r7, #8]
    4bbe:	619a      	str	r2, [r3, #24]
    4bc0:	e002      	b.n	4bc8 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    4bc2:	68fb      	ldr	r3, [r7, #12]
    4bc4:	68ba      	ldr	r2, [r7, #8]
    4bc6:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4bc8:	687b      	ldr	r3, [r7, #4]
    4bca:	785b      	ldrb	r3, [r3, #1]
    4bcc:	2b01      	cmp	r3, #1
    4bce:	d003      	beq.n	4bd8 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    4bd0:	687b      	ldr	r3, [r7, #4]
    4bd2:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4bd4:	2b02      	cmp	r3, #2
    4bd6:	d102      	bne.n	4bde <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    4bd8:	68fb      	ldr	r3, [r7, #12]
    4bda:	68ba      	ldr	r2, [r7, #8]
    4bdc:	609a      	str	r2, [r3, #8]
		}
	}
}
    4bde:	46c0      	nop			; (mov r8, r8)
    4be0:	46bd      	mov	sp, r7
    4be2:	b008      	add	sp, #32
    4be4:	bd80      	pop	{r7, pc}
    4be6:	46c0      	nop			; (mov r8, r8)
    4be8:	fffbffff 	.word	0xfffbffff

00004bec <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4bec:	b580      	push	{r7, lr}
    4bee:	b084      	sub	sp, #16
    4bf0:	af00      	add	r7, sp, #0
    4bf2:	0002      	movs	r2, r0
    4bf4:	6039      	str	r1, [r7, #0]
    4bf6:	1dfb      	adds	r3, r7, #7
    4bf8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    4bfa:	1dfb      	adds	r3, r7, #7
    4bfc:	781b      	ldrb	r3, [r3, #0]
    4bfe:	0018      	movs	r0, r3
    4c00:	4b0a      	ldr	r3, [pc, #40]	; (4c2c <system_pinmux_pin_set_config+0x40>)
    4c02:	4798      	blx	r3
    4c04:	0003      	movs	r3, r0
    4c06:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4c08:	1dfb      	adds	r3, r7, #7
    4c0a:	781b      	ldrb	r3, [r3, #0]
    4c0c:	221f      	movs	r2, #31
    4c0e:	4013      	ands	r3, r2
    4c10:	2201      	movs	r2, #1
    4c12:	409a      	lsls	r2, r3
    4c14:	0013      	movs	r3, r2
    4c16:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    4c18:	683a      	ldr	r2, [r7, #0]
    4c1a:	68b9      	ldr	r1, [r7, #8]
    4c1c:	68fb      	ldr	r3, [r7, #12]
    4c1e:	0018      	movs	r0, r3
    4c20:	4b03      	ldr	r3, [pc, #12]	; (4c30 <system_pinmux_pin_set_config+0x44>)
    4c22:	4798      	blx	r3
}
    4c24:	46c0      	nop			; (mov r8, r8)
    4c26:	46bd      	mov	sp, r7
    4c28:	b004      	add	sp, #16
    4c2a:	bd80      	pop	{r7, pc}
    4c2c:	00004a7d 	.word	0x00004a7d
    4c30:	00004add 	.word	0x00004add

00004c34 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    4c34:	b580      	push	{r7, lr}
    4c36:	af00      	add	r7, sp, #0
	return;
    4c38:	46c0      	nop			; (mov r8, r8)
}
    4c3a:	46bd      	mov	sp, r7
    4c3c:	bd80      	pop	{r7, pc}
    4c3e:	46c0      	nop			; (mov r8, r8)

00004c40 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4c40:	b580      	push	{r7, lr}
    4c42:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4c44:	4b06      	ldr	r3, [pc, #24]	; (4c60 <system_init+0x20>)
    4c46:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4c48:	4b06      	ldr	r3, [pc, #24]	; (4c64 <system_init+0x24>)
    4c4a:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4c4c:	4b06      	ldr	r3, [pc, #24]	; (4c68 <system_init+0x28>)
    4c4e:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4c50:	4b06      	ldr	r3, [pc, #24]	; (4c6c <system_init+0x2c>)
    4c52:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4c54:	4b06      	ldr	r3, [pc, #24]	; (4c70 <system_init+0x30>)
    4c56:	4798      	blx	r3
}
    4c58:	46c0      	nop			; (mov r8, r8)
    4c5a:	46bd      	mov	sp, r7
    4c5c:	bd80      	pop	{r7, pc}
    4c5e:	46c0      	nop			; (mov r8, r8)
    4c60:	000043c9 	.word	0x000043c9
    4c64:	00003fb5 	.word	0x00003fb5
    4c68:	00004c35 	.word	0x00004c35
    4c6c:	000003ad 	.word	0x000003ad
    4c70:	00004c35 	.word	0x00004c35

00004c74 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    4c74:	b580      	push	{r7, lr}
    4c76:	b082      	sub	sp, #8
    4c78:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    4c7a:	4b2f      	ldr	r3, [pc, #188]	; (4d38 <Reset_Handler+0xc4>)
    4c7c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    4c7e:	4b2f      	ldr	r3, [pc, #188]	; (4d3c <Reset_Handler+0xc8>)
    4c80:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    4c82:	687a      	ldr	r2, [r7, #4]
    4c84:	683b      	ldr	r3, [r7, #0]
    4c86:	429a      	cmp	r2, r3
    4c88:	d00c      	beq.n	4ca4 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    4c8a:	e007      	b.n	4c9c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    4c8c:	683b      	ldr	r3, [r7, #0]
    4c8e:	1d1a      	adds	r2, r3, #4
    4c90:	603a      	str	r2, [r7, #0]
    4c92:	687a      	ldr	r2, [r7, #4]
    4c94:	1d11      	adds	r1, r2, #4
    4c96:	6079      	str	r1, [r7, #4]
    4c98:	6812      	ldr	r2, [r2, #0]
    4c9a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4c9c:	683a      	ldr	r2, [r7, #0]
    4c9e:	4b28      	ldr	r3, [pc, #160]	; (4d40 <Reset_Handler+0xcc>)
    4ca0:	429a      	cmp	r2, r3
    4ca2:	d3f3      	bcc.n	4c8c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4ca4:	4b27      	ldr	r3, [pc, #156]	; (4d44 <Reset_Handler+0xd0>)
    4ca6:	603b      	str	r3, [r7, #0]
    4ca8:	e004      	b.n	4cb4 <Reset_Handler+0x40>
                *pDest++ = 0;
    4caa:	683b      	ldr	r3, [r7, #0]
    4cac:	1d1a      	adds	r2, r3, #4
    4cae:	603a      	str	r2, [r7, #0]
    4cb0:	2200      	movs	r2, #0
    4cb2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4cb4:	683a      	ldr	r2, [r7, #0]
    4cb6:	4b24      	ldr	r3, [pc, #144]	; (4d48 <Reset_Handler+0xd4>)
    4cb8:	429a      	cmp	r2, r3
    4cba:	d3f6      	bcc.n	4caa <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    4cbc:	4b23      	ldr	r3, [pc, #140]	; (4d4c <Reset_Handler+0xd8>)
    4cbe:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4cc0:	4b23      	ldr	r3, [pc, #140]	; (4d50 <Reset_Handler+0xdc>)
    4cc2:	687a      	ldr	r2, [r7, #4]
    4cc4:	21ff      	movs	r1, #255	; 0xff
    4cc6:	438a      	bics	r2, r1
    4cc8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4cca:	4a22      	ldr	r2, [pc, #136]	; (4d54 <Reset_Handler+0xe0>)
    4ccc:	2390      	movs	r3, #144	; 0x90
    4cce:	005b      	lsls	r3, r3, #1
    4cd0:	2102      	movs	r1, #2
    4cd2:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4cd4:	4a20      	ldr	r2, [pc, #128]	; (4d58 <Reset_Handler+0xe4>)
    4cd6:	78d3      	ldrb	r3, [r2, #3]
    4cd8:	2103      	movs	r1, #3
    4cda:	438b      	bics	r3, r1
    4cdc:	1c19      	adds	r1, r3, #0
    4cde:	2302      	movs	r3, #2
    4ce0:	430b      	orrs	r3, r1
    4ce2:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4ce4:	4a1c      	ldr	r2, [pc, #112]	; (4d58 <Reset_Handler+0xe4>)
    4ce6:	78d3      	ldrb	r3, [r2, #3]
    4ce8:	210c      	movs	r1, #12
    4cea:	438b      	bics	r3, r1
    4cec:	1c19      	adds	r1, r3, #0
    4cee:	2308      	movs	r3, #8
    4cf0:	430b      	orrs	r3, r1
    4cf2:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4cf4:	4a19      	ldr	r2, [pc, #100]	; (4d5c <Reset_Handler+0xe8>)
    4cf6:	7b93      	ldrb	r3, [r2, #14]
    4cf8:	2130      	movs	r1, #48	; 0x30
    4cfa:	438b      	bics	r3, r1
    4cfc:	1c19      	adds	r1, r3, #0
    4cfe:	2320      	movs	r3, #32
    4d00:	430b      	orrs	r3, r1
    4d02:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4d04:	4a15      	ldr	r2, [pc, #84]	; (4d5c <Reset_Handler+0xe8>)
    4d06:	7b93      	ldrb	r3, [r2, #14]
    4d08:	210c      	movs	r1, #12
    4d0a:	438b      	bics	r3, r1
    4d0c:	1c19      	adds	r1, r3, #0
    4d0e:	2308      	movs	r3, #8
    4d10:	430b      	orrs	r3, r1
    4d12:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4d14:	4a11      	ldr	r2, [pc, #68]	; (4d5c <Reset_Handler+0xe8>)
    4d16:	7b93      	ldrb	r3, [r2, #14]
    4d18:	2103      	movs	r1, #3
    4d1a:	438b      	bics	r3, r1
    4d1c:	1c19      	adds	r1, r3, #0
    4d1e:	2302      	movs	r3, #2
    4d20:	430b      	orrs	r3, r1
    4d22:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    4d24:	4a0e      	ldr	r2, [pc, #56]	; (4d60 <Reset_Handler+0xec>)
    4d26:	6853      	ldr	r3, [r2, #4]
    4d28:	2180      	movs	r1, #128	; 0x80
    4d2a:	430b      	orrs	r3, r1
    4d2c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    4d2e:	4b0d      	ldr	r3, [pc, #52]	; (4d64 <Reset_Handler+0xf0>)
    4d30:	4798      	blx	r3

        /* Branch to main function */
        main();
    4d32:	4b0d      	ldr	r3, [pc, #52]	; (4d68 <Reset_Handler+0xf4>)
    4d34:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    4d36:	e7fe      	b.n	4d36 <Reset_Handler+0xc2>
    4d38:	0000710c 	.word	0x0000710c
    4d3c:	20000000 	.word	0x20000000
    4d40:	200001cc 	.word	0x200001cc
    4d44:	200001cc 	.word	0x200001cc
    4d48:	20000fdc 	.word	0x20000fdc
    4d4c:	00000000 	.word	0x00000000
    4d50:	e000ed00 	.word	0xe000ed00
    4d54:	41007000 	.word	0x41007000
    4d58:	41005000 	.word	0x41005000
    4d5c:	41004800 	.word	0x41004800
    4d60:	41004000 	.word	0x41004000
    4d64:	000057b1 	.word	0x000057b1
    4d68:	00004dfd 	.word	0x00004dfd

00004d6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4d6c:	b580      	push	{r7, lr}
    4d6e:	b082      	sub	sp, #8
    4d70:	af00      	add	r7, sp, #0
	int32_t phantomISR = 9999;
    4d72:	4b04      	ldr	r3, [pc, #16]	; (4d84 <Dummy_Handler+0x18>)
    4d74:	607b      	str	r3, [r7, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4d76:	f3ef 8305 	mrs	r3, IPSR
    4d7a:	603b      	str	r3, [r7, #0]
  return(result);
    4d7c:	683b      	ldr	r3, [r7, #0]
        while (1) {
			phantomISR = __get_IPSR();
    4d7e:	607b      	str	r3, [r7, #4]
        }
    4d80:	e7f9      	b.n	4d76 <Dummy_Handler+0xa>
    4d82:	46c0      	nop			; (mov r8, r8)
    4d84:	0000270f 	.word	0x0000270f

00004d88 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    4d88:	b580      	push	{r7, lr}
    4d8a:	b084      	sub	sp, #16
    4d8c:	af00      	add	r7, sp, #0
    4d8e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4d90:	4b0a      	ldr	r3, [pc, #40]	; (4dbc <_sbrk+0x34>)
    4d92:	681b      	ldr	r3, [r3, #0]
    4d94:	2b00      	cmp	r3, #0
    4d96:	d102      	bne.n	4d9e <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    4d98:	4b08      	ldr	r3, [pc, #32]	; (4dbc <_sbrk+0x34>)
    4d9a:	4a09      	ldr	r2, [pc, #36]	; (4dc0 <_sbrk+0x38>)
    4d9c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    4d9e:	4b07      	ldr	r3, [pc, #28]	; (4dbc <_sbrk+0x34>)
    4da0:	681b      	ldr	r3, [r3, #0]
    4da2:	60fb      	str	r3, [r7, #12]

	heap += incr;
    4da4:	4b05      	ldr	r3, [pc, #20]	; (4dbc <_sbrk+0x34>)
    4da6:	681a      	ldr	r2, [r3, #0]
    4da8:	687b      	ldr	r3, [r7, #4]
    4daa:	18d2      	adds	r2, r2, r3
    4dac:	4b03      	ldr	r3, [pc, #12]	; (4dbc <_sbrk+0x34>)
    4dae:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    4db0:	68fb      	ldr	r3, [r7, #12]
}
    4db2:	0018      	movs	r0, r3
    4db4:	46bd      	mov	sp, r7
    4db6:	b004      	add	sp, #16
    4db8:	bd80      	pop	{r7, pc}
    4dba:	46c0      	nop			; (mov r8, r8)
    4dbc:	20000214 	.word	0x20000214
    4dc0:	20002fe0 	.word	0x20002fe0

00004dc4 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    4dc4:	b580      	push	{r7, lr}
    4dc6:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    4dc8:	4b04      	ldr	r3, [pc, #16]	; (4ddc <system_interrupt_enable_global+0x18>)
    4dca:	2201      	movs	r2, #1
    4dcc:	701a      	strb	r2, [r3, #0]
    4dce:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4dd2:	b662      	cpsie	i
}
    4dd4:	46c0      	nop			; (mov r8, r8)
    4dd6:	46bd      	mov	sp, r7
    4dd8:	bd80      	pop	{r7, pc}
    4dda:	46c0      	nop			; (mov r8, r8)
    4ddc:	20000161 	.word	0x20000161

00004de0 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
    4de0:	b580      	push	{r7, lr}
    4de2:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4de4:	b672      	cpsid	i
    4de6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4dea:	4b03      	ldr	r3, [pc, #12]	; (4df8 <system_interrupt_disable_global+0x18>)
    4dec:	2200      	movs	r2, #0
    4dee:	701a      	strb	r2, [r3, #0]
}
    4df0:	46c0      	nop			; (mov r8, r8)
    4df2:	46bd      	mov	sp, r7
    4df4:	bd80      	pop	{r7, pc}
    4df6:	46c0      	nop			; (mov r8, r8)
    4df8:	20000161 	.word	0x20000161

00004dfc <main>:
char buffer[32];



int main (void)
{
    4dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dfe:	b08f      	sub	sp, #60	; 0x3c
    4e00:	af00      	add	r7, sp, #0
	
	system_init();
    4e02:	4bed      	ldr	r3, [pc, #948]	; (51b8 <main+0x3bc>)
    4e04:	4798      	blx	r3
	delay_init();
    4e06:	4bed      	ldr	r3, [pc, #948]	; (51bc <main+0x3c0>)
    4e08:	4798      	blx	r3
	//ble_uart_init();
	//uart_init();
	sb_uart_init();
    4e0a:	4bed      	ldr	r3, [pc, #948]	; (51c0 <main+0x3c4>)
    4e0c:	4798      	blx	r3
	
	
	sounds_init_pins();
    4e0e:	4bed      	ldr	r3, [pc, #948]	; (51c4 <main+0x3c8>)
    4e10:	4798      	blx	r3
	sounds_reset();
    4e12:	4bed      	ldr	r3, [pc, #948]	; (51c8 <main+0x3cc>)
    4e14:	4798      	blx	r3
	delay_ms(500);
    4e16:	2000      	movs	r0, #0
    4e18:	4bec      	ldr	r3, [pc, #944]	; (51cc <main+0x3d0>)
    4e1a:	4798      	blx	r3
    4e1c:	0003      	movs	r3, r0
    4e1e:	001d      	movs	r5, r3
    4e20:	2300      	movs	r3, #0
    4e22:	001e      	movs	r6, r3
    4e24:	4cea      	ldr	r4, [pc, #936]	; (51d0 <main+0x3d4>)
    4e26:	22fa      	movs	r2, #250	; 0xfa
    4e28:	0052      	lsls	r2, r2, #1
    4e2a:	2300      	movs	r3, #0
    4e2c:	0028      	movs	r0, r5
    4e2e:	0031      	movs	r1, r6
    4e30:	47a0      	blx	r4
    4e32:	0003      	movs	r3, r0
    4e34:	000c      	movs	r4, r1
    4e36:	0019      	movs	r1, r3
    4e38:	0022      	movs	r2, r4
    4e3a:	4be6      	ldr	r3, [pc, #920]	; (51d4 <main+0x3d8>)
    4e3c:	2400      	movs	r4, #0
    4e3e:	18c9      	adds	r1, r1, r3
    4e40:	4162      	adcs	r2, r4
    4e42:	0008      	movs	r0, r1
    4e44:	0011      	movs	r1, r2
    4e46:	4ce4      	ldr	r4, [pc, #912]	; (51d8 <main+0x3dc>)
    4e48:	4ae4      	ldr	r2, [pc, #912]	; (51dc <main+0x3e0>)
    4e4a:	2300      	movs	r3, #0
    4e4c:	47a0      	blx	r4
    4e4e:	0003      	movs	r3, r0
    4e50:	000c      	movs	r4, r1
    4e52:	0018      	movs	r0, r3
    4e54:	4be2      	ldr	r3, [pc, #904]	; (51e0 <main+0x3e4>)
    4e56:	4798      	blx	r3
	party_thresholds[5] = 2000;
	party_thresholds[6] = 2375;
	 
	*/
	
	int sound_no = 0;
    4e58:	2300      	movs	r3, #0
    4e5a:	637b      	str	r3, [r7, #52]	; 0x34
	
	while (1)
	{
		for (uint32_t i=0;i<sizeof(rx_buffer_array)-1;i++)
    4e5c:	2300      	movs	r3, #0
    4e5e:	633b      	str	r3, [r7, #48]	; 0x30
    4e60:	e025      	b.n	4eae <main+0xb2>
		{
			if (rx_buffer_array[i] == '\n' & rx_buffer_array[i+1] == 0)//'\n')
    4e62:	4ae0      	ldr	r2, [pc, #896]	; (51e4 <main+0x3e8>)
    4e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4e66:	18d3      	adds	r3, r2, r3
    4e68:	781b      	ldrb	r3, [r3, #0]
    4e6a:	b2db      	uxtb	r3, r3
    4e6c:	3b0a      	subs	r3, #10
    4e6e:	425a      	negs	r2, r3
    4e70:	4153      	adcs	r3, r2
    4e72:	b2d9      	uxtb	r1, r3
    4e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4e76:	1c5a      	adds	r2, r3, #1
    4e78:	4bda      	ldr	r3, [pc, #872]	; (51e4 <main+0x3e8>)
    4e7a:	5c9b      	ldrb	r3, [r3, r2]
    4e7c:	b2db      	uxtb	r3, r3
    4e7e:	425a      	negs	r2, r3
    4e80:	4153      	adcs	r3, r2
    4e82:	b2db      	uxtb	r3, r3
    4e84:	400b      	ands	r3, r1
    4e86:	b2db      	uxtb	r3, r3
    4e88:	2b00      	cmp	r3, #0
    4e8a:	d006      	beq.n	4e9a <main+0x9e>
			{
				data_handler(rx_buffer_array);
    4e8c:	4bd5      	ldr	r3, [pc, #852]	; (51e4 <main+0x3e8>)
    4e8e:	0018      	movs	r0, r3
    4e90:	4bd5      	ldr	r3, [pc, #852]	; (51e8 <main+0x3ec>)
    4e92:	4798      	blx	r3
				reset_buffers();
    4e94:	4bd5      	ldr	r3, [pc, #852]	; (51ec <main+0x3f0>)
    4e96:	4798      	blx	r3
    4e98:	e006      	b.n	4ea8 <main+0xac>
			}
			else if (rx_buffer_array[i] == 0)
    4e9a:	4ad2      	ldr	r2, [pc, #840]	; (51e4 <main+0x3e8>)
    4e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4e9e:	18d3      	adds	r3, r2, r3
    4ea0:	781b      	ldrb	r3, [r3, #0]
    4ea2:	b2db      	uxtb	r3, r3
    4ea4:	2b00      	cmp	r3, #0
    4ea6:	d007      	beq.n	4eb8 <main+0xbc>
	
	int sound_no = 0;
	
	while (1)
	{
		for (uint32_t i=0;i<sizeof(rx_buffer_array)-1;i++)
    4ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4eaa:	3301      	adds	r3, #1
    4eac:	633b      	str	r3, [r7, #48]	; 0x30
    4eae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    4eb0:	4bcf      	ldr	r3, [pc, #828]	; (51f0 <main+0x3f4>)
    4eb2:	429a      	cmp	r2, r3
    4eb4:	d9d5      	bls.n	4e62 <main+0x66>
    4eb6:	e000      	b.n	4eba <main+0xbe>
				data_handler(rx_buffer_array);
				reset_buffers();
			}
			else if (rx_buffer_array[i] == 0)
			{
				break;
    4eb8:	46c0      	nop			; (mov r8, r8)
			}
		}
		if (strstr(sb_rx_buffer_array,"Adafruit") != NULL)
    4eba:	4ace      	ldr	r2, [pc, #824]	; (51f4 <main+0x3f8>)
    4ebc:	4bce      	ldr	r3, [pc, #824]	; (51f8 <main+0x3fc>)
    4ebe:	0011      	movs	r1, r2
    4ec0:	0018      	movs	r0, r3
    4ec2:	4bce      	ldr	r3, [pc, #824]	; (51fc <main+0x400>)
    4ec4:	4798      	blx	r3
    4ec6:	1e03      	subs	r3, r0, #0
    4ec8:	d005      	beq.n	4ed6 <main+0xda>
		//if (strncmp(sb_rx_buffer_array,"\r\n\rAdafruit",7) == 0)
		{
			sb_reset_buffers();
    4eca:	4bcd      	ldr	r3, [pc, #820]	; (5200 <main+0x404>)
    4ecc:	4798      	blx	r3
			uart_write("#00\n");
    4ece:	4bcd      	ldr	r3, [pc, #820]	; (5204 <main+0x408>)
    4ed0:	0018      	movs	r0, r3
    4ed2:	4bcd      	ldr	r3, [pc, #820]	; (5208 <main+0x40c>)
    4ed4:	4798      	blx	r3
		}
		if (strstr(sb_rx_buffer_array,"done") != NULL)
    4ed6:	4acd      	ldr	r2, [pc, #820]	; (520c <main+0x410>)
    4ed8:	4bc7      	ldr	r3, [pc, #796]	; (51f8 <main+0x3fc>)
    4eda:	0011      	movs	r1, r2
    4edc:	0018      	movs	r0, r3
    4ede:	4bc7      	ldr	r3, [pc, #796]	; (51fc <main+0x400>)
    4ee0:	4798      	blx	r3
    4ee2:	1e03      	subs	r3, r0, #0
    4ee4:	d012      	beq.n	4f0c <main+0x110>
		//if (strncmp(sb_rx_buffer_array,"\r\n\rAdafruit",7) == 0)
		{
			if (sound_no > 10)
    4ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    4ee8:	2b0a      	cmp	r3, #10
    4eea:	dd01      	ble.n	4ef0 <main+0xf4>
			{
				sound_no = 0;
    4eec:	2300      	movs	r3, #0
    4eee:	637b      	str	r3, [r7, #52]	; 0x34
			}
			sprintf(buffer,"#%d\n",sound_no++);
    4ef0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    4ef2:	1c53      	adds	r3, r2, #1
    4ef4:	637b      	str	r3, [r7, #52]	; 0x34
    4ef6:	49c6      	ldr	r1, [pc, #792]	; (5210 <main+0x414>)
    4ef8:	4bc6      	ldr	r3, [pc, #792]	; (5214 <main+0x418>)
    4efa:	0018      	movs	r0, r3
    4efc:	4bc6      	ldr	r3, [pc, #792]	; (5218 <main+0x41c>)
    4efe:	4798      	blx	r3
			sb_reset_buffers();
    4f00:	4bbf      	ldr	r3, [pc, #764]	; (5200 <main+0x404>)
    4f02:	4798      	blx	r3
			uart_write(buffer);
    4f04:	4bc3      	ldr	r3, [pc, #780]	; (5214 <main+0x418>)
    4f06:	0018      	movs	r0, r3
    4f08:	4bbf      	ldr	r3, [pc, #764]	; (5208 <main+0x40c>)
    4f0a:	4798      	blx	r3
		}
		if (should_update)
    4f0c:	4bc3      	ldr	r3, [pc, #780]	; (521c <main+0x420>)
    4f0e:	781b      	ldrb	r3, [r3, #0]
    4f10:	2b00      	cmp	r3, #0
    4f12:	d006      	beq.n	4f22 <main+0x126>
		{
			should_update = false;
    4f14:	4ac1      	ldr	r2, [pc, #772]	; (521c <main+0x420>)
    4f16:	2300      	movs	r3, #0
    4f18:	7013      	strb	r3, [r2, #0]
			things_to_do();
    4f1a:	4bc1      	ldr	r3, [pc, #772]	; (5220 <main+0x424>)
    4f1c:	4798      	blx	r3
			update_all_ports();
    4f1e:	4bc1      	ldr	r3, [pc, #772]	; (5224 <main+0x428>)
    4f20:	4798      	blx	r3
		}
		if (execute_order_66)
    4f22:	4bc1      	ldr	r3, [pc, #772]	; (5228 <main+0x42c>)
    4f24:	781b      	ldrb	r3, [r3, #0]
    4f26:	2b00      	cmp	r3, #0
    4f28:	d00e      	beq.n	4f48 <main+0x14c>
		{
			system_interrupt_disable_global();
    4f2a:	4bc0      	ldr	r3, [pc, #768]	; (522c <main+0x430>)
    4f2c:	4798      	blx	r3
			ble_uart_write("EXEC ORDER 66\n");
    4f2e:	4bc0      	ldr	r3, [pc, #768]	; (5230 <main+0x434>)
    4f30:	0018      	movs	r0, r3
    4f32:	4bc0      	ldr	r3, [pc, #768]	; (5234 <main+0x438>)
    4f34:	4798      	blx	r3
			execute_order_66 = false;
    4f36:	4abc      	ldr	r2, [pc, #752]	; (5228 <main+0x42c>)
    4f38:	2300      	movs	r3, #0
    4f3a:	7013      	strb	r3, [r2, #0]
			//init_all_ports();
			mcp23017_reset();
    4f3c:	4bbe      	ldr	r3, [pc, #760]	; (5238 <main+0x43c>)
    4f3e:	4798      	blx	r3
			a_okay();
    4f40:	4bbe      	ldr	r3, [pc, #760]	; (523c <main+0x440>)
    4f42:	4798      	blx	r3
			system_interrupt_enable_global();
    4f44:	4bbe      	ldr	r3, [pc, #760]	; (5240 <main+0x444>)
    4f46:	4798      	blx	r3
		}
		
		if (valve_open)
    4f48:	4bbe      	ldr	r3, [pc, #760]	; (5244 <main+0x448>)
    4f4a:	781b      	ldrb	r3, [r3, #0]
    4f4c:	b2db      	uxtb	r3, r3
    4f4e:	2b00      	cmp	r3, #0
    4f50:	d100      	bne.n	4f54 <main+0x158>
    4f52:	e08f      	b.n	5074 <main+0x278>
		{
			system_interrupt_disable_global();
    4f54:	4bb5      	ldr	r3, [pc, #724]	; (522c <main+0x430>)
    4f56:	4798      	blx	r3
			valve_open = false;
    4f58:	4aba      	ldr	r2, [pc, #744]	; (5244 <main+0x448>)
    4f5a:	2300      	movs	r3, #0
    4f5c:	7013      	strb	r3, [r2, #0]
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,true);
    4f5e:	2301      	movs	r3, #1
    4f60:	2200      	movs	r2, #0
    4f62:	2105      	movs	r1, #5
    4f64:	2000      	movs	r0, #0
    4f66:	4cb8      	ldr	r4, [pc, #736]	; (5248 <main+0x44c>)
    4f68:	47a0      	blx	r4
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    4f6a:	2300      	movs	r3, #0
    4f6c:	2201      	movs	r2, #1
    4f6e:	2105      	movs	r1, #5
    4f70:	2000      	movs	r0, #0
    4f72:	4cb5      	ldr	r4, [pc, #724]	; (5248 <main+0x44c>)
    4f74:	47a0      	blx	r4
			update_all_ports();
    4f76:	4bab      	ldr	r3, [pc, #684]	; (5224 <main+0x428>)
    4f78:	4798      	blx	r3
			delay_ms(300);
    4f7a:	2000      	movs	r0, #0
    4f7c:	4b93      	ldr	r3, [pc, #588]	; (51cc <main+0x3d0>)
    4f7e:	4798      	blx	r3
    4f80:	0003      	movs	r3, r0
    4f82:	62bb      	str	r3, [r7, #40]	; 0x28
    4f84:	2300      	movs	r3, #0
    4f86:	62fb      	str	r3, [r7, #44]	; 0x2c
    4f88:	4c91      	ldr	r4, [pc, #580]	; (51d0 <main+0x3d4>)
    4f8a:	2296      	movs	r2, #150	; 0x96
    4f8c:	0052      	lsls	r2, r2, #1
    4f8e:	2300      	movs	r3, #0
    4f90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    4f92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    4f94:	47a0      	blx	r4
    4f96:	0003      	movs	r3, r0
    4f98:	000c      	movs	r4, r1
    4f9a:	0019      	movs	r1, r3
    4f9c:	0022      	movs	r2, r4
    4f9e:	4b8d      	ldr	r3, [pc, #564]	; (51d4 <main+0x3d8>)
    4fa0:	2400      	movs	r4, #0
    4fa2:	18c9      	adds	r1, r1, r3
    4fa4:	4162      	adcs	r2, r4
    4fa6:	0008      	movs	r0, r1
    4fa8:	0011      	movs	r1, r2
    4faa:	4c8b      	ldr	r4, [pc, #556]	; (51d8 <main+0x3dc>)
    4fac:	4a8b      	ldr	r2, [pc, #556]	; (51dc <main+0x3e0>)
    4fae:	2300      	movs	r3, #0
    4fb0:	47a0      	blx	r4
    4fb2:	0003      	movs	r3, r0
    4fb4:	000c      	movs	r4, r1
    4fb6:	0018      	movs	r0, r3
    4fb8:	4b89      	ldr	r3, [pc, #548]	; (51e0 <main+0x3e4>)
    4fba:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    4fbc:	2300      	movs	r3, #0
    4fbe:	2200      	movs	r2, #0
    4fc0:	2105      	movs	r1, #5
    4fc2:	2000      	movs	r0, #0
    4fc4:	4ca0      	ldr	r4, [pc, #640]	; (5248 <main+0x44c>)
    4fc6:	47a0      	blx	r4
			update_all_ports();
    4fc8:	4b96      	ldr	r3, [pc, #600]	; (5224 <main+0x428>)
    4fca:	4798      	blx	r3
			delay_ms(4000);
    4fcc:	2000      	movs	r0, #0
    4fce:	4b7f      	ldr	r3, [pc, #508]	; (51cc <main+0x3d0>)
    4fd0:	4798      	blx	r3
    4fd2:	0003      	movs	r3, r0
    4fd4:	623b      	str	r3, [r7, #32]
    4fd6:	2300      	movs	r3, #0
    4fd8:	627b      	str	r3, [r7, #36]	; 0x24
    4fda:	4c7d      	ldr	r4, [pc, #500]	; (51d0 <main+0x3d4>)
    4fdc:	22fa      	movs	r2, #250	; 0xfa
    4fde:	0112      	lsls	r2, r2, #4
    4fe0:	2300      	movs	r3, #0
    4fe2:	6a38      	ldr	r0, [r7, #32]
    4fe4:	6a79      	ldr	r1, [r7, #36]	; 0x24
    4fe6:	47a0      	blx	r4
    4fe8:	0003      	movs	r3, r0
    4fea:	000c      	movs	r4, r1
    4fec:	0019      	movs	r1, r3
    4fee:	0022      	movs	r2, r4
    4ff0:	4b78      	ldr	r3, [pc, #480]	; (51d4 <main+0x3d8>)
    4ff2:	2400      	movs	r4, #0
    4ff4:	18c9      	adds	r1, r1, r3
    4ff6:	4162      	adcs	r2, r4
    4ff8:	0008      	movs	r0, r1
    4ffa:	0011      	movs	r1, r2
    4ffc:	4c76      	ldr	r4, [pc, #472]	; (51d8 <main+0x3dc>)
    4ffe:	4a77      	ldr	r2, [pc, #476]	; (51dc <main+0x3e0>)
    5000:	2300      	movs	r3, #0
    5002:	47a0      	blx	r4
    5004:	0003      	movs	r3, r0
    5006:	000c      	movs	r4, r1
    5008:	0018      	movs	r0, r3
    500a:	4b75      	ldr	r3, [pc, #468]	; (51e0 <main+0x3e4>)
    500c:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,true);
    500e:	2301      	movs	r3, #1
    5010:	2200      	movs	r2, #0
    5012:	2105      	movs	r1, #5
    5014:	2000      	movs	r0, #0
    5016:	4c8c      	ldr	r4, [pc, #560]	; (5248 <main+0x44c>)
    5018:	47a0      	blx	r4
			update_all_ports();
    501a:	4b82      	ldr	r3, [pc, #520]	; (5224 <main+0x428>)
    501c:	4798      	blx	r3
			delay_ms(300);
    501e:	2000      	movs	r0, #0
    5020:	4b6a      	ldr	r3, [pc, #424]	; (51cc <main+0x3d0>)
    5022:	4798      	blx	r3
    5024:	0003      	movs	r3, r0
    5026:	61bb      	str	r3, [r7, #24]
    5028:	2300      	movs	r3, #0
    502a:	61fb      	str	r3, [r7, #28]
    502c:	4c68      	ldr	r4, [pc, #416]	; (51d0 <main+0x3d4>)
    502e:	2296      	movs	r2, #150	; 0x96
    5030:	0052      	lsls	r2, r2, #1
    5032:	2300      	movs	r3, #0
    5034:	69b8      	ldr	r0, [r7, #24]
    5036:	69f9      	ldr	r1, [r7, #28]
    5038:	47a0      	blx	r4
    503a:	0003      	movs	r3, r0
    503c:	000c      	movs	r4, r1
    503e:	0019      	movs	r1, r3
    5040:	0022      	movs	r2, r4
    5042:	4b64      	ldr	r3, [pc, #400]	; (51d4 <main+0x3d8>)
    5044:	2400      	movs	r4, #0
    5046:	18c9      	adds	r1, r1, r3
    5048:	4162      	adcs	r2, r4
    504a:	0008      	movs	r0, r1
    504c:	0011      	movs	r1, r2
    504e:	4c62      	ldr	r4, [pc, #392]	; (51d8 <main+0x3dc>)
    5050:	4a62      	ldr	r2, [pc, #392]	; (51dc <main+0x3e0>)
    5052:	2300      	movs	r3, #0
    5054:	47a0      	blx	r4
    5056:	0003      	movs	r3, r0
    5058:	000c      	movs	r4, r1
    505a:	0018      	movs	r0, r3
    505c:	4b60      	ldr	r3, [pc, #384]	; (51e0 <main+0x3e4>)
    505e:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    5060:	2300      	movs	r3, #0
    5062:	2200      	movs	r2, #0
    5064:	2105      	movs	r1, #5
    5066:	2000      	movs	r0, #0
    5068:	4c77      	ldr	r4, [pc, #476]	; (5248 <main+0x44c>)
    506a:	47a0      	blx	r4
			update_all_ports();
    506c:	4b6d      	ldr	r3, [pc, #436]	; (5224 <main+0x428>)
    506e:	4798      	blx	r3
			system_interrupt_enable_global();
    5070:	4b73      	ldr	r3, [pc, #460]	; (5240 <main+0x444>)
    5072:	4798      	blx	r3
		}
		if (valve_close)
    5074:	4b75      	ldr	r3, [pc, #468]	; (524c <main+0x450>)
    5076:	781b      	ldrb	r3, [r3, #0]
    5078:	b2db      	uxtb	r3, r3
    507a:	2b00      	cmp	r3, #0
    507c:	d100      	bne.n	5080 <main+0x284>
    507e:	e08f      	b.n	51a0 <main+0x3a4>
		{
			system_interrupt_disable_global();
    5080:	4b6a      	ldr	r3, [pc, #424]	; (522c <main+0x430>)
    5082:	4798      	blx	r3
			valve_close = false;
    5084:	4a71      	ldr	r2, [pc, #452]	; (524c <main+0x450>)
    5086:	2300      	movs	r3, #0
    5088:	7013      	strb	r3, [r2, #0]
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    508a:	2300      	movs	r3, #0
    508c:	2200      	movs	r2, #0
    508e:	2105      	movs	r1, #5
    5090:	2000      	movs	r0, #0
    5092:	4c6d      	ldr	r4, [pc, #436]	; (5248 <main+0x44c>)
    5094:	47a0      	blx	r4
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,true);
    5096:	2301      	movs	r3, #1
    5098:	2201      	movs	r2, #1
    509a:	2105      	movs	r1, #5
    509c:	2000      	movs	r0, #0
    509e:	4c6a      	ldr	r4, [pc, #424]	; (5248 <main+0x44c>)
    50a0:	47a0      	blx	r4
			update_all_ports();
    50a2:	4b60      	ldr	r3, [pc, #384]	; (5224 <main+0x428>)
    50a4:	4798      	blx	r3
			delay_ms(300);
    50a6:	2000      	movs	r0, #0
    50a8:	4b48      	ldr	r3, [pc, #288]	; (51cc <main+0x3d0>)
    50aa:	4798      	blx	r3
    50ac:	0003      	movs	r3, r0
    50ae:	613b      	str	r3, [r7, #16]
    50b0:	2300      	movs	r3, #0
    50b2:	617b      	str	r3, [r7, #20]
    50b4:	4c46      	ldr	r4, [pc, #280]	; (51d0 <main+0x3d4>)
    50b6:	2296      	movs	r2, #150	; 0x96
    50b8:	0052      	lsls	r2, r2, #1
    50ba:	2300      	movs	r3, #0
    50bc:	6938      	ldr	r0, [r7, #16]
    50be:	6979      	ldr	r1, [r7, #20]
    50c0:	47a0      	blx	r4
    50c2:	0003      	movs	r3, r0
    50c4:	000c      	movs	r4, r1
    50c6:	0019      	movs	r1, r3
    50c8:	0022      	movs	r2, r4
    50ca:	4b42      	ldr	r3, [pc, #264]	; (51d4 <main+0x3d8>)
    50cc:	2400      	movs	r4, #0
    50ce:	18c9      	adds	r1, r1, r3
    50d0:	4162      	adcs	r2, r4
    50d2:	0008      	movs	r0, r1
    50d4:	0011      	movs	r1, r2
    50d6:	4c40      	ldr	r4, [pc, #256]	; (51d8 <main+0x3dc>)
    50d8:	4a40      	ldr	r2, [pc, #256]	; (51dc <main+0x3e0>)
    50da:	2300      	movs	r3, #0
    50dc:	47a0      	blx	r4
    50de:	0003      	movs	r3, r0
    50e0:	000c      	movs	r4, r1
    50e2:	0018      	movs	r0, r3
    50e4:	4b3e      	ldr	r3, [pc, #248]	; (51e0 <main+0x3e4>)
    50e6:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    50e8:	2300      	movs	r3, #0
    50ea:	2201      	movs	r2, #1
    50ec:	2105      	movs	r1, #5
    50ee:	2000      	movs	r0, #0
    50f0:	4c55      	ldr	r4, [pc, #340]	; (5248 <main+0x44c>)
    50f2:	47a0      	blx	r4
			update_all_ports();
    50f4:	4b4b      	ldr	r3, [pc, #300]	; (5224 <main+0x428>)
    50f6:	4798      	blx	r3
			delay_ms(4000);
    50f8:	2000      	movs	r0, #0
    50fa:	4b34      	ldr	r3, [pc, #208]	; (51cc <main+0x3d0>)
    50fc:	4798      	blx	r3
    50fe:	0003      	movs	r3, r0
    5100:	60bb      	str	r3, [r7, #8]
    5102:	2300      	movs	r3, #0
    5104:	60fb      	str	r3, [r7, #12]
    5106:	4c32      	ldr	r4, [pc, #200]	; (51d0 <main+0x3d4>)
    5108:	22fa      	movs	r2, #250	; 0xfa
    510a:	0112      	lsls	r2, r2, #4
    510c:	2300      	movs	r3, #0
    510e:	68b8      	ldr	r0, [r7, #8]
    5110:	68f9      	ldr	r1, [r7, #12]
    5112:	47a0      	blx	r4
    5114:	0003      	movs	r3, r0
    5116:	000c      	movs	r4, r1
    5118:	0019      	movs	r1, r3
    511a:	0022      	movs	r2, r4
    511c:	4b2d      	ldr	r3, [pc, #180]	; (51d4 <main+0x3d8>)
    511e:	2400      	movs	r4, #0
    5120:	18c9      	adds	r1, r1, r3
    5122:	4162      	adcs	r2, r4
    5124:	0008      	movs	r0, r1
    5126:	0011      	movs	r1, r2
    5128:	4c2b      	ldr	r4, [pc, #172]	; (51d8 <main+0x3dc>)
    512a:	4a2c      	ldr	r2, [pc, #176]	; (51dc <main+0x3e0>)
    512c:	2300      	movs	r3, #0
    512e:	47a0      	blx	r4
    5130:	0003      	movs	r3, r0
    5132:	000c      	movs	r4, r1
    5134:	0018      	movs	r0, r3
    5136:	4b2a      	ldr	r3, [pc, #168]	; (51e0 <main+0x3e4>)
    5138:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,true);
    513a:	2301      	movs	r3, #1
    513c:	2201      	movs	r2, #1
    513e:	2105      	movs	r1, #5
    5140:	2000      	movs	r0, #0
    5142:	4c41      	ldr	r4, [pc, #260]	; (5248 <main+0x44c>)
    5144:	47a0      	blx	r4
			update_all_ports();
    5146:	4b37      	ldr	r3, [pc, #220]	; (5224 <main+0x428>)
    5148:	4798      	blx	r3
			delay_ms(300);
    514a:	2000      	movs	r0, #0
    514c:	4b1f      	ldr	r3, [pc, #124]	; (51cc <main+0x3d0>)
    514e:	4798      	blx	r3
    5150:	0003      	movs	r3, r0
    5152:	603b      	str	r3, [r7, #0]
    5154:	2300      	movs	r3, #0
    5156:	607b      	str	r3, [r7, #4]
    5158:	4c1d      	ldr	r4, [pc, #116]	; (51d0 <main+0x3d4>)
    515a:	2296      	movs	r2, #150	; 0x96
    515c:	0052      	lsls	r2, r2, #1
    515e:	2300      	movs	r3, #0
    5160:	6838      	ldr	r0, [r7, #0]
    5162:	6879      	ldr	r1, [r7, #4]
    5164:	47a0      	blx	r4
    5166:	0003      	movs	r3, r0
    5168:	000c      	movs	r4, r1
    516a:	0019      	movs	r1, r3
    516c:	0022      	movs	r2, r4
    516e:	4b19      	ldr	r3, [pc, #100]	; (51d4 <main+0x3d8>)
    5170:	2400      	movs	r4, #0
    5172:	18c9      	adds	r1, r1, r3
    5174:	4162      	adcs	r2, r4
    5176:	0008      	movs	r0, r1
    5178:	0011      	movs	r1, r2
    517a:	4c17      	ldr	r4, [pc, #92]	; (51d8 <main+0x3dc>)
    517c:	4a17      	ldr	r2, [pc, #92]	; (51dc <main+0x3e0>)
    517e:	2300      	movs	r3, #0
    5180:	47a0      	blx	r4
    5182:	0003      	movs	r3, r0
    5184:	000c      	movs	r4, r1
    5186:	0018      	movs	r0, r3
    5188:	4b15      	ldr	r3, [pc, #84]	; (51e0 <main+0x3e4>)
    518a:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    518c:	2300      	movs	r3, #0
    518e:	2201      	movs	r2, #1
    5190:	2105      	movs	r1, #5
    5192:	2000      	movs	r0, #0
    5194:	4c2c      	ldr	r4, [pc, #176]	; (5248 <main+0x44c>)
    5196:	47a0      	blx	r4
			update_all_ports();
    5198:	4b22      	ldr	r3, [pc, #136]	; (5224 <main+0x428>)
    519a:	4798      	blx	r3
			system_interrupt_enable_global();
    519c:	4b28      	ldr	r3, [pc, #160]	; (5240 <main+0x444>)
    519e:	4798      	blx	r3
		}
		
		if (should_check)
    51a0:	4b2b      	ldr	r3, [pc, #172]	; (5250 <main+0x454>)
    51a2:	781b      	ldrb	r3, [r3, #0]
    51a4:	2b00      	cmp	r3, #0
    51a6:	d100      	bne.n	51aa <main+0x3ae>
    51a8:	e658      	b.n	4e5c <main+0x60>
		{
			should_check = false;
    51aa:	4a29      	ldr	r2, [pc, #164]	; (5250 <main+0x454>)
    51ac:	2300      	movs	r3, #0
    51ae:	7013      	strb	r3, [r2, #0]
			mcp23017_check_all();
    51b0:	4b28      	ldr	r3, [pc, #160]	; (5254 <main+0x458>)
    51b2:	4798      	blx	r3
		}
	}
    51b4:	e652      	b.n	4e5c <main+0x60>
    51b6:	46c0      	nop			; (mov r8, r8)
    51b8:	00004c41 	.word	0x00004c41
    51bc:	00000181 	.word	0x00000181
    51c0:	00003e45 	.word	0x00003e45
    51c4:	00003a09 	.word	0x00003a09
    51c8:	00003b19 	.word	0x00003b19
    51cc:	000047e1 	.word	0x000047e1
    51d0:	00005585 	.word	0x00005585
    51d4:	00001b57 	.word	0x00001b57
    51d8:	00005545 	.word	0x00005545
    51dc:	00001b58 	.word	0x00001b58
    51e0:	20000001 	.word	0x20000001
    51e4:	20000298 	.word	0x20000298
    51e8:	00000ef1 	.word	0x00000ef1
    51ec:	00000e79 	.word	0x00000e79
    51f0:	000003fe 	.word	0x000003fe
    51f4:	00006ef4 	.word	0x00006ef4
    51f8:	20000744 	.word	0x20000744
    51fc:	000058db 	.word	0x000058db
    5200:	00003f75 	.word	0x00003f75
    5204:	00006f00 	.word	0x00006f00
    5208:	00003f2d 	.word	0x00003f2d
    520c:	00006f08 	.word	0x00006f08
    5210:	00006f10 	.word	0x00006f10
    5214:	20000f8c 	.word	0x20000f8c
    5218:	00005811 	.word	0x00005811
    521c:	20000b44 	.word	0x20000b44
    5220:	00003811 	.word	0x00003811
    5224:	000020c9 	.word	0x000020c9
    5228:	20000740 	.word	0x20000740
    522c:	00004de1 	.word	0x00004de1
    5230:	00006f18 	.word	0x00006f18
    5234:	00000dbd 	.word	0x00000dbd
    5238:	00003265 	.word	0x00003265
    523c:	00002a3d 	.word	0x00002a3d
    5240:	00004dc5 	.word	0x00004dc5
    5244:	20000283 	.word	0x20000283
    5248:	00002c75 	.word	0x00002c75
    524c:	20000280 	.word	0x20000280
    5250:	20000b54 	.word	0x20000b54
    5254:	00002d31 	.word	0x00002d31

00005258 <__aeabi_uidiv>:
    5258:	2200      	movs	r2, #0
    525a:	0843      	lsrs	r3, r0, #1
    525c:	428b      	cmp	r3, r1
    525e:	d374      	bcc.n	534a <__aeabi_uidiv+0xf2>
    5260:	0903      	lsrs	r3, r0, #4
    5262:	428b      	cmp	r3, r1
    5264:	d35f      	bcc.n	5326 <__aeabi_uidiv+0xce>
    5266:	0a03      	lsrs	r3, r0, #8
    5268:	428b      	cmp	r3, r1
    526a:	d344      	bcc.n	52f6 <__aeabi_uidiv+0x9e>
    526c:	0b03      	lsrs	r3, r0, #12
    526e:	428b      	cmp	r3, r1
    5270:	d328      	bcc.n	52c4 <__aeabi_uidiv+0x6c>
    5272:	0c03      	lsrs	r3, r0, #16
    5274:	428b      	cmp	r3, r1
    5276:	d30d      	bcc.n	5294 <__aeabi_uidiv+0x3c>
    5278:	22ff      	movs	r2, #255	; 0xff
    527a:	0209      	lsls	r1, r1, #8
    527c:	ba12      	rev	r2, r2
    527e:	0c03      	lsrs	r3, r0, #16
    5280:	428b      	cmp	r3, r1
    5282:	d302      	bcc.n	528a <__aeabi_uidiv+0x32>
    5284:	1212      	asrs	r2, r2, #8
    5286:	0209      	lsls	r1, r1, #8
    5288:	d065      	beq.n	5356 <__aeabi_uidiv+0xfe>
    528a:	0b03      	lsrs	r3, r0, #12
    528c:	428b      	cmp	r3, r1
    528e:	d319      	bcc.n	52c4 <__aeabi_uidiv+0x6c>
    5290:	e000      	b.n	5294 <__aeabi_uidiv+0x3c>
    5292:	0a09      	lsrs	r1, r1, #8
    5294:	0bc3      	lsrs	r3, r0, #15
    5296:	428b      	cmp	r3, r1
    5298:	d301      	bcc.n	529e <__aeabi_uidiv+0x46>
    529a:	03cb      	lsls	r3, r1, #15
    529c:	1ac0      	subs	r0, r0, r3
    529e:	4152      	adcs	r2, r2
    52a0:	0b83      	lsrs	r3, r0, #14
    52a2:	428b      	cmp	r3, r1
    52a4:	d301      	bcc.n	52aa <__aeabi_uidiv+0x52>
    52a6:	038b      	lsls	r3, r1, #14
    52a8:	1ac0      	subs	r0, r0, r3
    52aa:	4152      	adcs	r2, r2
    52ac:	0b43      	lsrs	r3, r0, #13
    52ae:	428b      	cmp	r3, r1
    52b0:	d301      	bcc.n	52b6 <__aeabi_uidiv+0x5e>
    52b2:	034b      	lsls	r3, r1, #13
    52b4:	1ac0      	subs	r0, r0, r3
    52b6:	4152      	adcs	r2, r2
    52b8:	0b03      	lsrs	r3, r0, #12
    52ba:	428b      	cmp	r3, r1
    52bc:	d301      	bcc.n	52c2 <__aeabi_uidiv+0x6a>
    52be:	030b      	lsls	r3, r1, #12
    52c0:	1ac0      	subs	r0, r0, r3
    52c2:	4152      	adcs	r2, r2
    52c4:	0ac3      	lsrs	r3, r0, #11
    52c6:	428b      	cmp	r3, r1
    52c8:	d301      	bcc.n	52ce <__aeabi_uidiv+0x76>
    52ca:	02cb      	lsls	r3, r1, #11
    52cc:	1ac0      	subs	r0, r0, r3
    52ce:	4152      	adcs	r2, r2
    52d0:	0a83      	lsrs	r3, r0, #10
    52d2:	428b      	cmp	r3, r1
    52d4:	d301      	bcc.n	52da <__aeabi_uidiv+0x82>
    52d6:	028b      	lsls	r3, r1, #10
    52d8:	1ac0      	subs	r0, r0, r3
    52da:	4152      	adcs	r2, r2
    52dc:	0a43      	lsrs	r3, r0, #9
    52de:	428b      	cmp	r3, r1
    52e0:	d301      	bcc.n	52e6 <__aeabi_uidiv+0x8e>
    52e2:	024b      	lsls	r3, r1, #9
    52e4:	1ac0      	subs	r0, r0, r3
    52e6:	4152      	adcs	r2, r2
    52e8:	0a03      	lsrs	r3, r0, #8
    52ea:	428b      	cmp	r3, r1
    52ec:	d301      	bcc.n	52f2 <__aeabi_uidiv+0x9a>
    52ee:	020b      	lsls	r3, r1, #8
    52f0:	1ac0      	subs	r0, r0, r3
    52f2:	4152      	adcs	r2, r2
    52f4:	d2cd      	bcs.n	5292 <__aeabi_uidiv+0x3a>
    52f6:	09c3      	lsrs	r3, r0, #7
    52f8:	428b      	cmp	r3, r1
    52fa:	d301      	bcc.n	5300 <__aeabi_uidiv+0xa8>
    52fc:	01cb      	lsls	r3, r1, #7
    52fe:	1ac0      	subs	r0, r0, r3
    5300:	4152      	adcs	r2, r2
    5302:	0983      	lsrs	r3, r0, #6
    5304:	428b      	cmp	r3, r1
    5306:	d301      	bcc.n	530c <__aeabi_uidiv+0xb4>
    5308:	018b      	lsls	r3, r1, #6
    530a:	1ac0      	subs	r0, r0, r3
    530c:	4152      	adcs	r2, r2
    530e:	0943      	lsrs	r3, r0, #5
    5310:	428b      	cmp	r3, r1
    5312:	d301      	bcc.n	5318 <__aeabi_uidiv+0xc0>
    5314:	014b      	lsls	r3, r1, #5
    5316:	1ac0      	subs	r0, r0, r3
    5318:	4152      	adcs	r2, r2
    531a:	0903      	lsrs	r3, r0, #4
    531c:	428b      	cmp	r3, r1
    531e:	d301      	bcc.n	5324 <__aeabi_uidiv+0xcc>
    5320:	010b      	lsls	r3, r1, #4
    5322:	1ac0      	subs	r0, r0, r3
    5324:	4152      	adcs	r2, r2
    5326:	08c3      	lsrs	r3, r0, #3
    5328:	428b      	cmp	r3, r1
    532a:	d301      	bcc.n	5330 <__aeabi_uidiv+0xd8>
    532c:	00cb      	lsls	r3, r1, #3
    532e:	1ac0      	subs	r0, r0, r3
    5330:	4152      	adcs	r2, r2
    5332:	0883      	lsrs	r3, r0, #2
    5334:	428b      	cmp	r3, r1
    5336:	d301      	bcc.n	533c <__aeabi_uidiv+0xe4>
    5338:	008b      	lsls	r3, r1, #2
    533a:	1ac0      	subs	r0, r0, r3
    533c:	4152      	adcs	r2, r2
    533e:	0843      	lsrs	r3, r0, #1
    5340:	428b      	cmp	r3, r1
    5342:	d301      	bcc.n	5348 <__aeabi_uidiv+0xf0>
    5344:	004b      	lsls	r3, r1, #1
    5346:	1ac0      	subs	r0, r0, r3
    5348:	4152      	adcs	r2, r2
    534a:	1a41      	subs	r1, r0, r1
    534c:	d200      	bcs.n	5350 <__aeabi_uidiv+0xf8>
    534e:	4601      	mov	r1, r0
    5350:	4152      	adcs	r2, r2
    5352:	4610      	mov	r0, r2
    5354:	4770      	bx	lr
    5356:	e7ff      	b.n	5358 <__aeabi_uidiv+0x100>
    5358:	b501      	push	{r0, lr}
    535a:	2000      	movs	r0, #0
    535c:	f000 f8f0 	bl	5540 <__aeabi_idiv0>
    5360:	bd02      	pop	{r1, pc}
    5362:	46c0      	nop			; (mov r8, r8)

00005364 <__aeabi_uidivmod>:
    5364:	2900      	cmp	r1, #0
    5366:	d0f7      	beq.n	5358 <__aeabi_uidiv+0x100>
    5368:	e776      	b.n	5258 <__aeabi_uidiv>
    536a:	4770      	bx	lr

0000536c <__aeabi_idiv>:
    536c:	4603      	mov	r3, r0
    536e:	430b      	orrs	r3, r1
    5370:	d47f      	bmi.n	5472 <__aeabi_idiv+0x106>
    5372:	2200      	movs	r2, #0
    5374:	0843      	lsrs	r3, r0, #1
    5376:	428b      	cmp	r3, r1
    5378:	d374      	bcc.n	5464 <__aeabi_idiv+0xf8>
    537a:	0903      	lsrs	r3, r0, #4
    537c:	428b      	cmp	r3, r1
    537e:	d35f      	bcc.n	5440 <__aeabi_idiv+0xd4>
    5380:	0a03      	lsrs	r3, r0, #8
    5382:	428b      	cmp	r3, r1
    5384:	d344      	bcc.n	5410 <__aeabi_idiv+0xa4>
    5386:	0b03      	lsrs	r3, r0, #12
    5388:	428b      	cmp	r3, r1
    538a:	d328      	bcc.n	53de <__aeabi_idiv+0x72>
    538c:	0c03      	lsrs	r3, r0, #16
    538e:	428b      	cmp	r3, r1
    5390:	d30d      	bcc.n	53ae <__aeabi_idiv+0x42>
    5392:	22ff      	movs	r2, #255	; 0xff
    5394:	0209      	lsls	r1, r1, #8
    5396:	ba12      	rev	r2, r2
    5398:	0c03      	lsrs	r3, r0, #16
    539a:	428b      	cmp	r3, r1
    539c:	d302      	bcc.n	53a4 <__aeabi_idiv+0x38>
    539e:	1212      	asrs	r2, r2, #8
    53a0:	0209      	lsls	r1, r1, #8
    53a2:	d065      	beq.n	5470 <__aeabi_idiv+0x104>
    53a4:	0b03      	lsrs	r3, r0, #12
    53a6:	428b      	cmp	r3, r1
    53a8:	d319      	bcc.n	53de <__aeabi_idiv+0x72>
    53aa:	e000      	b.n	53ae <__aeabi_idiv+0x42>
    53ac:	0a09      	lsrs	r1, r1, #8
    53ae:	0bc3      	lsrs	r3, r0, #15
    53b0:	428b      	cmp	r3, r1
    53b2:	d301      	bcc.n	53b8 <__aeabi_idiv+0x4c>
    53b4:	03cb      	lsls	r3, r1, #15
    53b6:	1ac0      	subs	r0, r0, r3
    53b8:	4152      	adcs	r2, r2
    53ba:	0b83      	lsrs	r3, r0, #14
    53bc:	428b      	cmp	r3, r1
    53be:	d301      	bcc.n	53c4 <__aeabi_idiv+0x58>
    53c0:	038b      	lsls	r3, r1, #14
    53c2:	1ac0      	subs	r0, r0, r3
    53c4:	4152      	adcs	r2, r2
    53c6:	0b43      	lsrs	r3, r0, #13
    53c8:	428b      	cmp	r3, r1
    53ca:	d301      	bcc.n	53d0 <__aeabi_idiv+0x64>
    53cc:	034b      	lsls	r3, r1, #13
    53ce:	1ac0      	subs	r0, r0, r3
    53d0:	4152      	adcs	r2, r2
    53d2:	0b03      	lsrs	r3, r0, #12
    53d4:	428b      	cmp	r3, r1
    53d6:	d301      	bcc.n	53dc <__aeabi_idiv+0x70>
    53d8:	030b      	lsls	r3, r1, #12
    53da:	1ac0      	subs	r0, r0, r3
    53dc:	4152      	adcs	r2, r2
    53de:	0ac3      	lsrs	r3, r0, #11
    53e0:	428b      	cmp	r3, r1
    53e2:	d301      	bcc.n	53e8 <__aeabi_idiv+0x7c>
    53e4:	02cb      	lsls	r3, r1, #11
    53e6:	1ac0      	subs	r0, r0, r3
    53e8:	4152      	adcs	r2, r2
    53ea:	0a83      	lsrs	r3, r0, #10
    53ec:	428b      	cmp	r3, r1
    53ee:	d301      	bcc.n	53f4 <__aeabi_idiv+0x88>
    53f0:	028b      	lsls	r3, r1, #10
    53f2:	1ac0      	subs	r0, r0, r3
    53f4:	4152      	adcs	r2, r2
    53f6:	0a43      	lsrs	r3, r0, #9
    53f8:	428b      	cmp	r3, r1
    53fa:	d301      	bcc.n	5400 <__aeabi_idiv+0x94>
    53fc:	024b      	lsls	r3, r1, #9
    53fe:	1ac0      	subs	r0, r0, r3
    5400:	4152      	adcs	r2, r2
    5402:	0a03      	lsrs	r3, r0, #8
    5404:	428b      	cmp	r3, r1
    5406:	d301      	bcc.n	540c <__aeabi_idiv+0xa0>
    5408:	020b      	lsls	r3, r1, #8
    540a:	1ac0      	subs	r0, r0, r3
    540c:	4152      	adcs	r2, r2
    540e:	d2cd      	bcs.n	53ac <__aeabi_idiv+0x40>
    5410:	09c3      	lsrs	r3, r0, #7
    5412:	428b      	cmp	r3, r1
    5414:	d301      	bcc.n	541a <__aeabi_idiv+0xae>
    5416:	01cb      	lsls	r3, r1, #7
    5418:	1ac0      	subs	r0, r0, r3
    541a:	4152      	adcs	r2, r2
    541c:	0983      	lsrs	r3, r0, #6
    541e:	428b      	cmp	r3, r1
    5420:	d301      	bcc.n	5426 <__aeabi_idiv+0xba>
    5422:	018b      	lsls	r3, r1, #6
    5424:	1ac0      	subs	r0, r0, r3
    5426:	4152      	adcs	r2, r2
    5428:	0943      	lsrs	r3, r0, #5
    542a:	428b      	cmp	r3, r1
    542c:	d301      	bcc.n	5432 <__aeabi_idiv+0xc6>
    542e:	014b      	lsls	r3, r1, #5
    5430:	1ac0      	subs	r0, r0, r3
    5432:	4152      	adcs	r2, r2
    5434:	0903      	lsrs	r3, r0, #4
    5436:	428b      	cmp	r3, r1
    5438:	d301      	bcc.n	543e <__aeabi_idiv+0xd2>
    543a:	010b      	lsls	r3, r1, #4
    543c:	1ac0      	subs	r0, r0, r3
    543e:	4152      	adcs	r2, r2
    5440:	08c3      	lsrs	r3, r0, #3
    5442:	428b      	cmp	r3, r1
    5444:	d301      	bcc.n	544a <__aeabi_idiv+0xde>
    5446:	00cb      	lsls	r3, r1, #3
    5448:	1ac0      	subs	r0, r0, r3
    544a:	4152      	adcs	r2, r2
    544c:	0883      	lsrs	r3, r0, #2
    544e:	428b      	cmp	r3, r1
    5450:	d301      	bcc.n	5456 <__aeabi_idiv+0xea>
    5452:	008b      	lsls	r3, r1, #2
    5454:	1ac0      	subs	r0, r0, r3
    5456:	4152      	adcs	r2, r2
    5458:	0843      	lsrs	r3, r0, #1
    545a:	428b      	cmp	r3, r1
    545c:	d301      	bcc.n	5462 <__aeabi_idiv+0xf6>
    545e:	004b      	lsls	r3, r1, #1
    5460:	1ac0      	subs	r0, r0, r3
    5462:	4152      	adcs	r2, r2
    5464:	1a41      	subs	r1, r0, r1
    5466:	d200      	bcs.n	546a <__aeabi_idiv+0xfe>
    5468:	4601      	mov	r1, r0
    546a:	4152      	adcs	r2, r2
    546c:	4610      	mov	r0, r2
    546e:	4770      	bx	lr
    5470:	e05d      	b.n	552e <__aeabi_idiv+0x1c2>
    5472:	0fca      	lsrs	r2, r1, #31
    5474:	d000      	beq.n	5478 <__aeabi_idiv+0x10c>
    5476:	4249      	negs	r1, r1
    5478:	1003      	asrs	r3, r0, #32
    547a:	d300      	bcc.n	547e <__aeabi_idiv+0x112>
    547c:	4240      	negs	r0, r0
    547e:	4053      	eors	r3, r2
    5480:	2200      	movs	r2, #0
    5482:	469c      	mov	ip, r3
    5484:	0903      	lsrs	r3, r0, #4
    5486:	428b      	cmp	r3, r1
    5488:	d32d      	bcc.n	54e6 <__aeabi_idiv+0x17a>
    548a:	0a03      	lsrs	r3, r0, #8
    548c:	428b      	cmp	r3, r1
    548e:	d312      	bcc.n	54b6 <__aeabi_idiv+0x14a>
    5490:	22fc      	movs	r2, #252	; 0xfc
    5492:	0189      	lsls	r1, r1, #6
    5494:	ba12      	rev	r2, r2
    5496:	0a03      	lsrs	r3, r0, #8
    5498:	428b      	cmp	r3, r1
    549a:	d30c      	bcc.n	54b6 <__aeabi_idiv+0x14a>
    549c:	0189      	lsls	r1, r1, #6
    549e:	1192      	asrs	r2, r2, #6
    54a0:	428b      	cmp	r3, r1
    54a2:	d308      	bcc.n	54b6 <__aeabi_idiv+0x14a>
    54a4:	0189      	lsls	r1, r1, #6
    54a6:	1192      	asrs	r2, r2, #6
    54a8:	428b      	cmp	r3, r1
    54aa:	d304      	bcc.n	54b6 <__aeabi_idiv+0x14a>
    54ac:	0189      	lsls	r1, r1, #6
    54ae:	d03a      	beq.n	5526 <__aeabi_idiv+0x1ba>
    54b0:	1192      	asrs	r2, r2, #6
    54b2:	e000      	b.n	54b6 <__aeabi_idiv+0x14a>
    54b4:	0989      	lsrs	r1, r1, #6
    54b6:	09c3      	lsrs	r3, r0, #7
    54b8:	428b      	cmp	r3, r1
    54ba:	d301      	bcc.n	54c0 <__aeabi_idiv+0x154>
    54bc:	01cb      	lsls	r3, r1, #7
    54be:	1ac0      	subs	r0, r0, r3
    54c0:	4152      	adcs	r2, r2
    54c2:	0983      	lsrs	r3, r0, #6
    54c4:	428b      	cmp	r3, r1
    54c6:	d301      	bcc.n	54cc <__aeabi_idiv+0x160>
    54c8:	018b      	lsls	r3, r1, #6
    54ca:	1ac0      	subs	r0, r0, r3
    54cc:	4152      	adcs	r2, r2
    54ce:	0943      	lsrs	r3, r0, #5
    54d0:	428b      	cmp	r3, r1
    54d2:	d301      	bcc.n	54d8 <__aeabi_idiv+0x16c>
    54d4:	014b      	lsls	r3, r1, #5
    54d6:	1ac0      	subs	r0, r0, r3
    54d8:	4152      	adcs	r2, r2
    54da:	0903      	lsrs	r3, r0, #4
    54dc:	428b      	cmp	r3, r1
    54de:	d301      	bcc.n	54e4 <__aeabi_idiv+0x178>
    54e0:	010b      	lsls	r3, r1, #4
    54e2:	1ac0      	subs	r0, r0, r3
    54e4:	4152      	adcs	r2, r2
    54e6:	08c3      	lsrs	r3, r0, #3
    54e8:	428b      	cmp	r3, r1
    54ea:	d301      	bcc.n	54f0 <__aeabi_idiv+0x184>
    54ec:	00cb      	lsls	r3, r1, #3
    54ee:	1ac0      	subs	r0, r0, r3
    54f0:	4152      	adcs	r2, r2
    54f2:	0883      	lsrs	r3, r0, #2
    54f4:	428b      	cmp	r3, r1
    54f6:	d301      	bcc.n	54fc <__aeabi_idiv+0x190>
    54f8:	008b      	lsls	r3, r1, #2
    54fa:	1ac0      	subs	r0, r0, r3
    54fc:	4152      	adcs	r2, r2
    54fe:	d2d9      	bcs.n	54b4 <__aeabi_idiv+0x148>
    5500:	0843      	lsrs	r3, r0, #1
    5502:	428b      	cmp	r3, r1
    5504:	d301      	bcc.n	550a <__aeabi_idiv+0x19e>
    5506:	004b      	lsls	r3, r1, #1
    5508:	1ac0      	subs	r0, r0, r3
    550a:	4152      	adcs	r2, r2
    550c:	1a41      	subs	r1, r0, r1
    550e:	d200      	bcs.n	5512 <__aeabi_idiv+0x1a6>
    5510:	4601      	mov	r1, r0
    5512:	4663      	mov	r3, ip
    5514:	4152      	adcs	r2, r2
    5516:	105b      	asrs	r3, r3, #1
    5518:	4610      	mov	r0, r2
    551a:	d301      	bcc.n	5520 <__aeabi_idiv+0x1b4>
    551c:	4240      	negs	r0, r0
    551e:	2b00      	cmp	r3, #0
    5520:	d500      	bpl.n	5524 <__aeabi_idiv+0x1b8>
    5522:	4249      	negs	r1, r1
    5524:	4770      	bx	lr
    5526:	4663      	mov	r3, ip
    5528:	105b      	asrs	r3, r3, #1
    552a:	d300      	bcc.n	552e <__aeabi_idiv+0x1c2>
    552c:	4240      	negs	r0, r0
    552e:	b501      	push	{r0, lr}
    5530:	2000      	movs	r0, #0
    5532:	f000 f805 	bl	5540 <__aeabi_idiv0>
    5536:	bd02      	pop	{r1, pc}

00005538 <__aeabi_idivmod>:
    5538:	2900      	cmp	r1, #0
    553a:	d0f8      	beq.n	552e <__aeabi_idiv+0x1c2>
    553c:	e716      	b.n	536c <__aeabi_idiv>
    553e:	4770      	bx	lr

00005540 <__aeabi_idiv0>:
    5540:	4770      	bx	lr
    5542:	46c0      	nop			; (mov r8, r8)

00005544 <__aeabi_uldivmod>:
    5544:	2b00      	cmp	r3, #0
    5546:	d111      	bne.n	556c <__aeabi_uldivmod+0x28>
    5548:	2a00      	cmp	r2, #0
    554a:	d10f      	bne.n	556c <__aeabi_uldivmod+0x28>
    554c:	2900      	cmp	r1, #0
    554e:	d100      	bne.n	5552 <__aeabi_uldivmod+0xe>
    5550:	2800      	cmp	r0, #0
    5552:	d002      	beq.n	555a <__aeabi_uldivmod+0x16>
    5554:	2100      	movs	r1, #0
    5556:	43c9      	mvns	r1, r1
    5558:	1c08      	adds	r0, r1, #0
    555a:	b407      	push	{r0, r1, r2}
    555c:	4802      	ldr	r0, [pc, #8]	; (5568 <__aeabi_uldivmod+0x24>)
    555e:	a102      	add	r1, pc, #8	; (adr r1, 5568 <__aeabi_uldivmod+0x24>)
    5560:	1840      	adds	r0, r0, r1
    5562:	9002      	str	r0, [sp, #8]
    5564:	bd03      	pop	{r0, r1, pc}
    5566:	46c0      	nop			; (mov r8, r8)
    5568:	ffffffd9 	.word	0xffffffd9
    556c:	b403      	push	{r0, r1}
    556e:	4668      	mov	r0, sp
    5570:	b501      	push	{r0, lr}
    5572:	9802      	ldr	r0, [sp, #8]
    5574:	f000 f832 	bl	55dc <__udivmoddi4>
    5578:	9b01      	ldr	r3, [sp, #4]
    557a:	469e      	mov	lr, r3
    557c:	b002      	add	sp, #8
    557e:	bc0c      	pop	{r2, r3}
    5580:	4770      	bx	lr
    5582:	46c0      	nop			; (mov r8, r8)

00005584 <__aeabi_lmul>:
    5584:	b5f0      	push	{r4, r5, r6, r7, lr}
    5586:	464f      	mov	r7, r9
    5588:	4646      	mov	r6, r8
    558a:	b4c0      	push	{r6, r7}
    558c:	0416      	lsls	r6, r2, #16
    558e:	0c36      	lsrs	r6, r6, #16
    5590:	4699      	mov	r9, r3
    5592:	0033      	movs	r3, r6
    5594:	0405      	lsls	r5, r0, #16
    5596:	0c2c      	lsrs	r4, r5, #16
    5598:	0c07      	lsrs	r7, r0, #16
    559a:	0c15      	lsrs	r5, r2, #16
    559c:	4363      	muls	r3, r4
    559e:	437e      	muls	r6, r7
    55a0:	436f      	muls	r7, r5
    55a2:	4365      	muls	r5, r4
    55a4:	0c1c      	lsrs	r4, r3, #16
    55a6:	19ad      	adds	r5, r5, r6
    55a8:	1964      	adds	r4, r4, r5
    55aa:	469c      	mov	ip, r3
    55ac:	42a6      	cmp	r6, r4
    55ae:	d903      	bls.n	55b8 <__aeabi_lmul+0x34>
    55b0:	2380      	movs	r3, #128	; 0x80
    55b2:	025b      	lsls	r3, r3, #9
    55b4:	4698      	mov	r8, r3
    55b6:	4447      	add	r7, r8
    55b8:	4663      	mov	r3, ip
    55ba:	0c25      	lsrs	r5, r4, #16
    55bc:	19ef      	adds	r7, r5, r7
    55be:	041d      	lsls	r5, r3, #16
    55c0:	464b      	mov	r3, r9
    55c2:	434a      	muls	r2, r1
    55c4:	4343      	muls	r3, r0
    55c6:	0c2d      	lsrs	r5, r5, #16
    55c8:	0424      	lsls	r4, r4, #16
    55ca:	1964      	adds	r4, r4, r5
    55cc:	1899      	adds	r1, r3, r2
    55ce:	19c9      	adds	r1, r1, r7
    55d0:	0020      	movs	r0, r4
    55d2:	bc0c      	pop	{r2, r3}
    55d4:	4690      	mov	r8, r2
    55d6:	4699      	mov	r9, r3
    55d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55da:	46c0      	nop			; (mov r8, r8)

000055dc <__udivmoddi4>:
    55dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    55de:	464d      	mov	r5, r9
    55e0:	4656      	mov	r6, sl
    55e2:	4644      	mov	r4, r8
    55e4:	465f      	mov	r7, fp
    55e6:	b4f0      	push	{r4, r5, r6, r7}
    55e8:	4692      	mov	sl, r2
    55ea:	b083      	sub	sp, #12
    55ec:	0004      	movs	r4, r0
    55ee:	000d      	movs	r5, r1
    55f0:	4699      	mov	r9, r3
    55f2:	428b      	cmp	r3, r1
    55f4:	d82f      	bhi.n	5656 <__udivmoddi4+0x7a>
    55f6:	d02c      	beq.n	5652 <__udivmoddi4+0x76>
    55f8:	4649      	mov	r1, r9
    55fa:	4650      	mov	r0, sl
    55fc:	f000 f8cc 	bl	5798 <__clzdi2>
    5600:	0029      	movs	r1, r5
    5602:	0006      	movs	r6, r0
    5604:	0020      	movs	r0, r4
    5606:	f000 f8c7 	bl	5798 <__clzdi2>
    560a:	1a33      	subs	r3, r6, r0
    560c:	4698      	mov	r8, r3
    560e:	3b20      	subs	r3, #32
    5610:	469b      	mov	fp, r3
    5612:	d500      	bpl.n	5616 <__udivmoddi4+0x3a>
    5614:	e074      	b.n	5700 <__udivmoddi4+0x124>
    5616:	4653      	mov	r3, sl
    5618:	465a      	mov	r2, fp
    561a:	4093      	lsls	r3, r2
    561c:	001f      	movs	r7, r3
    561e:	4653      	mov	r3, sl
    5620:	4642      	mov	r2, r8
    5622:	4093      	lsls	r3, r2
    5624:	001e      	movs	r6, r3
    5626:	42af      	cmp	r7, r5
    5628:	d829      	bhi.n	567e <__udivmoddi4+0xa2>
    562a:	d026      	beq.n	567a <__udivmoddi4+0x9e>
    562c:	465b      	mov	r3, fp
    562e:	1ba4      	subs	r4, r4, r6
    5630:	41bd      	sbcs	r5, r7
    5632:	2b00      	cmp	r3, #0
    5634:	da00      	bge.n	5638 <__udivmoddi4+0x5c>
    5636:	e079      	b.n	572c <__udivmoddi4+0x150>
    5638:	2200      	movs	r2, #0
    563a:	2300      	movs	r3, #0
    563c:	9200      	str	r2, [sp, #0]
    563e:	9301      	str	r3, [sp, #4]
    5640:	2301      	movs	r3, #1
    5642:	465a      	mov	r2, fp
    5644:	4093      	lsls	r3, r2
    5646:	9301      	str	r3, [sp, #4]
    5648:	2301      	movs	r3, #1
    564a:	4642      	mov	r2, r8
    564c:	4093      	lsls	r3, r2
    564e:	9300      	str	r3, [sp, #0]
    5650:	e019      	b.n	5686 <__udivmoddi4+0xaa>
    5652:	4282      	cmp	r2, r0
    5654:	d9d0      	bls.n	55f8 <__udivmoddi4+0x1c>
    5656:	2200      	movs	r2, #0
    5658:	2300      	movs	r3, #0
    565a:	9200      	str	r2, [sp, #0]
    565c:	9301      	str	r3, [sp, #4]
    565e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5660:	2b00      	cmp	r3, #0
    5662:	d001      	beq.n	5668 <__udivmoddi4+0x8c>
    5664:	601c      	str	r4, [r3, #0]
    5666:	605d      	str	r5, [r3, #4]
    5668:	9800      	ldr	r0, [sp, #0]
    566a:	9901      	ldr	r1, [sp, #4]
    566c:	b003      	add	sp, #12
    566e:	bc3c      	pop	{r2, r3, r4, r5}
    5670:	4690      	mov	r8, r2
    5672:	4699      	mov	r9, r3
    5674:	46a2      	mov	sl, r4
    5676:	46ab      	mov	fp, r5
    5678:	bdf0      	pop	{r4, r5, r6, r7, pc}
    567a:	42a3      	cmp	r3, r4
    567c:	d9d6      	bls.n	562c <__udivmoddi4+0x50>
    567e:	2200      	movs	r2, #0
    5680:	2300      	movs	r3, #0
    5682:	9200      	str	r2, [sp, #0]
    5684:	9301      	str	r3, [sp, #4]
    5686:	4643      	mov	r3, r8
    5688:	2b00      	cmp	r3, #0
    568a:	d0e8      	beq.n	565e <__udivmoddi4+0x82>
    568c:	07fb      	lsls	r3, r7, #31
    568e:	0872      	lsrs	r2, r6, #1
    5690:	431a      	orrs	r2, r3
    5692:	4646      	mov	r6, r8
    5694:	087b      	lsrs	r3, r7, #1
    5696:	e00e      	b.n	56b6 <__udivmoddi4+0xda>
    5698:	42ab      	cmp	r3, r5
    569a:	d101      	bne.n	56a0 <__udivmoddi4+0xc4>
    569c:	42a2      	cmp	r2, r4
    569e:	d80c      	bhi.n	56ba <__udivmoddi4+0xde>
    56a0:	1aa4      	subs	r4, r4, r2
    56a2:	419d      	sbcs	r5, r3
    56a4:	2001      	movs	r0, #1
    56a6:	1924      	adds	r4, r4, r4
    56a8:	416d      	adcs	r5, r5
    56aa:	2100      	movs	r1, #0
    56ac:	3e01      	subs	r6, #1
    56ae:	1824      	adds	r4, r4, r0
    56b0:	414d      	adcs	r5, r1
    56b2:	2e00      	cmp	r6, #0
    56b4:	d006      	beq.n	56c4 <__udivmoddi4+0xe8>
    56b6:	42ab      	cmp	r3, r5
    56b8:	d9ee      	bls.n	5698 <__udivmoddi4+0xbc>
    56ba:	3e01      	subs	r6, #1
    56bc:	1924      	adds	r4, r4, r4
    56be:	416d      	adcs	r5, r5
    56c0:	2e00      	cmp	r6, #0
    56c2:	d1f8      	bne.n	56b6 <__udivmoddi4+0xda>
    56c4:	465b      	mov	r3, fp
    56c6:	9800      	ldr	r0, [sp, #0]
    56c8:	9901      	ldr	r1, [sp, #4]
    56ca:	1900      	adds	r0, r0, r4
    56cc:	4169      	adcs	r1, r5
    56ce:	2b00      	cmp	r3, #0
    56d0:	db22      	blt.n	5718 <__udivmoddi4+0x13c>
    56d2:	002b      	movs	r3, r5
    56d4:	465a      	mov	r2, fp
    56d6:	40d3      	lsrs	r3, r2
    56d8:	002a      	movs	r2, r5
    56da:	4644      	mov	r4, r8
    56dc:	40e2      	lsrs	r2, r4
    56de:	001c      	movs	r4, r3
    56e0:	465b      	mov	r3, fp
    56e2:	0015      	movs	r5, r2
    56e4:	2b00      	cmp	r3, #0
    56e6:	db2c      	blt.n	5742 <__udivmoddi4+0x166>
    56e8:	0026      	movs	r6, r4
    56ea:	409e      	lsls	r6, r3
    56ec:	0033      	movs	r3, r6
    56ee:	0026      	movs	r6, r4
    56f0:	4647      	mov	r7, r8
    56f2:	40be      	lsls	r6, r7
    56f4:	0032      	movs	r2, r6
    56f6:	1a80      	subs	r0, r0, r2
    56f8:	4199      	sbcs	r1, r3
    56fa:	9000      	str	r0, [sp, #0]
    56fc:	9101      	str	r1, [sp, #4]
    56fe:	e7ae      	b.n	565e <__udivmoddi4+0x82>
    5700:	4642      	mov	r2, r8
    5702:	2320      	movs	r3, #32
    5704:	1a9b      	subs	r3, r3, r2
    5706:	4652      	mov	r2, sl
    5708:	40da      	lsrs	r2, r3
    570a:	4641      	mov	r1, r8
    570c:	0013      	movs	r3, r2
    570e:	464a      	mov	r2, r9
    5710:	408a      	lsls	r2, r1
    5712:	0017      	movs	r7, r2
    5714:	431f      	orrs	r7, r3
    5716:	e782      	b.n	561e <__udivmoddi4+0x42>
    5718:	4642      	mov	r2, r8
    571a:	2320      	movs	r3, #32
    571c:	1a9b      	subs	r3, r3, r2
    571e:	002a      	movs	r2, r5
    5720:	4646      	mov	r6, r8
    5722:	409a      	lsls	r2, r3
    5724:	0023      	movs	r3, r4
    5726:	40f3      	lsrs	r3, r6
    5728:	4313      	orrs	r3, r2
    572a:	e7d5      	b.n	56d8 <__udivmoddi4+0xfc>
    572c:	4642      	mov	r2, r8
    572e:	2320      	movs	r3, #32
    5730:	2100      	movs	r1, #0
    5732:	1a9b      	subs	r3, r3, r2
    5734:	2200      	movs	r2, #0
    5736:	9100      	str	r1, [sp, #0]
    5738:	9201      	str	r2, [sp, #4]
    573a:	2201      	movs	r2, #1
    573c:	40da      	lsrs	r2, r3
    573e:	9201      	str	r2, [sp, #4]
    5740:	e782      	b.n	5648 <__udivmoddi4+0x6c>
    5742:	4642      	mov	r2, r8
    5744:	2320      	movs	r3, #32
    5746:	0026      	movs	r6, r4
    5748:	1a9b      	subs	r3, r3, r2
    574a:	40de      	lsrs	r6, r3
    574c:	002f      	movs	r7, r5
    574e:	46b4      	mov	ip, r6
    5750:	4097      	lsls	r7, r2
    5752:	4666      	mov	r6, ip
    5754:	003b      	movs	r3, r7
    5756:	4333      	orrs	r3, r6
    5758:	e7c9      	b.n	56ee <__udivmoddi4+0x112>
    575a:	46c0      	nop			; (mov r8, r8)

0000575c <__clzsi2>:
    575c:	211c      	movs	r1, #28
    575e:	2301      	movs	r3, #1
    5760:	041b      	lsls	r3, r3, #16
    5762:	4298      	cmp	r0, r3
    5764:	d301      	bcc.n	576a <__clzsi2+0xe>
    5766:	0c00      	lsrs	r0, r0, #16
    5768:	3910      	subs	r1, #16
    576a:	0a1b      	lsrs	r3, r3, #8
    576c:	4298      	cmp	r0, r3
    576e:	d301      	bcc.n	5774 <__clzsi2+0x18>
    5770:	0a00      	lsrs	r0, r0, #8
    5772:	3908      	subs	r1, #8
    5774:	091b      	lsrs	r3, r3, #4
    5776:	4298      	cmp	r0, r3
    5778:	d301      	bcc.n	577e <__clzsi2+0x22>
    577a:	0900      	lsrs	r0, r0, #4
    577c:	3904      	subs	r1, #4
    577e:	a202      	add	r2, pc, #8	; (adr r2, 5788 <__clzsi2+0x2c>)
    5780:	5c10      	ldrb	r0, [r2, r0]
    5782:	1840      	adds	r0, r0, r1
    5784:	4770      	bx	lr
    5786:	46c0      	nop			; (mov r8, r8)
    5788:	02020304 	.word	0x02020304
    578c:	01010101 	.word	0x01010101
	...

00005798 <__clzdi2>:
    5798:	b510      	push	{r4, lr}
    579a:	2900      	cmp	r1, #0
    579c:	d103      	bne.n	57a6 <__clzdi2+0xe>
    579e:	f7ff ffdd 	bl	575c <__clzsi2>
    57a2:	3020      	adds	r0, #32
    57a4:	e002      	b.n	57ac <__clzdi2+0x14>
    57a6:	1c08      	adds	r0, r1, #0
    57a8:	f7ff ffd8 	bl	575c <__clzsi2>
    57ac:	bd10      	pop	{r4, pc}
    57ae:	46c0      	nop			; (mov r8, r8)

000057b0 <__libc_init_array>:
    57b0:	4b0e      	ldr	r3, [pc, #56]	; (57ec <__libc_init_array+0x3c>)
    57b2:	b570      	push	{r4, r5, r6, lr}
    57b4:	2500      	movs	r5, #0
    57b6:	001e      	movs	r6, r3
    57b8:	4c0d      	ldr	r4, [pc, #52]	; (57f0 <__libc_init_array+0x40>)
    57ba:	1ae4      	subs	r4, r4, r3
    57bc:	10a4      	asrs	r4, r4, #2
    57be:	42a5      	cmp	r5, r4
    57c0:	d004      	beq.n	57cc <__libc_init_array+0x1c>
    57c2:	00ab      	lsls	r3, r5, #2
    57c4:	58f3      	ldr	r3, [r6, r3]
    57c6:	4798      	blx	r3
    57c8:	3501      	adds	r5, #1
    57ca:	e7f8      	b.n	57be <__libc_init_array+0xe>
    57cc:	f001 fc8a 	bl	70e4 <_init>
    57d0:	4b08      	ldr	r3, [pc, #32]	; (57f4 <__libc_init_array+0x44>)
    57d2:	2500      	movs	r5, #0
    57d4:	001e      	movs	r6, r3
    57d6:	4c08      	ldr	r4, [pc, #32]	; (57f8 <__libc_init_array+0x48>)
    57d8:	1ae4      	subs	r4, r4, r3
    57da:	10a4      	asrs	r4, r4, #2
    57dc:	42a5      	cmp	r5, r4
    57de:	d004      	beq.n	57ea <__libc_init_array+0x3a>
    57e0:	00ab      	lsls	r3, r5, #2
    57e2:	58f3      	ldr	r3, [r6, r3]
    57e4:	4798      	blx	r3
    57e6:	3501      	adds	r5, #1
    57e8:	e7f8      	b.n	57dc <__libc_init_array+0x2c>
    57ea:	bd70      	pop	{r4, r5, r6, pc}
    57ec:	000070f0 	.word	0x000070f0
    57f0:	000070f0 	.word	0x000070f0
    57f4:	000070f0 	.word	0x000070f0
    57f8:	000070f4 	.word	0x000070f4

000057fc <memcpy>:
    57fc:	2300      	movs	r3, #0
    57fe:	b510      	push	{r4, lr}
    5800:	429a      	cmp	r2, r3
    5802:	d003      	beq.n	580c <memcpy+0x10>
    5804:	5ccc      	ldrb	r4, [r1, r3]
    5806:	54c4      	strb	r4, [r0, r3]
    5808:	3301      	adds	r3, #1
    580a:	e7f9      	b.n	5800 <memcpy+0x4>
    580c:	bd10      	pop	{r4, pc}
	...

00005810 <siprintf>:
    5810:	b40e      	push	{r1, r2, r3}
    5812:	b510      	push	{r4, lr}
    5814:	b09d      	sub	sp, #116	; 0x74
    5816:	a902      	add	r1, sp, #8
    5818:	9002      	str	r0, [sp, #8]
    581a:	6108      	str	r0, [r1, #16]
    581c:	480b      	ldr	r0, [pc, #44]	; (584c <siprintf+0x3c>)
    581e:	2482      	movs	r4, #130	; 0x82
    5820:	6088      	str	r0, [r1, #8]
    5822:	6148      	str	r0, [r1, #20]
    5824:	2001      	movs	r0, #1
    5826:	4240      	negs	r0, r0
    5828:	ab1f      	add	r3, sp, #124	; 0x7c
    582a:	81c8      	strh	r0, [r1, #14]
    582c:	4808      	ldr	r0, [pc, #32]	; (5850 <siprintf+0x40>)
    582e:	cb04      	ldmia	r3!, {r2}
    5830:	00a4      	lsls	r4, r4, #2
    5832:	6800      	ldr	r0, [r0, #0]
    5834:	9301      	str	r3, [sp, #4]
    5836:	818c      	strh	r4, [r1, #12]
    5838:	f000 f8cc 	bl	59d4 <_svfiprintf_r>
    583c:	2300      	movs	r3, #0
    583e:	9a02      	ldr	r2, [sp, #8]
    5840:	7013      	strb	r3, [r2, #0]
    5842:	b01d      	add	sp, #116	; 0x74
    5844:	bc10      	pop	{r4}
    5846:	bc08      	pop	{r3}
    5848:	b003      	add	sp, #12
    584a:	4718      	bx	r3
    584c:	7fffffff 	.word	0x7fffffff
    5850:	200001c4 	.word	0x200001c4

00005854 <siscanf>:
    5854:	b40e      	push	{r1, r2, r3}
    5856:	2381      	movs	r3, #129	; 0x81
    5858:	b570      	push	{r4, r5, r6, lr}
    585a:	b09d      	sub	sp, #116	; 0x74
    585c:	ac02      	add	r4, sp, #8
    585e:	ad21      	add	r5, sp, #132	; 0x84
    5860:	009b      	lsls	r3, r3, #2
    5862:	cd40      	ldmia	r5!, {r6}
    5864:	81a3      	strh	r3, [r4, #12]
    5866:	9002      	str	r0, [sp, #8]
    5868:	9006      	str	r0, [sp, #24]
    586a:	f000 f81d 	bl	58a8 <strlen>
    586e:	4b0b      	ldr	r3, [pc, #44]	; (589c <siscanf+0x48>)
    5870:	6060      	str	r0, [r4, #4]
    5872:	6263      	str	r3, [r4, #36]	; 0x24
    5874:	2300      	movs	r3, #0
    5876:	6160      	str	r0, [r4, #20]
    5878:	4809      	ldr	r0, [pc, #36]	; (58a0 <siscanf+0x4c>)
    587a:	6363      	str	r3, [r4, #52]	; 0x34
    587c:	64a3      	str	r3, [r4, #72]	; 0x48
    587e:	3b01      	subs	r3, #1
    5880:	81e3      	strh	r3, [r4, #14]
    5882:	0032      	movs	r2, r6
    5884:	002b      	movs	r3, r5
    5886:	0021      	movs	r1, r4
    5888:	6800      	ldr	r0, [r0, #0]
    588a:	9501      	str	r5, [sp, #4]
    588c:	f000 f9fc 	bl	5c88 <__ssvfiscanf_r>
    5890:	b01d      	add	sp, #116	; 0x74
    5892:	bc70      	pop	{r4, r5, r6}
    5894:	bc08      	pop	{r3}
    5896:	b003      	add	sp, #12
    5898:	4718      	bx	r3
    589a:	46c0      	nop			; (mov r8, r8)
    589c:	000058a5 	.word	0x000058a5
    58a0:	200001c4 	.word	0x200001c4

000058a4 <__seofread>:
    58a4:	2000      	movs	r0, #0
    58a6:	4770      	bx	lr

000058a8 <strlen>:
    58a8:	2300      	movs	r3, #0
    58aa:	5cc2      	ldrb	r2, [r0, r3]
    58ac:	3301      	adds	r3, #1
    58ae:	2a00      	cmp	r2, #0
    58b0:	d1fb      	bne.n	58aa <strlen+0x2>
    58b2:	1e58      	subs	r0, r3, #1
    58b4:	4770      	bx	lr

000058b6 <strncmp>:
    58b6:	2300      	movs	r3, #0
    58b8:	b530      	push	{r4, r5, lr}
    58ba:	429a      	cmp	r2, r3
    58bc:	d00b      	beq.n	58d6 <strncmp+0x20>
    58be:	3a01      	subs	r2, #1
    58c0:	5cc4      	ldrb	r4, [r0, r3]
    58c2:	5ccd      	ldrb	r5, [r1, r3]
    58c4:	42ac      	cmp	r4, r5
    58c6:	d105      	bne.n	58d4 <strncmp+0x1e>
    58c8:	429a      	cmp	r2, r3
    58ca:	d002      	beq.n	58d2 <strncmp+0x1c>
    58cc:	3301      	adds	r3, #1
    58ce:	2c00      	cmp	r4, #0
    58d0:	d1f6      	bne.n	58c0 <strncmp+0xa>
    58d2:	0025      	movs	r5, r4
    58d4:	1b63      	subs	r3, r4, r5
    58d6:	0018      	movs	r0, r3
    58d8:	bd30      	pop	{r4, r5, pc}

000058da <strstr>:
    58da:	b510      	push	{r4, lr}
    58dc:	7803      	ldrb	r3, [r0, #0]
    58de:	0002      	movs	r2, r0
    58e0:	2b00      	cmp	r3, #0
    58e2:	d105      	bne.n	58f0 <strstr+0x16>
    58e4:	7809      	ldrb	r1, [r1, #0]
    58e6:	0018      	movs	r0, r3
    58e8:	2900      	cmp	r1, #0
    58ea:	d00d      	beq.n	5908 <strstr+0x2e>
    58ec:	e00f      	b.n	590e <strstr+0x34>
    58ee:	3201      	adds	r2, #1
    58f0:	7813      	ldrb	r3, [r2, #0]
    58f2:	2b00      	cmp	r3, #0
    58f4:	d00a      	beq.n	590c <strstr+0x32>
    58f6:	2300      	movs	r3, #0
    58f8:	5cc8      	ldrb	r0, [r1, r3]
    58fa:	2800      	cmp	r0, #0
    58fc:	d004      	beq.n	5908 <strstr+0x2e>
    58fe:	5cd4      	ldrb	r4, [r2, r3]
    5900:	4284      	cmp	r4, r0
    5902:	d1f4      	bne.n	58ee <strstr+0x14>
    5904:	3301      	adds	r3, #1
    5906:	e7f7      	b.n	58f8 <strstr+0x1e>
    5908:	0010      	movs	r0, r2
    590a:	e000      	b.n	590e <strstr+0x34>
    590c:	0018      	movs	r0, r3
    590e:	bd10      	pop	{r4, pc}

00005910 <__ssputs_r>:
    5910:	b5f0      	push	{r4, r5, r6, r7, lr}
    5912:	688e      	ldr	r6, [r1, #8]
    5914:	b085      	sub	sp, #20
    5916:	0007      	movs	r7, r0
    5918:	000c      	movs	r4, r1
    591a:	9203      	str	r2, [sp, #12]
    591c:	9301      	str	r3, [sp, #4]
    591e:	429e      	cmp	r6, r3
    5920:	d843      	bhi.n	59aa <__ssputs_r+0x9a>
    5922:	2390      	movs	r3, #144	; 0x90
    5924:	898a      	ldrh	r2, [r1, #12]
    5926:	00db      	lsls	r3, r3, #3
    5928:	421a      	tst	r2, r3
    592a:	d03e      	beq.n	59aa <__ssputs_r+0x9a>
    592c:	2503      	movs	r5, #3
    592e:	6909      	ldr	r1, [r1, #16]
    5930:	6823      	ldr	r3, [r4, #0]
    5932:	9801      	ldr	r0, [sp, #4]
    5934:	1a5b      	subs	r3, r3, r1
    5936:	9302      	str	r3, [sp, #8]
    5938:	6963      	ldr	r3, [r4, #20]
    593a:	435d      	muls	r5, r3
    593c:	0feb      	lsrs	r3, r5, #31
    593e:	195d      	adds	r5, r3, r5
    5940:	9b02      	ldr	r3, [sp, #8]
    5942:	106d      	asrs	r5, r5, #1
    5944:	3301      	adds	r3, #1
    5946:	181b      	adds	r3, r3, r0
    5948:	42ab      	cmp	r3, r5
    594a:	d900      	bls.n	594e <__ssputs_r+0x3e>
    594c:	001d      	movs	r5, r3
    594e:	0553      	lsls	r3, r2, #21
    5950:	d510      	bpl.n	5974 <__ssputs_r+0x64>
    5952:	0029      	movs	r1, r5
    5954:	0038      	movs	r0, r7
    5956:	f000 fff3 	bl	6940 <_malloc_r>
    595a:	1e06      	subs	r6, r0, #0
    595c:	d014      	beq.n	5988 <__ssputs_r+0x78>
    595e:	9a02      	ldr	r2, [sp, #8]
    5960:	6921      	ldr	r1, [r4, #16]
    5962:	f7ff ff4b 	bl	57fc <memcpy>
    5966:	89a2      	ldrh	r2, [r4, #12]
    5968:	4b19      	ldr	r3, [pc, #100]	; (59d0 <__ssputs_r+0xc0>)
    596a:	4013      	ands	r3, r2
    596c:	2280      	movs	r2, #128	; 0x80
    596e:	4313      	orrs	r3, r2
    5970:	81a3      	strh	r3, [r4, #12]
    5972:	e012      	b.n	599a <__ssputs_r+0x8a>
    5974:	002a      	movs	r2, r5
    5976:	0038      	movs	r0, r7
    5978:	f001 f838 	bl	69ec <_realloc_r>
    597c:	1e06      	subs	r6, r0, #0
    597e:	d10c      	bne.n	599a <__ssputs_r+0x8a>
    5980:	6921      	ldr	r1, [r4, #16]
    5982:	0038      	movs	r0, r7
    5984:	f000 ff96 	bl	68b4 <_free_r>
    5988:	230c      	movs	r3, #12
    598a:	2240      	movs	r2, #64	; 0x40
    598c:	2001      	movs	r0, #1
    598e:	603b      	str	r3, [r7, #0]
    5990:	89a3      	ldrh	r3, [r4, #12]
    5992:	4240      	negs	r0, r0
    5994:	4313      	orrs	r3, r2
    5996:	81a3      	strh	r3, [r4, #12]
    5998:	e017      	b.n	59ca <__ssputs_r+0xba>
    599a:	9b02      	ldr	r3, [sp, #8]
    599c:	6126      	str	r6, [r4, #16]
    599e:	18f6      	adds	r6, r6, r3
    59a0:	6026      	str	r6, [r4, #0]
    59a2:	6165      	str	r5, [r4, #20]
    59a4:	9e01      	ldr	r6, [sp, #4]
    59a6:	1aed      	subs	r5, r5, r3
    59a8:	60a5      	str	r5, [r4, #8]
    59aa:	9b01      	ldr	r3, [sp, #4]
    59ac:	42b3      	cmp	r3, r6
    59ae:	d200      	bcs.n	59b2 <__ssputs_r+0xa2>
    59b0:	001e      	movs	r6, r3
    59b2:	0032      	movs	r2, r6
    59b4:	9903      	ldr	r1, [sp, #12]
    59b6:	6820      	ldr	r0, [r4, #0]
    59b8:	f000 ff67 	bl	688a <memmove>
    59bc:	2000      	movs	r0, #0
    59be:	68a3      	ldr	r3, [r4, #8]
    59c0:	1b9b      	subs	r3, r3, r6
    59c2:	60a3      	str	r3, [r4, #8]
    59c4:	6823      	ldr	r3, [r4, #0]
    59c6:	199e      	adds	r6, r3, r6
    59c8:	6026      	str	r6, [r4, #0]
    59ca:	b005      	add	sp, #20
    59cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59ce:	46c0      	nop			; (mov r8, r8)
    59d0:	fffffb7f 	.word	0xfffffb7f

000059d4 <_svfiprintf_r>:
    59d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    59d6:	b09f      	sub	sp, #124	; 0x7c
    59d8:	9002      	str	r0, [sp, #8]
    59da:	9305      	str	r3, [sp, #20]
    59dc:	898b      	ldrh	r3, [r1, #12]
    59de:	000f      	movs	r7, r1
    59e0:	0016      	movs	r6, r2
    59e2:	061b      	lsls	r3, r3, #24
    59e4:	d510      	bpl.n	5a08 <_svfiprintf_r+0x34>
    59e6:	690b      	ldr	r3, [r1, #16]
    59e8:	2b00      	cmp	r3, #0
    59ea:	d10d      	bne.n	5a08 <_svfiprintf_r+0x34>
    59ec:	2140      	movs	r1, #64	; 0x40
    59ee:	f000 ffa7 	bl	6940 <_malloc_r>
    59f2:	6038      	str	r0, [r7, #0]
    59f4:	6138      	str	r0, [r7, #16]
    59f6:	2800      	cmp	r0, #0
    59f8:	d104      	bne.n	5a04 <_svfiprintf_r+0x30>
    59fa:	230c      	movs	r3, #12
    59fc:	9a02      	ldr	r2, [sp, #8]
    59fe:	3801      	subs	r0, #1
    5a00:	6013      	str	r3, [r2, #0]
    5a02:	e0d8      	b.n	5bb6 <_svfiprintf_r+0x1e2>
    5a04:	2340      	movs	r3, #64	; 0x40
    5a06:	617b      	str	r3, [r7, #20]
    5a08:	2300      	movs	r3, #0
    5a0a:	ad06      	add	r5, sp, #24
    5a0c:	616b      	str	r3, [r5, #20]
    5a0e:	3320      	adds	r3, #32
    5a10:	766b      	strb	r3, [r5, #25]
    5a12:	3310      	adds	r3, #16
    5a14:	76ab      	strb	r3, [r5, #26]
    5a16:	0034      	movs	r4, r6
    5a18:	7823      	ldrb	r3, [r4, #0]
    5a1a:	2b00      	cmp	r3, #0
    5a1c:	d103      	bne.n	5a26 <_svfiprintf_r+0x52>
    5a1e:	1ba3      	subs	r3, r4, r6
    5a20:	9304      	str	r3, [sp, #16]
    5a22:	d012      	beq.n	5a4a <_svfiprintf_r+0x76>
    5a24:	e003      	b.n	5a2e <_svfiprintf_r+0x5a>
    5a26:	2b25      	cmp	r3, #37	; 0x25
    5a28:	d0f9      	beq.n	5a1e <_svfiprintf_r+0x4a>
    5a2a:	3401      	adds	r4, #1
    5a2c:	e7f4      	b.n	5a18 <_svfiprintf_r+0x44>
    5a2e:	1ba3      	subs	r3, r4, r6
    5a30:	0032      	movs	r2, r6
    5a32:	0039      	movs	r1, r7
    5a34:	9802      	ldr	r0, [sp, #8]
    5a36:	f7ff ff6b 	bl	5910 <__ssputs_r>
    5a3a:	1c43      	adds	r3, r0, #1
    5a3c:	d100      	bne.n	5a40 <_svfiprintf_r+0x6c>
    5a3e:	e0b4      	b.n	5baa <_svfiprintf_r+0x1d6>
    5a40:	696a      	ldr	r2, [r5, #20]
    5a42:	9b04      	ldr	r3, [sp, #16]
    5a44:	4694      	mov	ip, r2
    5a46:	4463      	add	r3, ip
    5a48:	616b      	str	r3, [r5, #20]
    5a4a:	7823      	ldrb	r3, [r4, #0]
    5a4c:	2b00      	cmp	r3, #0
    5a4e:	d100      	bne.n	5a52 <_svfiprintf_r+0x7e>
    5a50:	e0ab      	b.n	5baa <_svfiprintf_r+0x1d6>
    5a52:	2201      	movs	r2, #1
    5a54:	2300      	movs	r3, #0
    5a56:	4252      	negs	r2, r2
    5a58:	606a      	str	r2, [r5, #4]
    5a5a:	a902      	add	r1, sp, #8
    5a5c:	3254      	adds	r2, #84	; 0x54
    5a5e:	1852      	adds	r2, r2, r1
    5a60:	3401      	adds	r4, #1
    5a62:	602b      	str	r3, [r5, #0]
    5a64:	60eb      	str	r3, [r5, #12]
    5a66:	60ab      	str	r3, [r5, #8]
    5a68:	7013      	strb	r3, [r2, #0]
    5a6a:	65ab      	str	r3, [r5, #88]	; 0x58
    5a6c:	4e53      	ldr	r6, [pc, #332]	; (5bbc <_svfiprintf_r+0x1e8>)
    5a6e:	7821      	ldrb	r1, [r4, #0]
    5a70:	2205      	movs	r2, #5
    5a72:	0030      	movs	r0, r6
    5a74:	f000 fefe 	bl	6874 <memchr>
    5a78:	2800      	cmp	r0, #0
    5a7a:	d007      	beq.n	5a8c <_svfiprintf_r+0xb8>
    5a7c:	2301      	movs	r3, #1
    5a7e:	1b80      	subs	r0, r0, r6
    5a80:	4083      	lsls	r3, r0
    5a82:	682a      	ldr	r2, [r5, #0]
    5a84:	3401      	adds	r4, #1
    5a86:	4313      	orrs	r3, r2
    5a88:	602b      	str	r3, [r5, #0]
    5a8a:	e7ef      	b.n	5a6c <_svfiprintf_r+0x98>
    5a8c:	682b      	ldr	r3, [r5, #0]
    5a8e:	06da      	lsls	r2, r3, #27
    5a90:	d504      	bpl.n	5a9c <_svfiprintf_r+0xc8>
    5a92:	2253      	movs	r2, #83	; 0x53
    5a94:	2120      	movs	r1, #32
    5a96:	a802      	add	r0, sp, #8
    5a98:	1812      	adds	r2, r2, r0
    5a9a:	7011      	strb	r1, [r2, #0]
    5a9c:	071a      	lsls	r2, r3, #28
    5a9e:	d504      	bpl.n	5aaa <_svfiprintf_r+0xd6>
    5aa0:	2253      	movs	r2, #83	; 0x53
    5aa2:	212b      	movs	r1, #43	; 0x2b
    5aa4:	a802      	add	r0, sp, #8
    5aa6:	1812      	adds	r2, r2, r0
    5aa8:	7011      	strb	r1, [r2, #0]
    5aaa:	7822      	ldrb	r2, [r4, #0]
    5aac:	2a2a      	cmp	r2, #42	; 0x2a
    5aae:	d003      	beq.n	5ab8 <_svfiprintf_r+0xe4>
    5ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ab2:	2000      	movs	r0, #0
    5ab4:	210a      	movs	r1, #10
    5ab6:	e00e      	b.n	5ad6 <_svfiprintf_r+0x102>
    5ab8:	9a05      	ldr	r2, [sp, #20]
    5aba:	1d11      	adds	r1, r2, #4
    5abc:	6812      	ldr	r2, [r2, #0]
    5abe:	9105      	str	r1, [sp, #20]
    5ac0:	2a00      	cmp	r2, #0
    5ac2:	db01      	blt.n	5ac8 <_svfiprintf_r+0xf4>
    5ac4:	9209      	str	r2, [sp, #36]	; 0x24
    5ac6:	e004      	b.n	5ad2 <_svfiprintf_r+0xfe>
    5ac8:	4252      	negs	r2, r2
    5aca:	60ea      	str	r2, [r5, #12]
    5acc:	2202      	movs	r2, #2
    5ace:	4313      	orrs	r3, r2
    5ad0:	602b      	str	r3, [r5, #0]
    5ad2:	3401      	adds	r4, #1
    5ad4:	e00b      	b.n	5aee <_svfiprintf_r+0x11a>
    5ad6:	7822      	ldrb	r2, [r4, #0]
    5ad8:	3a30      	subs	r2, #48	; 0x30
    5ada:	2a09      	cmp	r2, #9
    5adc:	d804      	bhi.n	5ae8 <_svfiprintf_r+0x114>
    5ade:	434b      	muls	r3, r1
    5ae0:	3401      	adds	r4, #1
    5ae2:	189b      	adds	r3, r3, r2
    5ae4:	2001      	movs	r0, #1
    5ae6:	e7f6      	b.n	5ad6 <_svfiprintf_r+0x102>
    5ae8:	2800      	cmp	r0, #0
    5aea:	d000      	beq.n	5aee <_svfiprintf_r+0x11a>
    5aec:	9309      	str	r3, [sp, #36]	; 0x24
    5aee:	7823      	ldrb	r3, [r4, #0]
    5af0:	2b2e      	cmp	r3, #46	; 0x2e
    5af2:	d11e      	bne.n	5b32 <_svfiprintf_r+0x15e>
    5af4:	7863      	ldrb	r3, [r4, #1]
    5af6:	2b2a      	cmp	r3, #42	; 0x2a
    5af8:	d10a      	bne.n	5b10 <_svfiprintf_r+0x13c>
    5afa:	9b05      	ldr	r3, [sp, #20]
    5afc:	3402      	adds	r4, #2
    5afe:	1d1a      	adds	r2, r3, #4
    5b00:	681b      	ldr	r3, [r3, #0]
    5b02:	9205      	str	r2, [sp, #20]
    5b04:	2b00      	cmp	r3, #0
    5b06:	da01      	bge.n	5b0c <_svfiprintf_r+0x138>
    5b08:	2301      	movs	r3, #1
    5b0a:	425b      	negs	r3, r3
    5b0c:	9307      	str	r3, [sp, #28]
    5b0e:	e010      	b.n	5b32 <_svfiprintf_r+0x15e>
    5b10:	2300      	movs	r3, #0
    5b12:	200a      	movs	r0, #10
    5b14:	001a      	movs	r2, r3
    5b16:	3401      	adds	r4, #1
    5b18:	606b      	str	r3, [r5, #4]
    5b1a:	7821      	ldrb	r1, [r4, #0]
    5b1c:	3930      	subs	r1, #48	; 0x30
    5b1e:	2909      	cmp	r1, #9
    5b20:	d804      	bhi.n	5b2c <_svfiprintf_r+0x158>
    5b22:	4342      	muls	r2, r0
    5b24:	3401      	adds	r4, #1
    5b26:	1852      	adds	r2, r2, r1
    5b28:	2301      	movs	r3, #1
    5b2a:	e7f6      	b.n	5b1a <_svfiprintf_r+0x146>
    5b2c:	2b00      	cmp	r3, #0
    5b2e:	d000      	beq.n	5b32 <_svfiprintf_r+0x15e>
    5b30:	9207      	str	r2, [sp, #28]
    5b32:	4e23      	ldr	r6, [pc, #140]	; (5bc0 <_svfiprintf_r+0x1ec>)
    5b34:	7821      	ldrb	r1, [r4, #0]
    5b36:	2203      	movs	r2, #3
    5b38:	0030      	movs	r0, r6
    5b3a:	f000 fe9b 	bl	6874 <memchr>
    5b3e:	2800      	cmp	r0, #0
    5b40:	d006      	beq.n	5b50 <_svfiprintf_r+0x17c>
    5b42:	2340      	movs	r3, #64	; 0x40
    5b44:	1b80      	subs	r0, r0, r6
    5b46:	4083      	lsls	r3, r0
    5b48:	682a      	ldr	r2, [r5, #0]
    5b4a:	3401      	adds	r4, #1
    5b4c:	4313      	orrs	r3, r2
    5b4e:	602b      	str	r3, [r5, #0]
    5b50:	7821      	ldrb	r1, [r4, #0]
    5b52:	2206      	movs	r2, #6
    5b54:	481b      	ldr	r0, [pc, #108]	; (5bc4 <_svfiprintf_r+0x1f0>)
    5b56:	1c66      	adds	r6, r4, #1
    5b58:	7629      	strb	r1, [r5, #24]
    5b5a:	f000 fe8b 	bl	6874 <memchr>
    5b5e:	2800      	cmp	r0, #0
    5b60:	d012      	beq.n	5b88 <_svfiprintf_r+0x1b4>
    5b62:	4b19      	ldr	r3, [pc, #100]	; (5bc8 <_svfiprintf_r+0x1f4>)
    5b64:	2b00      	cmp	r3, #0
    5b66:	d106      	bne.n	5b76 <_svfiprintf_r+0x1a2>
    5b68:	2207      	movs	r2, #7
    5b6a:	9b05      	ldr	r3, [sp, #20]
    5b6c:	3307      	adds	r3, #7
    5b6e:	4393      	bics	r3, r2
    5b70:	3308      	adds	r3, #8
    5b72:	9305      	str	r3, [sp, #20]
    5b74:	e014      	b.n	5ba0 <_svfiprintf_r+0x1cc>
    5b76:	ab05      	add	r3, sp, #20
    5b78:	9300      	str	r3, [sp, #0]
    5b7a:	003a      	movs	r2, r7
    5b7c:	4b13      	ldr	r3, [pc, #76]	; (5bcc <_svfiprintf_r+0x1f8>)
    5b7e:	0029      	movs	r1, r5
    5b80:	9802      	ldr	r0, [sp, #8]
    5b82:	e000      	b.n	5b86 <_svfiprintf_r+0x1b2>
    5b84:	bf00      	nop
    5b86:	e007      	b.n	5b98 <_svfiprintf_r+0x1c4>
    5b88:	ab05      	add	r3, sp, #20
    5b8a:	9300      	str	r3, [sp, #0]
    5b8c:	003a      	movs	r2, r7
    5b8e:	4b0f      	ldr	r3, [pc, #60]	; (5bcc <_svfiprintf_r+0x1f8>)
    5b90:	0029      	movs	r1, r5
    5b92:	9802      	ldr	r0, [sp, #8]
    5b94:	f000 fa64 	bl	6060 <_printf_i>
    5b98:	9003      	str	r0, [sp, #12]
    5b9a:	9b03      	ldr	r3, [sp, #12]
    5b9c:	3301      	adds	r3, #1
    5b9e:	d004      	beq.n	5baa <_svfiprintf_r+0x1d6>
    5ba0:	696b      	ldr	r3, [r5, #20]
    5ba2:	9a03      	ldr	r2, [sp, #12]
    5ba4:	189b      	adds	r3, r3, r2
    5ba6:	616b      	str	r3, [r5, #20]
    5ba8:	e735      	b.n	5a16 <_svfiprintf_r+0x42>
    5baa:	89bb      	ldrh	r3, [r7, #12]
    5bac:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5bae:	065b      	lsls	r3, r3, #25
    5bb0:	d501      	bpl.n	5bb6 <_svfiprintf_r+0x1e2>
    5bb2:	2001      	movs	r0, #1
    5bb4:	4240      	negs	r0, r0
    5bb6:	b01f      	add	sp, #124	; 0x7c
    5bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bba:	46c0      	nop			; (mov r8, r8)
    5bbc:	00006f29 	.word	0x00006f29
    5bc0:	00006f2f 	.word	0x00006f2f
    5bc4:	00006f33 	.word	0x00006f33
    5bc8:	00000000 	.word	0x00000000
    5bcc:	00005911 	.word	0x00005911

00005bd0 <_sungetc_r>:
    5bd0:	b570      	push	{r4, r5, r6, lr}
    5bd2:	000e      	movs	r6, r1
    5bd4:	0014      	movs	r4, r2
    5bd6:	1c4b      	adds	r3, r1, #1
    5bd8:	d102      	bne.n	5be0 <_sungetc_r+0x10>
    5bda:	2001      	movs	r0, #1
    5bdc:	4240      	negs	r0, r0
    5bde:	e032      	b.n	5c46 <_sungetc_r+0x76>
    5be0:	8993      	ldrh	r3, [r2, #12]
    5be2:	2220      	movs	r2, #32
    5be4:	4393      	bics	r3, r2
    5be6:	6b62      	ldr	r2, [r4, #52]	; 0x34
    5be8:	81a3      	strh	r3, [r4, #12]
    5bea:	b2cd      	uxtb	r5, r1
    5bec:	6863      	ldr	r3, [r4, #4]
    5bee:	2a00      	cmp	r2, #0
    5bf0:	d00e      	beq.n	5c10 <_sungetc_r+0x40>
    5bf2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    5bf4:	4293      	cmp	r3, r2
    5bf6:	da05      	bge.n	5c04 <_sungetc_r+0x34>
    5bf8:	6823      	ldr	r3, [r4, #0]
    5bfa:	3b01      	subs	r3, #1
    5bfc:	6023      	str	r3, [r4, #0]
    5bfe:	701e      	strb	r6, [r3, #0]
    5c00:	6863      	ldr	r3, [r4, #4]
    5c02:	e010      	b.n	5c26 <_sungetc_r+0x56>
    5c04:	0021      	movs	r1, r4
    5c06:	f000 fdf7 	bl	67f8 <__submore>
    5c0a:	2800      	cmp	r0, #0
    5c0c:	d0f4      	beq.n	5bf8 <_sungetc_r+0x28>
    5c0e:	e7e4      	b.n	5bda <_sungetc_r+0xa>
    5c10:	6921      	ldr	r1, [r4, #16]
    5c12:	6822      	ldr	r2, [r4, #0]
    5c14:	2900      	cmp	r1, #0
    5c16:	d008      	beq.n	5c2a <_sungetc_r+0x5a>
    5c18:	4291      	cmp	r1, r2
    5c1a:	d206      	bcs.n	5c2a <_sungetc_r+0x5a>
    5c1c:	1e51      	subs	r1, r2, #1
    5c1e:	7808      	ldrb	r0, [r1, #0]
    5c20:	4285      	cmp	r5, r0
    5c22:	d102      	bne.n	5c2a <_sungetc_r+0x5a>
    5c24:	6021      	str	r1, [r4, #0]
    5c26:	3301      	adds	r3, #1
    5c28:	e00b      	b.n	5c42 <_sungetc_r+0x72>
    5c2a:	6423      	str	r3, [r4, #64]	; 0x40
    5c2c:	0023      	movs	r3, r4
    5c2e:	3344      	adds	r3, #68	; 0x44
    5c30:	6363      	str	r3, [r4, #52]	; 0x34
    5c32:	2303      	movs	r3, #3
    5c34:	63a3      	str	r3, [r4, #56]	; 0x38
    5c36:	0023      	movs	r3, r4
    5c38:	3346      	adds	r3, #70	; 0x46
    5c3a:	63e2      	str	r2, [r4, #60]	; 0x3c
    5c3c:	701e      	strb	r6, [r3, #0]
    5c3e:	6023      	str	r3, [r4, #0]
    5c40:	2301      	movs	r3, #1
    5c42:	0028      	movs	r0, r5
    5c44:	6063      	str	r3, [r4, #4]
    5c46:	bd70      	pop	{r4, r5, r6, pc}

00005c48 <__ssrefill_r>:
    5c48:	b510      	push	{r4, lr}
    5c4a:	000c      	movs	r4, r1
    5c4c:	6b49      	ldr	r1, [r1, #52]	; 0x34
    5c4e:	2900      	cmp	r1, #0
    5c50:	d00e      	beq.n	5c70 <__ssrefill_r+0x28>
    5c52:	0023      	movs	r3, r4
    5c54:	3344      	adds	r3, #68	; 0x44
    5c56:	4299      	cmp	r1, r3
    5c58:	d001      	beq.n	5c5e <__ssrefill_r+0x16>
    5c5a:	f000 fe2b 	bl	68b4 <_free_r>
    5c5e:	2000      	movs	r0, #0
    5c60:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5c62:	6360      	str	r0, [r4, #52]	; 0x34
    5c64:	6063      	str	r3, [r4, #4]
    5c66:	4283      	cmp	r3, r0
    5c68:	d002      	beq.n	5c70 <__ssrefill_r+0x28>
    5c6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    5c6c:	6023      	str	r3, [r4, #0]
    5c6e:	e009      	b.n	5c84 <__ssrefill_r+0x3c>
    5c70:	6923      	ldr	r3, [r4, #16]
    5c72:	2220      	movs	r2, #32
    5c74:	6023      	str	r3, [r4, #0]
    5c76:	2300      	movs	r3, #0
    5c78:	2001      	movs	r0, #1
    5c7a:	6063      	str	r3, [r4, #4]
    5c7c:	89a3      	ldrh	r3, [r4, #12]
    5c7e:	4240      	negs	r0, r0
    5c80:	4313      	orrs	r3, r2
    5c82:	81a3      	strh	r3, [r4, #12]
    5c84:	bd10      	pop	{r4, pc}
	...

00005c88 <__ssvfiscanf_r>:
    5c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c8a:	4cb8      	ldr	r4, [pc, #736]	; (5f6c <__ssvfiscanf_r+0x2e4>)
    5c8c:	000d      	movs	r5, r1
    5c8e:	44a5      	add	sp, r4
    5c90:	9303      	str	r3, [sp, #12]
    5c92:	2300      	movs	r3, #0
    5c94:	9000      	str	r0, [sp, #0]
    5c96:	9348      	str	r3, [sp, #288]	; 0x120
    5c98:	9349      	str	r3, [sp, #292]	; 0x124
    5c9a:	2086      	movs	r0, #134	; 0x86
    5c9c:	ab05      	add	r3, sp, #20
    5c9e:	934a      	str	r3, [sp, #296]	; 0x128
    5ca0:	23be      	movs	r3, #190	; 0xbe
    5ca2:	0040      	lsls	r0, r0, #1
    5ca4:	9201      	str	r2, [sp, #4]
    5ca6:	a902      	add	r1, sp, #8
    5ca8:	4ab1      	ldr	r2, [pc, #708]	; (5f70 <__ssvfiscanf_r+0x2e8>)
    5caa:	005b      	lsls	r3, r3, #1
    5cac:	1809      	adds	r1, r1, r0
    5cae:	50ca      	str	r2, [r1, r3]
    5cb0:	3304      	adds	r3, #4
    5cb2:	001e      	movs	r6, r3
    5cb4:	4aaf      	ldr	r2, [pc, #700]	; (5f74 <__ssvfiscanf_r+0x2ec>)
    5cb6:	a902      	add	r1, sp, #8
    5cb8:	1809      	adds	r1, r1, r0
    5cba:	50ca      	str	r2, [r1, r3]
    5cbc:	9b01      	ldr	r3, [sp, #4]
    5cbe:	781a      	ldrb	r2, [r3, #0]
    5cc0:	2a00      	cmp	r2, #0
    5cc2:	d100      	bne.n	5cc6 <__ssvfiscanf_r+0x3e>
    5cc4:	e149      	b.n	5f5a <__ssvfiscanf_r+0x2d2>
    5cc6:	2108      	movs	r1, #8
    5cc8:	4cab      	ldr	r4, [pc, #684]	; (5f78 <__ssvfiscanf_r+0x2f0>)
    5cca:	6823      	ldr	r3, [r4, #0]
    5ccc:	189b      	adds	r3, r3, r2
    5cce:	785b      	ldrb	r3, [r3, #1]
    5cd0:	400b      	ands	r3, r1
    5cd2:	d023      	beq.n	5d1c <__ssvfiscanf_r+0x94>
    5cd4:	686b      	ldr	r3, [r5, #4]
    5cd6:	2b00      	cmp	r3, #0
    5cd8:	dd11      	ble.n	5cfe <__ssvfiscanf_r+0x76>
    5cda:	682b      	ldr	r3, [r5, #0]
    5cdc:	6821      	ldr	r1, [r4, #0]
    5cde:	781a      	ldrb	r2, [r3, #0]
    5ce0:	188a      	adds	r2, r1, r2
    5ce2:	2108      	movs	r1, #8
    5ce4:	7852      	ldrb	r2, [r2, #1]
    5ce6:	420a      	tst	r2, r1
    5ce8:	d014      	beq.n	5d14 <__ssvfiscanf_r+0x8c>
    5cea:	9a49      	ldr	r2, [sp, #292]	; 0x124
    5cec:	3301      	adds	r3, #1
    5cee:	9202      	str	r2, [sp, #8]
    5cf0:	3201      	adds	r2, #1
    5cf2:	9249      	str	r2, [sp, #292]	; 0x124
    5cf4:	686a      	ldr	r2, [r5, #4]
    5cf6:	602b      	str	r3, [r5, #0]
    5cf8:	3a01      	subs	r2, #1
    5cfa:	606a      	str	r2, [r5, #4]
    5cfc:	e7ea      	b.n	5cd4 <__ssvfiscanf_r+0x4c>
    5cfe:	2286      	movs	r2, #134	; 0x86
    5d00:	ab02      	add	r3, sp, #8
    5d02:	0052      	lsls	r2, r2, #1
    5d04:	189b      	adds	r3, r3, r2
    5d06:	599b      	ldr	r3, [r3, r6]
    5d08:	0029      	movs	r1, r5
    5d0a:	9800      	ldr	r0, [sp, #0]
    5d0c:	9302      	str	r3, [sp, #8]
    5d0e:	4798      	blx	r3
    5d10:	2800      	cmp	r0, #0
    5d12:	d0e2      	beq.n	5cda <__ssvfiscanf_r+0x52>
    5d14:	9f01      	ldr	r7, [sp, #4]
    5d16:	3701      	adds	r7, #1
    5d18:	9701      	str	r7, [sp, #4]
    5d1a:	e7cf      	b.n	5cbc <__ssvfiscanf_r+0x34>
    5d1c:	9901      	ldr	r1, [sp, #4]
    5d1e:	0014      	movs	r4, r2
    5d20:	1c4f      	adds	r7, r1, #1
    5d22:	2a25      	cmp	r2, #37	; 0x25
    5d24:	d155      	bne.n	5dd2 <__ssvfiscanf_r+0x14a>
    5d26:	9347      	str	r3, [sp, #284]	; 0x11c
    5d28:	9345      	str	r3, [sp, #276]	; 0x114
    5d2a:	784b      	ldrb	r3, [r1, #1]
    5d2c:	2b2a      	cmp	r3, #42	; 0x2a
    5d2e:	d102      	bne.n	5d36 <__ssvfiscanf_r+0xae>
    5d30:	3b1a      	subs	r3, #26
    5d32:	9345      	str	r3, [sp, #276]	; 0x114
    5d34:	3701      	adds	r7, #1
    5d36:	003c      	movs	r4, r7
    5d38:	220a      	movs	r2, #10
    5d3a:	7821      	ldrb	r1, [r4, #0]
    5d3c:	000b      	movs	r3, r1
    5d3e:	3b30      	subs	r3, #48	; 0x30
    5d40:	2b09      	cmp	r3, #9
    5d42:	d807      	bhi.n	5d54 <__ssvfiscanf_r+0xcc>
    5d44:	9b47      	ldr	r3, [sp, #284]	; 0x11c
    5d46:	3401      	adds	r4, #1
    5d48:	9301      	str	r3, [sp, #4]
    5d4a:	4353      	muls	r3, r2
    5d4c:	3b30      	subs	r3, #48	; 0x30
    5d4e:	1859      	adds	r1, r3, r1
    5d50:	9147      	str	r1, [sp, #284]	; 0x11c
    5d52:	e7f2      	b.n	5d3a <__ssvfiscanf_r+0xb2>
    5d54:	4f89      	ldr	r7, [pc, #548]	; (5f7c <__ssvfiscanf_r+0x2f4>)
    5d56:	2203      	movs	r2, #3
    5d58:	0038      	movs	r0, r7
    5d5a:	f000 fd8b 	bl	6874 <memchr>
    5d5e:	2800      	cmp	r0, #0
    5d60:	d007      	beq.n	5d72 <__ssvfiscanf_r+0xea>
    5d62:	2301      	movs	r3, #1
    5d64:	1bc0      	subs	r0, r0, r7
    5d66:	4083      	lsls	r3, r0
    5d68:	9a45      	ldr	r2, [sp, #276]	; 0x114
    5d6a:	3401      	adds	r4, #1
    5d6c:	4313      	orrs	r3, r2
    5d6e:	9201      	str	r2, [sp, #4]
    5d70:	9345      	str	r3, [sp, #276]	; 0x114
    5d72:	1c67      	adds	r7, r4, #1
    5d74:	7824      	ldrb	r4, [r4, #0]
    5d76:	2c67      	cmp	r4, #103	; 0x67
    5d78:	d818      	bhi.n	5dac <__ssvfiscanf_r+0x124>
    5d7a:	2c65      	cmp	r4, #101	; 0x65
    5d7c:	d300      	bcc.n	5d80 <__ssvfiscanf_r+0xf8>
    5d7e:	e08b      	b.n	5e98 <__ssvfiscanf_r+0x210>
    5d80:	2c47      	cmp	r4, #71	; 0x47
    5d82:	d808      	bhi.n	5d96 <__ssvfiscanf_r+0x10e>
    5d84:	2c45      	cmp	r4, #69	; 0x45
    5d86:	d300      	bcc.n	5d8a <__ssvfiscanf_r+0x102>
    5d88:	e086      	b.n	5e98 <__ssvfiscanf_r+0x210>
    5d8a:	2c00      	cmp	r4, #0
    5d8c:	d100      	bne.n	5d90 <__ssvfiscanf_r+0x108>
    5d8e:	e0e6      	b.n	5f5e <__ssvfiscanf_r+0x2d6>
    5d90:	2c25      	cmp	r4, #37	; 0x25
    5d92:	d01e      	beq.n	5dd2 <__ssvfiscanf_r+0x14a>
    5d94:	e082      	b.n	5e9c <__ssvfiscanf_r+0x214>
    5d96:	2c5b      	cmp	r4, #91	; 0x5b
    5d98:	d056      	beq.n	5e48 <__ssvfiscanf_r+0x1c0>
    5d9a:	d802      	bhi.n	5da2 <__ssvfiscanf_r+0x11a>
    5d9c:	2c58      	cmp	r4, #88	; 0x58
    5d9e:	d041      	beq.n	5e24 <__ssvfiscanf_r+0x19c>
    5da0:	e07c      	b.n	5e9c <__ssvfiscanf_r+0x214>
    5da2:	2c63      	cmp	r4, #99	; 0x63
    5da4:	d05e      	beq.n	5e64 <__ssvfiscanf_r+0x1dc>
    5da6:	2c64      	cmp	r4, #100	; 0x64
    5da8:	d045      	beq.n	5e36 <__ssvfiscanf_r+0x1ae>
    5daa:	e077      	b.n	5e9c <__ssvfiscanf_r+0x214>
    5dac:	2c70      	cmp	r4, #112	; 0x70
    5dae:	d033      	beq.n	5e18 <__ssvfiscanf_r+0x190>
    5db0:	d807      	bhi.n	5dc2 <__ssvfiscanf_r+0x13a>
    5db2:	2c6e      	cmp	r4, #110	; 0x6e
    5db4:	d05e      	beq.n	5e74 <__ssvfiscanf_r+0x1ec>
    5db6:	d840      	bhi.n	5e3a <__ssvfiscanf_r+0x1b2>
    5db8:	2c69      	cmp	r4, #105	; 0x69
    5dba:	d16f      	bne.n	5e9c <__ssvfiscanf_r+0x214>
    5dbc:	2300      	movs	r3, #0
    5dbe:	9346      	str	r3, [sp, #280]	; 0x118
    5dc0:	e040      	b.n	5e44 <__ssvfiscanf_r+0x1bc>
    5dc2:	2c75      	cmp	r4, #117	; 0x75
    5dc4:	d037      	beq.n	5e36 <__ssvfiscanf_r+0x1ae>
    5dc6:	2c78      	cmp	r4, #120	; 0x78
    5dc8:	d02c      	beq.n	5e24 <__ssvfiscanf_r+0x19c>
    5dca:	2302      	movs	r3, #2
    5dcc:	2c73      	cmp	r4, #115	; 0x73
    5dce:	d047      	beq.n	5e60 <__ssvfiscanf_r+0x1d8>
    5dd0:	e064      	b.n	5e9c <__ssvfiscanf_r+0x214>
    5dd2:	686b      	ldr	r3, [r5, #4]
    5dd4:	2b00      	cmp	r3, #0
    5dd6:	dd0e      	ble.n	5df6 <__ssvfiscanf_r+0x16e>
    5dd8:	682b      	ldr	r3, [r5, #0]
    5dda:	781a      	ldrb	r2, [r3, #0]
    5ddc:	4294      	cmp	r4, r2
    5dde:	d000      	beq.n	5de2 <__ssvfiscanf_r+0x15a>
    5de0:	e0bb      	b.n	5f5a <__ssvfiscanf_r+0x2d2>
    5de2:	3301      	adds	r3, #1
    5de4:	686a      	ldr	r2, [r5, #4]
    5de6:	602b      	str	r3, [r5, #0]
    5de8:	9b49      	ldr	r3, [sp, #292]	; 0x124
    5dea:	3a01      	subs	r2, #1
    5dec:	9301      	str	r3, [sp, #4]
    5dee:	3301      	adds	r3, #1
    5df0:	606a      	str	r2, [r5, #4]
    5df2:	9349      	str	r3, [sp, #292]	; 0x124
    5df4:	e790      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5df6:	2286      	movs	r2, #134	; 0x86
    5df8:	ab02      	add	r3, sp, #8
    5dfa:	0052      	lsls	r2, r2, #1
    5dfc:	189b      	adds	r3, r3, r2
    5dfe:	599b      	ldr	r3, [r3, r6]
    5e00:	0029      	movs	r1, r5
    5e02:	9800      	ldr	r0, [sp, #0]
    5e04:	9301      	str	r3, [sp, #4]
    5e06:	4798      	blx	r3
    5e08:	2800      	cmp	r0, #0
    5e0a:	d0e5      	beq.n	5dd8 <__ssvfiscanf_r+0x150>
    5e0c:	9848      	ldr	r0, [sp, #288]	; 0x120
    5e0e:	2800      	cmp	r0, #0
    5e10:	d000      	beq.n	5e14 <__ssvfiscanf_r+0x18c>
    5e12:	e09e      	b.n	5f52 <__ssvfiscanf_r+0x2ca>
    5e14:	3801      	subs	r0, #1
    5e16:	e0a4      	b.n	5f62 <__ssvfiscanf_r+0x2da>
    5e18:	9b45      	ldr	r3, [sp, #276]	; 0x114
    5e1a:	9301      	str	r3, [sp, #4]
    5e1c:	2320      	movs	r3, #32
    5e1e:	9a01      	ldr	r2, [sp, #4]
    5e20:	4313      	orrs	r3, r2
    5e22:	9345      	str	r3, [sp, #276]	; 0x114
    5e24:	9b45      	ldr	r3, [sp, #276]	; 0x114
    5e26:	9301      	str	r3, [sp, #4]
    5e28:	2380      	movs	r3, #128	; 0x80
    5e2a:	9a01      	ldr	r2, [sp, #4]
    5e2c:	009b      	lsls	r3, r3, #2
    5e2e:	4313      	orrs	r3, r2
    5e30:	9345      	str	r3, [sp, #276]	; 0x114
    5e32:	2310      	movs	r3, #16
    5e34:	e002      	b.n	5e3c <__ssvfiscanf_r+0x1b4>
    5e36:	230a      	movs	r3, #10
    5e38:	e000      	b.n	5e3c <__ssvfiscanf_r+0x1b4>
    5e3a:	2308      	movs	r3, #8
    5e3c:	9346      	str	r3, [sp, #280]	; 0x118
    5e3e:	2304      	movs	r3, #4
    5e40:	2c6e      	cmp	r4, #110	; 0x6e
    5e42:	dc0d      	bgt.n	5e60 <__ssvfiscanf_r+0x1d8>
    5e44:	2303      	movs	r3, #3
    5e46:	e00b      	b.n	5e60 <__ssvfiscanf_r+0x1d8>
    5e48:	0039      	movs	r1, r7
    5e4a:	a805      	add	r0, sp, #20
    5e4c:	f000 fb8c 	bl	6568 <__sccl>
    5e50:	9b45      	ldr	r3, [sp, #276]	; 0x114
    5e52:	0007      	movs	r7, r0
    5e54:	9301      	str	r3, [sp, #4]
    5e56:	2340      	movs	r3, #64	; 0x40
    5e58:	9a01      	ldr	r2, [sp, #4]
    5e5a:	4313      	orrs	r3, r2
    5e5c:	9345      	str	r3, [sp, #276]	; 0x114
    5e5e:	2301      	movs	r3, #1
    5e60:	934b      	str	r3, [sp, #300]	; 0x12c
    5e62:	e01f      	b.n	5ea4 <__ssvfiscanf_r+0x21c>
    5e64:	9b45      	ldr	r3, [sp, #276]	; 0x114
    5e66:	9301      	str	r3, [sp, #4]
    5e68:	2340      	movs	r3, #64	; 0x40
    5e6a:	9a01      	ldr	r2, [sp, #4]
    5e6c:	4313      	orrs	r3, r2
    5e6e:	9345      	str	r3, [sp, #276]	; 0x114
    5e70:	2300      	movs	r3, #0
    5e72:	e7f5      	b.n	5e60 <__ssvfiscanf_r+0x1d8>
    5e74:	9945      	ldr	r1, [sp, #276]	; 0x114
    5e76:	06cb      	lsls	r3, r1, #27
    5e78:	d500      	bpl.n	5e7c <__ssvfiscanf_r+0x1f4>
    5e7a:	e74d      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5e7c:	9b03      	ldr	r3, [sp, #12]
    5e7e:	9a49      	ldr	r2, [sp, #292]	; 0x124
    5e80:	07c8      	lsls	r0, r1, #31
    5e82:	d504      	bpl.n	5e8e <__ssvfiscanf_r+0x206>
    5e84:	1d19      	adds	r1, r3, #4
    5e86:	9103      	str	r1, [sp, #12]
    5e88:	681b      	ldr	r3, [r3, #0]
    5e8a:	801a      	strh	r2, [r3, #0]
    5e8c:	e744      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5e8e:	1d19      	adds	r1, r3, #4
    5e90:	9103      	str	r1, [sp, #12]
    5e92:	681b      	ldr	r3, [r3, #0]
    5e94:	601a      	str	r2, [r3, #0]
    5e96:	e73f      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5e98:	2305      	movs	r3, #5
    5e9a:	e7e1      	b.n	5e60 <__ssvfiscanf_r+0x1d8>
    5e9c:	2303      	movs	r3, #3
    5e9e:	934b      	str	r3, [sp, #300]	; 0x12c
    5ea0:	3307      	adds	r3, #7
    5ea2:	9346      	str	r3, [sp, #280]	; 0x118
    5ea4:	686b      	ldr	r3, [r5, #4]
    5ea6:	2b00      	cmp	r3, #0
    5ea8:	dd04      	ble.n	5eb4 <__ssvfiscanf_r+0x22c>
    5eaa:	9b45      	ldr	r3, [sp, #276]	; 0x114
    5eac:	9301      	str	r3, [sp, #4]
    5eae:	065b      	lsls	r3, r3, #25
    5eb0:	d517      	bpl.n	5ee2 <__ssvfiscanf_r+0x25a>
    5eb2:	e01f      	b.n	5ef4 <__ssvfiscanf_r+0x26c>
    5eb4:	2286      	movs	r2, #134	; 0x86
    5eb6:	ab02      	add	r3, sp, #8
    5eb8:	0052      	lsls	r2, r2, #1
    5eba:	189b      	adds	r3, r3, r2
    5ebc:	599b      	ldr	r3, [r3, r6]
    5ebe:	0029      	movs	r1, r5
    5ec0:	9800      	ldr	r0, [sp, #0]
    5ec2:	9301      	str	r3, [sp, #4]
    5ec4:	4798      	blx	r3
    5ec6:	2800      	cmp	r0, #0
    5ec8:	d0ef      	beq.n	5eaa <__ssvfiscanf_r+0x222>
    5eca:	e79f      	b.n	5e0c <__ssvfiscanf_r+0x184>
    5ecc:	9a49      	ldr	r2, [sp, #292]	; 0x124
    5ece:	9201      	str	r2, [sp, #4]
    5ed0:	3201      	adds	r2, #1
    5ed2:	9249      	str	r2, [sp, #292]	; 0x124
    5ed4:	686a      	ldr	r2, [r5, #4]
    5ed6:	3a01      	subs	r2, #1
    5ed8:	606a      	str	r2, [r5, #4]
    5eda:	2a00      	cmp	r2, #0
    5edc:	dd14      	ble.n	5f08 <__ssvfiscanf_r+0x280>
    5ede:	3301      	adds	r3, #1
    5ee0:	602b      	str	r3, [r5, #0]
    5ee2:	682b      	ldr	r3, [r5, #0]
    5ee4:	4924      	ldr	r1, [pc, #144]	; (5f78 <__ssvfiscanf_r+0x2f0>)
    5ee6:	781a      	ldrb	r2, [r3, #0]
    5ee8:	6809      	ldr	r1, [r1, #0]
    5eea:	188a      	adds	r2, r1, r2
    5eec:	2108      	movs	r1, #8
    5eee:	7852      	ldrb	r2, [r2, #1]
    5ef0:	420a      	tst	r2, r1
    5ef2:	d1eb      	bne.n	5ecc <__ssvfiscanf_r+0x244>
    5ef4:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
    5ef6:	2b02      	cmp	r3, #2
    5ef8:	dc12      	bgt.n	5f20 <__ssvfiscanf_r+0x298>
    5efa:	ab03      	add	r3, sp, #12
    5efc:	002a      	movs	r2, r5
    5efe:	a945      	add	r1, sp, #276	; 0x114
    5f00:	9800      	ldr	r0, [sp, #0]
    5f02:	f000 f9cf 	bl	62a4 <_scanf_chars>
    5f06:	e01e      	b.n	5f46 <__ssvfiscanf_r+0x2be>
    5f08:	2286      	movs	r2, #134	; 0x86
    5f0a:	ab02      	add	r3, sp, #8
    5f0c:	0052      	lsls	r2, r2, #1
    5f0e:	189b      	adds	r3, r3, r2
    5f10:	599b      	ldr	r3, [r3, r6]
    5f12:	0029      	movs	r1, r5
    5f14:	9800      	ldr	r0, [sp, #0]
    5f16:	9301      	str	r3, [sp, #4]
    5f18:	4798      	blx	r3
    5f1a:	2800      	cmp	r0, #0
    5f1c:	d0e1      	beq.n	5ee2 <__ssvfiscanf_r+0x25a>
    5f1e:	e775      	b.n	5e0c <__ssvfiscanf_r+0x184>
    5f20:	2b04      	cmp	r3, #4
    5f22:	dc06      	bgt.n	5f32 <__ssvfiscanf_r+0x2aa>
    5f24:	ab03      	add	r3, sp, #12
    5f26:	002a      	movs	r2, r5
    5f28:	a945      	add	r1, sp, #276	; 0x114
    5f2a:	9800      	ldr	r0, [sp, #0]
    5f2c:	f000 fa1c 	bl	6368 <_scanf_i>
    5f30:	e009      	b.n	5f46 <__ssvfiscanf_r+0x2be>
    5f32:	4b13      	ldr	r3, [pc, #76]	; (5f80 <__ssvfiscanf_r+0x2f8>)
    5f34:	2b00      	cmp	r3, #0
    5f36:	d100      	bne.n	5f3a <__ssvfiscanf_r+0x2b2>
    5f38:	e6ee      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5f3a:	ab03      	add	r3, sp, #12
    5f3c:	002a      	movs	r2, r5
    5f3e:	a945      	add	r1, sp, #276	; 0x114
    5f40:	9800      	ldr	r0, [sp, #0]
    5f42:	e000      	b.n	5f46 <__ssvfiscanf_r+0x2be>
    5f44:	bf00      	nop
    5f46:	2801      	cmp	r0, #1
    5f48:	d007      	beq.n	5f5a <__ssvfiscanf_r+0x2d2>
    5f4a:	2802      	cmp	r0, #2
    5f4c:	d000      	beq.n	5f50 <__ssvfiscanf_r+0x2c8>
    5f4e:	e6e3      	b.n	5d18 <__ssvfiscanf_r+0x90>
    5f50:	e75c      	b.n	5e0c <__ssvfiscanf_r+0x184>
    5f52:	89ab      	ldrh	r3, [r5, #12]
    5f54:	065b      	lsls	r3, r3, #25
    5f56:	d504      	bpl.n	5f62 <__ssvfiscanf_r+0x2da>
    5f58:	e001      	b.n	5f5e <__ssvfiscanf_r+0x2d6>
    5f5a:	9848      	ldr	r0, [sp, #288]	; 0x120
    5f5c:	e001      	b.n	5f62 <__ssvfiscanf_r+0x2da>
    5f5e:	2001      	movs	r0, #1
    5f60:	4240      	negs	r0, r0
    5f62:	23a7      	movs	r3, #167	; 0xa7
    5f64:	009b      	lsls	r3, r3, #2
    5f66:	449d      	add	sp, r3
    5f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f6a:	46c0      	nop			; (mov r8, r8)
    5f6c:	fffffd64 	.word	0xfffffd64
    5f70:	00005bd1 	.word	0x00005bd1
    5f74:	00005c49 	.word	0x00005c49
    5f78:	200001c8 	.word	0x200001c8
    5f7c:	00006f2f 	.word	0x00006f2f
    5f80:	00000000 	.word	0x00000000

00005f84 <_printf_common>:
    5f84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5f86:	0017      	movs	r7, r2
    5f88:	9301      	str	r3, [sp, #4]
    5f8a:	688a      	ldr	r2, [r1, #8]
    5f8c:	690b      	ldr	r3, [r1, #16]
    5f8e:	9000      	str	r0, [sp, #0]
    5f90:	000c      	movs	r4, r1
    5f92:	4293      	cmp	r3, r2
    5f94:	da00      	bge.n	5f98 <_printf_common+0x14>
    5f96:	0013      	movs	r3, r2
    5f98:	0022      	movs	r2, r4
    5f9a:	603b      	str	r3, [r7, #0]
    5f9c:	3243      	adds	r2, #67	; 0x43
    5f9e:	7812      	ldrb	r2, [r2, #0]
    5fa0:	2a00      	cmp	r2, #0
    5fa2:	d001      	beq.n	5fa8 <_printf_common+0x24>
    5fa4:	3301      	adds	r3, #1
    5fa6:	603b      	str	r3, [r7, #0]
    5fa8:	6823      	ldr	r3, [r4, #0]
    5faa:	069b      	lsls	r3, r3, #26
    5fac:	d502      	bpl.n	5fb4 <_printf_common+0x30>
    5fae:	683b      	ldr	r3, [r7, #0]
    5fb0:	3302      	adds	r3, #2
    5fb2:	603b      	str	r3, [r7, #0]
    5fb4:	2506      	movs	r5, #6
    5fb6:	6823      	ldr	r3, [r4, #0]
    5fb8:	401d      	ands	r5, r3
    5fba:	d01e      	beq.n	5ffa <_printf_common+0x76>
    5fbc:	0023      	movs	r3, r4
    5fbe:	3343      	adds	r3, #67	; 0x43
    5fc0:	781b      	ldrb	r3, [r3, #0]
    5fc2:	1e5a      	subs	r2, r3, #1
    5fc4:	4193      	sbcs	r3, r2
    5fc6:	6822      	ldr	r2, [r4, #0]
    5fc8:	0692      	lsls	r2, r2, #26
    5fca:	d51c      	bpl.n	6006 <_printf_common+0x82>
    5fcc:	2030      	movs	r0, #48	; 0x30
    5fce:	18e1      	adds	r1, r4, r3
    5fd0:	3143      	adds	r1, #67	; 0x43
    5fd2:	7008      	strb	r0, [r1, #0]
    5fd4:	0021      	movs	r1, r4
    5fd6:	1c5a      	adds	r2, r3, #1
    5fd8:	3145      	adds	r1, #69	; 0x45
    5fda:	7809      	ldrb	r1, [r1, #0]
    5fdc:	18a2      	adds	r2, r4, r2
    5fde:	3243      	adds	r2, #67	; 0x43
    5fe0:	3302      	adds	r3, #2
    5fe2:	7011      	strb	r1, [r2, #0]
    5fe4:	e00f      	b.n	6006 <_printf_common+0x82>
    5fe6:	0022      	movs	r2, r4
    5fe8:	2301      	movs	r3, #1
    5fea:	3219      	adds	r2, #25
    5fec:	9901      	ldr	r1, [sp, #4]
    5fee:	9800      	ldr	r0, [sp, #0]
    5ff0:	9e08      	ldr	r6, [sp, #32]
    5ff2:	47b0      	blx	r6
    5ff4:	1c43      	adds	r3, r0, #1
    5ff6:	d00e      	beq.n	6016 <_printf_common+0x92>
    5ff8:	3501      	adds	r5, #1
    5ffa:	68e3      	ldr	r3, [r4, #12]
    5ffc:	683a      	ldr	r2, [r7, #0]
    5ffe:	1a9b      	subs	r3, r3, r2
    6000:	429d      	cmp	r5, r3
    6002:	dbf0      	blt.n	5fe6 <_printf_common+0x62>
    6004:	e7da      	b.n	5fbc <_printf_common+0x38>
    6006:	0022      	movs	r2, r4
    6008:	9901      	ldr	r1, [sp, #4]
    600a:	3243      	adds	r2, #67	; 0x43
    600c:	9800      	ldr	r0, [sp, #0]
    600e:	9d08      	ldr	r5, [sp, #32]
    6010:	47a8      	blx	r5
    6012:	1c43      	adds	r3, r0, #1
    6014:	d102      	bne.n	601c <_printf_common+0x98>
    6016:	2001      	movs	r0, #1
    6018:	4240      	negs	r0, r0
    601a:	e020      	b.n	605e <_printf_common+0xda>
    601c:	2306      	movs	r3, #6
    601e:	6820      	ldr	r0, [r4, #0]
    6020:	68e1      	ldr	r1, [r4, #12]
    6022:	683a      	ldr	r2, [r7, #0]
    6024:	4003      	ands	r3, r0
    6026:	2500      	movs	r5, #0
    6028:	2b04      	cmp	r3, #4
    602a:	d103      	bne.n	6034 <_printf_common+0xb0>
    602c:	1a8d      	subs	r5, r1, r2
    602e:	43eb      	mvns	r3, r5
    6030:	17db      	asrs	r3, r3, #31
    6032:	401d      	ands	r5, r3
    6034:	68a3      	ldr	r3, [r4, #8]
    6036:	6922      	ldr	r2, [r4, #16]
    6038:	4293      	cmp	r3, r2
    603a:	dd01      	ble.n	6040 <_printf_common+0xbc>
    603c:	1a9b      	subs	r3, r3, r2
    603e:	18ed      	adds	r5, r5, r3
    6040:	2700      	movs	r7, #0
    6042:	42bd      	cmp	r5, r7
    6044:	d00a      	beq.n	605c <_printf_common+0xd8>
    6046:	0022      	movs	r2, r4
    6048:	2301      	movs	r3, #1
    604a:	321a      	adds	r2, #26
    604c:	9901      	ldr	r1, [sp, #4]
    604e:	9800      	ldr	r0, [sp, #0]
    6050:	9e08      	ldr	r6, [sp, #32]
    6052:	47b0      	blx	r6
    6054:	1c43      	adds	r3, r0, #1
    6056:	d0de      	beq.n	6016 <_printf_common+0x92>
    6058:	3701      	adds	r7, #1
    605a:	e7f2      	b.n	6042 <_printf_common+0xbe>
    605c:	2000      	movs	r0, #0
    605e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006060 <_printf_i>:
    6060:	b5f0      	push	{r4, r5, r6, r7, lr}
    6062:	b08b      	sub	sp, #44	; 0x2c
    6064:	9206      	str	r2, [sp, #24]
    6066:	000a      	movs	r2, r1
    6068:	3243      	adds	r2, #67	; 0x43
    606a:	9307      	str	r3, [sp, #28]
    606c:	9005      	str	r0, [sp, #20]
    606e:	9204      	str	r2, [sp, #16]
    6070:	7e0a      	ldrb	r2, [r1, #24]
    6072:	000c      	movs	r4, r1
    6074:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6076:	2a6e      	cmp	r2, #110	; 0x6e
    6078:	d100      	bne.n	607c <_printf_i+0x1c>
    607a:	e0ab      	b.n	61d4 <_printf_i+0x174>
    607c:	d811      	bhi.n	60a2 <_printf_i+0x42>
    607e:	2a63      	cmp	r2, #99	; 0x63
    6080:	d022      	beq.n	60c8 <_printf_i+0x68>
    6082:	d809      	bhi.n	6098 <_printf_i+0x38>
    6084:	2a00      	cmp	r2, #0
    6086:	d100      	bne.n	608a <_printf_i+0x2a>
    6088:	e0b5      	b.n	61f6 <_printf_i+0x196>
    608a:	2a58      	cmp	r2, #88	; 0x58
    608c:	d000      	beq.n	6090 <_printf_i+0x30>
    608e:	e0c5      	b.n	621c <_printf_i+0x1bc>
    6090:	3145      	adds	r1, #69	; 0x45
    6092:	700a      	strb	r2, [r1, #0]
    6094:	4a81      	ldr	r2, [pc, #516]	; (629c <_printf_i+0x23c>)
    6096:	e04f      	b.n	6138 <_printf_i+0xd8>
    6098:	2a64      	cmp	r2, #100	; 0x64
    609a:	d01d      	beq.n	60d8 <_printf_i+0x78>
    609c:	2a69      	cmp	r2, #105	; 0x69
    609e:	d01b      	beq.n	60d8 <_printf_i+0x78>
    60a0:	e0bc      	b.n	621c <_printf_i+0x1bc>
    60a2:	2a73      	cmp	r2, #115	; 0x73
    60a4:	d100      	bne.n	60a8 <_printf_i+0x48>
    60a6:	e0aa      	b.n	61fe <_printf_i+0x19e>
    60a8:	d809      	bhi.n	60be <_printf_i+0x5e>
    60aa:	2a6f      	cmp	r2, #111	; 0x6f
    60ac:	d029      	beq.n	6102 <_printf_i+0xa2>
    60ae:	2a70      	cmp	r2, #112	; 0x70
    60b0:	d000      	beq.n	60b4 <_printf_i+0x54>
    60b2:	e0b3      	b.n	621c <_printf_i+0x1bc>
    60b4:	2220      	movs	r2, #32
    60b6:	6809      	ldr	r1, [r1, #0]
    60b8:	430a      	orrs	r2, r1
    60ba:	6022      	str	r2, [r4, #0]
    60bc:	e037      	b.n	612e <_printf_i+0xce>
    60be:	2a75      	cmp	r2, #117	; 0x75
    60c0:	d01f      	beq.n	6102 <_printf_i+0xa2>
    60c2:	2a78      	cmp	r2, #120	; 0x78
    60c4:	d033      	beq.n	612e <_printf_i+0xce>
    60c6:	e0a9      	b.n	621c <_printf_i+0x1bc>
    60c8:	000e      	movs	r6, r1
    60ca:	681a      	ldr	r2, [r3, #0]
    60cc:	3642      	adds	r6, #66	; 0x42
    60ce:	1d11      	adds	r1, r2, #4
    60d0:	6019      	str	r1, [r3, #0]
    60d2:	6813      	ldr	r3, [r2, #0]
    60d4:	7033      	strb	r3, [r6, #0]
    60d6:	e0a4      	b.n	6222 <_printf_i+0x1c2>
    60d8:	6821      	ldr	r1, [r4, #0]
    60da:	681a      	ldr	r2, [r3, #0]
    60dc:	0608      	lsls	r0, r1, #24
    60de:	d406      	bmi.n	60ee <_printf_i+0x8e>
    60e0:	0649      	lsls	r1, r1, #25
    60e2:	d504      	bpl.n	60ee <_printf_i+0x8e>
    60e4:	1d11      	adds	r1, r2, #4
    60e6:	6019      	str	r1, [r3, #0]
    60e8:	2300      	movs	r3, #0
    60ea:	5ed5      	ldrsh	r5, [r2, r3]
    60ec:	e002      	b.n	60f4 <_printf_i+0x94>
    60ee:	1d11      	adds	r1, r2, #4
    60f0:	6019      	str	r1, [r3, #0]
    60f2:	6815      	ldr	r5, [r2, #0]
    60f4:	2d00      	cmp	r5, #0
    60f6:	da3b      	bge.n	6170 <_printf_i+0x110>
    60f8:	232d      	movs	r3, #45	; 0x2d
    60fa:	9a04      	ldr	r2, [sp, #16]
    60fc:	426d      	negs	r5, r5
    60fe:	7013      	strb	r3, [r2, #0]
    6100:	e036      	b.n	6170 <_printf_i+0x110>
    6102:	6821      	ldr	r1, [r4, #0]
    6104:	681a      	ldr	r2, [r3, #0]
    6106:	0608      	lsls	r0, r1, #24
    6108:	d406      	bmi.n	6118 <_printf_i+0xb8>
    610a:	0649      	lsls	r1, r1, #25
    610c:	d504      	bpl.n	6118 <_printf_i+0xb8>
    610e:	6815      	ldr	r5, [r2, #0]
    6110:	1d11      	adds	r1, r2, #4
    6112:	6019      	str	r1, [r3, #0]
    6114:	b2ad      	uxth	r5, r5
    6116:	e002      	b.n	611e <_printf_i+0xbe>
    6118:	1d11      	adds	r1, r2, #4
    611a:	6019      	str	r1, [r3, #0]
    611c:	6815      	ldr	r5, [r2, #0]
    611e:	4b5f      	ldr	r3, [pc, #380]	; (629c <_printf_i+0x23c>)
    6120:	7e22      	ldrb	r2, [r4, #24]
    6122:	9303      	str	r3, [sp, #12]
    6124:	2708      	movs	r7, #8
    6126:	2a6f      	cmp	r2, #111	; 0x6f
    6128:	d01d      	beq.n	6166 <_printf_i+0x106>
    612a:	270a      	movs	r7, #10
    612c:	e01b      	b.n	6166 <_printf_i+0x106>
    612e:	0022      	movs	r2, r4
    6130:	2178      	movs	r1, #120	; 0x78
    6132:	3245      	adds	r2, #69	; 0x45
    6134:	7011      	strb	r1, [r2, #0]
    6136:	4a5a      	ldr	r2, [pc, #360]	; (62a0 <_printf_i+0x240>)
    6138:	6819      	ldr	r1, [r3, #0]
    613a:	9203      	str	r2, [sp, #12]
    613c:	1d08      	adds	r0, r1, #4
    613e:	6822      	ldr	r2, [r4, #0]
    6140:	6018      	str	r0, [r3, #0]
    6142:	680d      	ldr	r5, [r1, #0]
    6144:	0610      	lsls	r0, r2, #24
    6146:	d402      	bmi.n	614e <_printf_i+0xee>
    6148:	0650      	lsls	r0, r2, #25
    614a:	d500      	bpl.n	614e <_printf_i+0xee>
    614c:	b2ad      	uxth	r5, r5
    614e:	07d3      	lsls	r3, r2, #31
    6150:	d502      	bpl.n	6158 <_printf_i+0xf8>
    6152:	2320      	movs	r3, #32
    6154:	431a      	orrs	r2, r3
    6156:	6022      	str	r2, [r4, #0]
    6158:	2710      	movs	r7, #16
    615a:	2d00      	cmp	r5, #0
    615c:	d103      	bne.n	6166 <_printf_i+0x106>
    615e:	2320      	movs	r3, #32
    6160:	6822      	ldr	r2, [r4, #0]
    6162:	439a      	bics	r2, r3
    6164:	6022      	str	r2, [r4, #0]
    6166:	0023      	movs	r3, r4
    6168:	2200      	movs	r2, #0
    616a:	3343      	adds	r3, #67	; 0x43
    616c:	701a      	strb	r2, [r3, #0]
    616e:	e002      	b.n	6176 <_printf_i+0x116>
    6170:	270a      	movs	r7, #10
    6172:	4b4a      	ldr	r3, [pc, #296]	; (629c <_printf_i+0x23c>)
    6174:	9303      	str	r3, [sp, #12]
    6176:	6863      	ldr	r3, [r4, #4]
    6178:	60a3      	str	r3, [r4, #8]
    617a:	2b00      	cmp	r3, #0
    617c:	db09      	blt.n	6192 <_printf_i+0x132>
    617e:	2204      	movs	r2, #4
    6180:	6821      	ldr	r1, [r4, #0]
    6182:	4391      	bics	r1, r2
    6184:	6021      	str	r1, [r4, #0]
    6186:	2d00      	cmp	r5, #0
    6188:	d105      	bne.n	6196 <_printf_i+0x136>
    618a:	9e04      	ldr	r6, [sp, #16]
    618c:	2b00      	cmp	r3, #0
    618e:	d011      	beq.n	61b4 <_printf_i+0x154>
    6190:	e07b      	b.n	628a <_printf_i+0x22a>
    6192:	2d00      	cmp	r5, #0
    6194:	d079      	beq.n	628a <_printf_i+0x22a>
    6196:	9e04      	ldr	r6, [sp, #16]
    6198:	0028      	movs	r0, r5
    619a:	0039      	movs	r1, r7
    619c:	f7ff f8e2 	bl	5364 <__aeabi_uidivmod>
    61a0:	9b03      	ldr	r3, [sp, #12]
    61a2:	3e01      	subs	r6, #1
    61a4:	5c5b      	ldrb	r3, [r3, r1]
    61a6:	0028      	movs	r0, r5
    61a8:	7033      	strb	r3, [r6, #0]
    61aa:	0039      	movs	r1, r7
    61ac:	f7ff f854 	bl	5258 <__aeabi_uidiv>
    61b0:	1e05      	subs	r5, r0, #0
    61b2:	d1f1      	bne.n	6198 <_printf_i+0x138>
    61b4:	2f08      	cmp	r7, #8
    61b6:	d109      	bne.n	61cc <_printf_i+0x16c>
    61b8:	6823      	ldr	r3, [r4, #0]
    61ba:	07db      	lsls	r3, r3, #31
    61bc:	d506      	bpl.n	61cc <_printf_i+0x16c>
    61be:	6863      	ldr	r3, [r4, #4]
    61c0:	6922      	ldr	r2, [r4, #16]
    61c2:	4293      	cmp	r3, r2
    61c4:	dc02      	bgt.n	61cc <_printf_i+0x16c>
    61c6:	2330      	movs	r3, #48	; 0x30
    61c8:	3e01      	subs	r6, #1
    61ca:	7033      	strb	r3, [r6, #0]
    61cc:	9b04      	ldr	r3, [sp, #16]
    61ce:	1b9b      	subs	r3, r3, r6
    61d0:	6123      	str	r3, [r4, #16]
    61d2:	e02b      	b.n	622c <_printf_i+0x1cc>
    61d4:	6809      	ldr	r1, [r1, #0]
    61d6:	681a      	ldr	r2, [r3, #0]
    61d8:	0608      	lsls	r0, r1, #24
    61da:	d407      	bmi.n	61ec <_printf_i+0x18c>
    61dc:	0649      	lsls	r1, r1, #25
    61de:	d505      	bpl.n	61ec <_printf_i+0x18c>
    61e0:	1d11      	adds	r1, r2, #4
    61e2:	6019      	str	r1, [r3, #0]
    61e4:	6813      	ldr	r3, [r2, #0]
    61e6:	8aa2      	ldrh	r2, [r4, #20]
    61e8:	801a      	strh	r2, [r3, #0]
    61ea:	e004      	b.n	61f6 <_printf_i+0x196>
    61ec:	1d11      	adds	r1, r2, #4
    61ee:	6019      	str	r1, [r3, #0]
    61f0:	6813      	ldr	r3, [r2, #0]
    61f2:	6962      	ldr	r2, [r4, #20]
    61f4:	601a      	str	r2, [r3, #0]
    61f6:	2300      	movs	r3, #0
    61f8:	9e04      	ldr	r6, [sp, #16]
    61fa:	6123      	str	r3, [r4, #16]
    61fc:	e016      	b.n	622c <_printf_i+0x1cc>
    61fe:	681a      	ldr	r2, [r3, #0]
    6200:	1d11      	adds	r1, r2, #4
    6202:	6019      	str	r1, [r3, #0]
    6204:	6816      	ldr	r6, [r2, #0]
    6206:	2100      	movs	r1, #0
    6208:	6862      	ldr	r2, [r4, #4]
    620a:	0030      	movs	r0, r6
    620c:	f000 fb32 	bl	6874 <memchr>
    6210:	2800      	cmp	r0, #0
    6212:	d001      	beq.n	6218 <_printf_i+0x1b8>
    6214:	1b80      	subs	r0, r0, r6
    6216:	6060      	str	r0, [r4, #4]
    6218:	6863      	ldr	r3, [r4, #4]
    621a:	e003      	b.n	6224 <_printf_i+0x1c4>
    621c:	0026      	movs	r6, r4
    621e:	3642      	adds	r6, #66	; 0x42
    6220:	7032      	strb	r2, [r6, #0]
    6222:	2301      	movs	r3, #1
    6224:	6123      	str	r3, [r4, #16]
    6226:	2300      	movs	r3, #0
    6228:	9a04      	ldr	r2, [sp, #16]
    622a:	7013      	strb	r3, [r2, #0]
    622c:	9b07      	ldr	r3, [sp, #28]
    622e:	aa09      	add	r2, sp, #36	; 0x24
    6230:	9300      	str	r3, [sp, #0]
    6232:	0021      	movs	r1, r4
    6234:	9b06      	ldr	r3, [sp, #24]
    6236:	9805      	ldr	r0, [sp, #20]
    6238:	f7ff fea4 	bl	5f84 <_printf_common>
    623c:	1c43      	adds	r3, r0, #1
    623e:	d102      	bne.n	6246 <_printf_i+0x1e6>
    6240:	2001      	movs	r0, #1
    6242:	4240      	negs	r0, r0
    6244:	e027      	b.n	6296 <_printf_i+0x236>
    6246:	6923      	ldr	r3, [r4, #16]
    6248:	0032      	movs	r2, r6
    624a:	9906      	ldr	r1, [sp, #24]
    624c:	9805      	ldr	r0, [sp, #20]
    624e:	9d07      	ldr	r5, [sp, #28]
    6250:	47a8      	blx	r5
    6252:	1c43      	adds	r3, r0, #1
    6254:	d0f4      	beq.n	6240 <_printf_i+0x1e0>
    6256:	6823      	ldr	r3, [r4, #0]
    6258:	2500      	movs	r5, #0
    625a:	079b      	lsls	r3, r3, #30
    625c:	d40f      	bmi.n	627e <_printf_i+0x21e>
    625e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6260:	68e0      	ldr	r0, [r4, #12]
    6262:	4298      	cmp	r0, r3
    6264:	da17      	bge.n	6296 <_printf_i+0x236>
    6266:	0018      	movs	r0, r3
    6268:	e015      	b.n	6296 <_printf_i+0x236>
    626a:	0022      	movs	r2, r4
    626c:	2301      	movs	r3, #1
    626e:	3219      	adds	r2, #25
    6270:	9906      	ldr	r1, [sp, #24]
    6272:	9805      	ldr	r0, [sp, #20]
    6274:	9e07      	ldr	r6, [sp, #28]
    6276:	47b0      	blx	r6
    6278:	1c43      	adds	r3, r0, #1
    627a:	d0e1      	beq.n	6240 <_printf_i+0x1e0>
    627c:	3501      	adds	r5, #1
    627e:	68e3      	ldr	r3, [r4, #12]
    6280:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6282:	1a9b      	subs	r3, r3, r2
    6284:	429d      	cmp	r5, r3
    6286:	dbf0      	blt.n	626a <_printf_i+0x20a>
    6288:	e7e9      	b.n	625e <_printf_i+0x1fe>
    628a:	0026      	movs	r6, r4
    628c:	9b03      	ldr	r3, [sp, #12]
    628e:	3642      	adds	r6, #66	; 0x42
    6290:	781b      	ldrb	r3, [r3, #0]
    6292:	7033      	strb	r3, [r6, #0]
    6294:	e78e      	b.n	61b4 <_printf_i+0x154>
    6296:	b00b      	add	sp, #44	; 0x2c
    6298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    629a:	46c0      	nop			; (mov r8, r8)
    629c:	00006f3a 	.word	0x00006f3a
    62a0:	00006f4b 	.word	0x00006f4b

000062a4 <_scanf_chars>:
    62a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    62a6:	0015      	movs	r5, r2
    62a8:	688a      	ldr	r2, [r1, #8]
    62aa:	9001      	str	r0, [sp, #4]
    62ac:	000c      	movs	r4, r1
    62ae:	2a00      	cmp	r2, #0
    62b0:	d106      	bne.n	62c0 <_scanf_chars+0x1c>
    62b2:	698a      	ldr	r2, [r1, #24]
    62b4:	1e51      	subs	r1, r2, #1
    62b6:	418a      	sbcs	r2, r1
    62b8:	2101      	movs	r1, #1
    62ba:	4252      	negs	r2, r2
    62bc:	430a      	orrs	r2, r1
    62be:	60a2      	str	r2, [r4, #8]
    62c0:	6822      	ldr	r2, [r4, #0]
    62c2:	06d2      	lsls	r2, r2, #27
    62c4:	d403      	bmi.n	62ce <_scanf_chars+0x2a>
    62c6:	681a      	ldr	r2, [r3, #0]
    62c8:	1d11      	adds	r1, r2, #4
    62ca:	6019      	str	r1, [r3, #0]
    62cc:	6817      	ldr	r7, [r2, #0]
    62ce:	2600      	movs	r6, #0
    62d0:	69a0      	ldr	r0, [r4, #24]
    62d2:	2800      	cmp	r0, #0
    62d4:	d11e      	bne.n	6314 <_scanf_chars+0x70>
    62d6:	2210      	movs	r2, #16
    62d8:	6823      	ldr	r3, [r4, #0]
    62da:	3601      	adds	r6, #1
    62dc:	4213      	tst	r3, r2
    62de:	d103      	bne.n	62e8 <_scanf_chars+0x44>
    62e0:	682b      	ldr	r3, [r5, #0]
    62e2:	781b      	ldrb	r3, [r3, #0]
    62e4:	703b      	strb	r3, [r7, #0]
    62e6:	3701      	adds	r7, #1
    62e8:	682a      	ldr	r2, [r5, #0]
    62ea:	686b      	ldr	r3, [r5, #4]
    62ec:	3201      	adds	r2, #1
    62ee:	602a      	str	r2, [r5, #0]
    62f0:	68a2      	ldr	r2, [r4, #8]
    62f2:	3b01      	subs	r3, #1
    62f4:	3a01      	subs	r2, #1
    62f6:	606b      	str	r3, [r5, #4]
    62f8:	60a2      	str	r2, [r4, #8]
    62fa:	2a00      	cmp	r2, #0
    62fc:	d01e      	beq.n	633c <_scanf_chars+0x98>
    62fe:	2b00      	cmp	r3, #0
    6300:	dce6      	bgt.n	62d0 <_scanf_chars+0x2c>
    6302:	23c0      	movs	r3, #192	; 0xc0
    6304:	005b      	lsls	r3, r3, #1
    6306:	58e3      	ldr	r3, [r4, r3]
    6308:	0029      	movs	r1, r5
    630a:	9801      	ldr	r0, [sp, #4]
    630c:	4798      	blx	r3
    630e:	2800      	cmp	r0, #0
    6310:	d0de      	beq.n	62d0 <_scanf_chars+0x2c>
    6312:	e013      	b.n	633c <_scanf_chars+0x98>
    6314:	2801      	cmp	r0, #1
    6316:	d106      	bne.n	6326 <_scanf_chars+0x82>
    6318:	682b      	ldr	r3, [r5, #0]
    631a:	6962      	ldr	r2, [r4, #20]
    631c:	781b      	ldrb	r3, [r3, #0]
    631e:	5cd3      	ldrb	r3, [r2, r3]
    6320:	2b00      	cmp	r3, #0
    6322:	d1d8      	bne.n	62d6 <_scanf_chars+0x32>
    6324:	e01a      	b.n	635c <_scanf_chars+0xb8>
    6326:	2802      	cmp	r0, #2
    6328:	d108      	bne.n	633c <_scanf_chars+0x98>
    632a:	682b      	ldr	r3, [r5, #0]
    632c:	4a0d      	ldr	r2, [pc, #52]	; (6364 <_scanf_chars+0xc0>)
    632e:	781b      	ldrb	r3, [r3, #0]
    6330:	6812      	ldr	r2, [r2, #0]
    6332:	18d3      	adds	r3, r2, r3
    6334:	2208      	movs	r2, #8
    6336:	785b      	ldrb	r3, [r3, #1]
    6338:	4213      	tst	r3, r2
    633a:	d0cc      	beq.n	62d6 <_scanf_chars+0x32>
    633c:	2310      	movs	r3, #16
    633e:	6822      	ldr	r2, [r4, #0]
    6340:	4013      	ands	r3, r2
    6342:	d106      	bne.n	6352 <_scanf_chars+0xae>
    6344:	68e2      	ldr	r2, [r4, #12]
    6346:	3201      	adds	r2, #1
    6348:	60e2      	str	r2, [r4, #12]
    634a:	69a2      	ldr	r2, [r4, #24]
    634c:	2a00      	cmp	r2, #0
    634e:	d000      	beq.n	6352 <_scanf_chars+0xae>
    6350:	703b      	strb	r3, [r7, #0]
    6352:	6923      	ldr	r3, [r4, #16]
    6354:	2000      	movs	r0, #0
    6356:	199e      	adds	r6, r3, r6
    6358:	6126      	str	r6, [r4, #16]
    635a:	e001      	b.n	6360 <_scanf_chars+0xbc>
    635c:	2e00      	cmp	r6, #0
    635e:	d1ed      	bne.n	633c <_scanf_chars+0x98>
    6360:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6362:	46c0      	nop			; (mov r8, r8)
    6364:	200001c8 	.word	0x200001c8

00006368 <_scanf_i>:
    6368:	b5f0      	push	{r4, r5, r6, r7, lr}
    636a:	000c      	movs	r4, r1
    636c:	b08d      	sub	sp, #52	; 0x34
    636e:	9302      	str	r3, [sp, #8]
    6370:	4b77      	ldr	r3, [pc, #476]	; (6550 <_scanf_i+0x1e8>)
    6372:	9005      	str	r0, [sp, #20]
    6374:	0016      	movs	r6, r2
    6376:	aa09      	add	r2, sp, #36	; 0x24
    6378:	cb23      	ldmia	r3!, {r0, r1, r5}
    637a:	c223      	stmia	r2!, {r0, r1, r5}
    637c:	4b75      	ldr	r3, [pc, #468]	; (6554 <_scanf_i+0x1ec>)
    637e:	9306      	str	r3, [sp, #24]
    6380:	69a3      	ldr	r3, [r4, #24]
    6382:	2b03      	cmp	r3, #3
    6384:	d001      	beq.n	638a <_scanf_i+0x22>
    6386:	4b74      	ldr	r3, [pc, #464]	; (6558 <_scanf_i+0x1f0>)
    6388:	9306      	str	r3, [sp, #24]
    638a:	2200      	movs	r2, #0
    638c:	68a3      	ldr	r3, [r4, #8]
    638e:	9204      	str	r2, [sp, #16]
    6390:	325d      	adds	r2, #93	; 0x5d
    6392:	1e59      	subs	r1, r3, #1
    6394:	32ff      	adds	r2, #255	; 0xff
    6396:	4291      	cmp	r1, r2
    6398:	d905      	bls.n	63a6 <_scanf_i+0x3e>
    639a:	3b5e      	subs	r3, #94	; 0x5e
    639c:	3bff      	subs	r3, #255	; 0xff
    639e:	9304      	str	r3, [sp, #16]
    63a0:	235e      	movs	r3, #94	; 0x5e
    63a2:	33ff      	adds	r3, #255	; 0xff
    63a4:	60a3      	str	r3, [r4, #8]
    63a6:	0023      	movs	r3, r4
    63a8:	331c      	adds	r3, #28
    63aa:	9301      	str	r3, [sp, #4]
    63ac:	23d0      	movs	r3, #208	; 0xd0
    63ae:	2700      	movs	r7, #0
    63b0:	6822      	ldr	r2, [r4, #0]
    63b2:	011b      	lsls	r3, r3, #4
    63b4:	4313      	orrs	r3, r2
    63b6:	6023      	str	r3, [r4, #0]
    63b8:	9b01      	ldr	r3, [sp, #4]
    63ba:	9303      	str	r3, [sp, #12]
    63bc:	6833      	ldr	r3, [r6, #0]
    63be:	a809      	add	r0, sp, #36	; 0x24
    63c0:	7819      	ldrb	r1, [r3, #0]
    63c2:	00bb      	lsls	r3, r7, #2
    63c4:	2202      	movs	r2, #2
    63c6:	5818      	ldr	r0, [r3, r0]
    63c8:	f000 fa54 	bl	6874 <memchr>
    63cc:	2800      	cmp	r0, #0
    63ce:	d03b      	beq.n	6448 <_scanf_i+0xe0>
    63d0:	2f01      	cmp	r7, #1
    63d2:	d10d      	bne.n	63f0 <_scanf_i+0x88>
    63d4:	6863      	ldr	r3, [r4, #4]
    63d6:	2b00      	cmp	r3, #0
    63d8:	d106      	bne.n	63e8 <_scanf_i+0x80>
    63da:	3308      	adds	r3, #8
    63dc:	6822      	ldr	r2, [r4, #0]
    63de:	6063      	str	r3, [r4, #4]
    63e0:	33f9      	adds	r3, #249	; 0xf9
    63e2:	33ff      	adds	r3, #255	; 0xff
    63e4:	4313      	orrs	r3, r2
    63e6:	6023      	str	r3, [r4, #0]
    63e8:	4b5c      	ldr	r3, [pc, #368]	; (655c <_scanf_i+0x1f4>)
    63ea:	6822      	ldr	r2, [r4, #0]
    63ec:	4013      	ands	r3, r2
    63ee:	e00e      	b.n	640e <_scanf_i+0xa6>
    63f0:	2f02      	cmp	r7, #2
    63f2:	d10d      	bne.n	6410 <_scanf_i+0xa8>
    63f4:	21c0      	movs	r1, #192	; 0xc0
    63f6:	2280      	movs	r2, #128	; 0x80
    63f8:	6823      	ldr	r3, [r4, #0]
    63fa:	00c9      	lsls	r1, r1, #3
    63fc:	4019      	ands	r1, r3
    63fe:	0092      	lsls	r2, r2, #2
    6400:	4291      	cmp	r1, r2
    6402:	d124      	bne.n	644e <_scanf_i+0xe6>
    6404:	3af1      	subs	r2, #241	; 0xf1
    6406:	3aff      	subs	r2, #255	; 0xff
    6408:	6062      	str	r2, [r4, #4]
    640a:	32f0      	adds	r2, #240	; 0xf0
    640c:	4313      	orrs	r3, r2
    640e:	6023      	str	r3, [r4, #0]
    6410:	68a3      	ldr	r3, [r4, #8]
    6412:	1e5a      	subs	r2, r3, #1
    6414:	60a2      	str	r2, [r4, #8]
    6416:	2b00      	cmp	r3, #0
    6418:	d016      	beq.n	6448 <_scanf_i+0xe0>
    641a:	9b03      	ldr	r3, [sp, #12]
    641c:	1c5d      	adds	r5, r3, #1
    641e:	6833      	ldr	r3, [r6, #0]
    6420:	1c5a      	adds	r2, r3, #1
    6422:	6032      	str	r2, [r6, #0]
    6424:	781b      	ldrb	r3, [r3, #0]
    6426:	9a03      	ldr	r2, [sp, #12]
    6428:	9503      	str	r5, [sp, #12]
    642a:	7013      	strb	r3, [r2, #0]
    642c:	6873      	ldr	r3, [r6, #4]
    642e:	3b01      	subs	r3, #1
    6430:	6073      	str	r3, [r6, #4]
    6432:	2b00      	cmp	r3, #0
    6434:	dc08      	bgt.n	6448 <_scanf_i+0xe0>
    6436:	23c0      	movs	r3, #192	; 0xc0
    6438:	005b      	lsls	r3, r3, #1
    643a:	58e3      	ldr	r3, [r4, r3]
    643c:	0031      	movs	r1, r6
    643e:	9805      	ldr	r0, [sp, #20]
    6440:	9307      	str	r3, [sp, #28]
    6442:	4798      	blx	r3
    6444:	2800      	cmp	r0, #0
    6446:	d147      	bne.n	64d8 <_scanf_i+0x170>
    6448:	3701      	adds	r7, #1
    644a:	2f03      	cmp	r7, #3
    644c:	d1b6      	bne.n	63bc <_scanf_i+0x54>
    644e:	6863      	ldr	r3, [r4, #4]
    6450:	2b00      	cmp	r3, #0
    6452:	d101      	bne.n	6458 <_scanf_i+0xf0>
    6454:	330a      	adds	r3, #10
    6456:	6063      	str	r3, [r4, #4]
    6458:	2110      	movs	r1, #16
    645a:	2700      	movs	r7, #0
    645c:	6863      	ldr	r3, [r4, #4]
    645e:	6960      	ldr	r0, [r4, #20]
    6460:	1ac9      	subs	r1, r1, r3
    6462:	4b3f      	ldr	r3, [pc, #252]	; (6560 <_scanf_i+0x1f8>)
    6464:	18c9      	adds	r1, r1, r3
    6466:	f000 f87f 	bl	6568 <__sccl>
    646a:	9d03      	ldr	r5, [sp, #12]
    646c:	68a3      	ldr	r3, [r4, #8]
    646e:	2b00      	cmp	r3, #0
    6470:	d033      	beq.n	64da <_scanf_i+0x172>
    6472:	6832      	ldr	r2, [r6, #0]
    6474:	6960      	ldr	r0, [r4, #20]
    6476:	7811      	ldrb	r1, [r2, #0]
    6478:	5c40      	ldrb	r0, [r0, r1]
    647a:	2800      	cmp	r0, #0
    647c:	d02d      	beq.n	64da <_scanf_i+0x172>
    647e:	2930      	cmp	r1, #48	; 0x30
    6480:	d10d      	bne.n	649e <_scanf_i+0x136>
    6482:	2080      	movs	r0, #128	; 0x80
    6484:	6821      	ldr	r1, [r4, #0]
    6486:	0100      	lsls	r0, r0, #4
    6488:	4201      	tst	r1, r0
    648a:	d008      	beq.n	649e <_scanf_i+0x136>
    648c:	9a04      	ldr	r2, [sp, #16]
    648e:	3701      	adds	r7, #1
    6490:	2a00      	cmp	r2, #0
    6492:	d00b      	beq.n	64ac <_scanf_i+0x144>
    6494:	3a01      	subs	r2, #1
    6496:	3301      	adds	r3, #1
    6498:	9204      	str	r2, [sp, #16]
    649a:	60a3      	str	r3, [r4, #8]
    649c:	e006      	b.n	64ac <_scanf_i+0x144>
    649e:	6821      	ldr	r1, [r4, #0]
    64a0:	4b30      	ldr	r3, [pc, #192]	; (6564 <_scanf_i+0x1fc>)
    64a2:	400b      	ands	r3, r1
    64a4:	6023      	str	r3, [r4, #0]
    64a6:	7813      	ldrb	r3, [r2, #0]
    64a8:	702b      	strb	r3, [r5, #0]
    64aa:	3501      	adds	r5, #1
    64ac:	6873      	ldr	r3, [r6, #4]
    64ae:	3b01      	subs	r3, #1
    64b0:	6073      	str	r3, [r6, #4]
    64b2:	2b00      	cmp	r3, #0
    64b4:	dd03      	ble.n	64be <_scanf_i+0x156>
    64b6:	6833      	ldr	r3, [r6, #0]
    64b8:	3301      	adds	r3, #1
    64ba:	6033      	str	r3, [r6, #0]
    64bc:	e008      	b.n	64d0 <_scanf_i+0x168>
    64be:	23c0      	movs	r3, #192	; 0xc0
    64c0:	005b      	lsls	r3, r3, #1
    64c2:	58e3      	ldr	r3, [r4, r3]
    64c4:	0031      	movs	r1, r6
    64c6:	9805      	ldr	r0, [sp, #20]
    64c8:	9303      	str	r3, [sp, #12]
    64ca:	4798      	blx	r3
    64cc:	2800      	cmp	r0, #0
    64ce:	d104      	bne.n	64da <_scanf_i+0x172>
    64d0:	68a3      	ldr	r3, [r4, #8]
    64d2:	3b01      	subs	r3, #1
    64d4:	60a3      	str	r3, [r4, #8]
    64d6:	e7c9      	b.n	646c <_scanf_i+0x104>
    64d8:	2700      	movs	r7, #0
    64da:	6823      	ldr	r3, [r4, #0]
    64dc:	05db      	lsls	r3, r3, #23
    64de:	d50e      	bpl.n	64fe <_scanf_i+0x196>
    64e0:	9b01      	ldr	r3, [sp, #4]
    64e2:	429d      	cmp	r5, r3
    64e4:	d907      	bls.n	64f6 <_scanf_i+0x18e>
    64e6:	23be      	movs	r3, #190	; 0xbe
    64e8:	3d01      	subs	r5, #1
    64ea:	005b      	lsls	r3, r3, #1
    64ec:	7829      	ldrb	r1, [r5, #0]
    64ee:	58e3      	ldr	r3, [r4, r3]
    64f0:	0032      	movs	r2, r6
    64f2:	9805      	ldr	r0, [sp, #20]
    64f4:	4798      	blx	r3
    64f6:	9b01      	ldr	r3, [sp, #4]
    64f8:	2001      	movs	r0, #1
    64fa:	429d      	cmp	r5, r3
    64fc:	d025      	beq.n	654a <_scanf_i+0x1e2>
    64fe:	2210      	movs	r2, #16
    6500:	6823      	ldr	r3, [r4, #0]
    6502:	401a      	ands	r2, r3
    6504:	d11a      	bne.n	653c <_scanf_i+0x1d4>
    6506:	702a      	strb	r2, [r5, #0]
    6508:	6863      	ldr	r3, [r4, #4]
    650a:	9901      	ldr	r1, [sp, #4]
    650c:	9805      	ldr	r0, [sp, #20]
    650e:	9e06      	ldr	r6, [sp, #24]
    6510:	47b0      	blx	r6
    6512:	9b02      	ldr	r3, [sp, #8]
    6514:	6822      	ldr	r2, [r4, #0]
    6516:	681b      	ldr	r3, [r3, #0]
    6518:	0691      	lsls	r1, r2, #26
    651a:	d407      	bmi.n	652c <_scanf_i+0x1c4>
    651c:	07d1      	lsls	r1, r2, #31
    651e:	d505      	bpl.n	652c <_scanf_i+0x1c4>
    6520:	9902      	ldr	r1, [sp, #8]
    6522:	1d1a      	adds	r2, r3, #4
    6524:	600a      	str	r2, [r1, #0]
    6526:	681b      	ldr	r3, [r3, #0]
    6528:	8018      	strh	r0, [r3, #0]
    652a:	e004      	b.n	6536 <_scanf_i+0x1ce>
    652c:	9902      	ldr	r1, [sp, #8]
    652e:	1d1a      	adds	r2, r3, #4
    6530:	600a      	str	r2, [r1, #0]
    6532:	681b      	ldr	r3, [r3, #0]
    6534:	6018      	str	r0, [r3, #0]
    6536:	68e3      	ldr	r3, [r4, #12]
    6538:	3301      	adds	r3, #1
    653a:	60e3      	str	r3, [r4, #12]
    653c:	2000      	movs	r0, #0
    653e:	9b01      	ldr	r3, [sp, #4]
    6540:	1aed      	subs	r5, r5, r3
    6542:	6923      	ldr	r3, [r4, #16]
    6544:	19ed      	adds	r5, r5, r7
    6546:	195d      	adds	r5, r3, r5
    6548:	6125      	str	r5, [r4, #16]
    654a:	b00d      	add	sp, #52	; 0x34
    654c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    654e:	46c0      	nop			; (mov r8, r8)
    6550:	00006f5c 	.word	0x00006f5c
    6554:	000065cd 	.word	0x000065cd
    6558:	000066f1 	.word	0x000066f1
    655c:	fffffaff 	.word	0xfffffaff
    6560:	00006f68 	.word	0x00006f68
    6564:	fffff6ff 	.word	0xfffff6ff

00006568 <__sccl>:
    6568:	b570      	push	{r4, r5, r6, lr}
    656a:	780b      	ldrb	r3, [r1, #0]
    656c:	2b5e      	cmp	r3, #94	; 0x5e
    656e:	d002      	beq.n	6576 <__sccl+0xe>
    6570:	1c4a      	adds	r2, r1, #1
    6572:	2500      	movs	r5, #0
    6574:	e002      	b.n	657c <__sccl+0x14>
    6576:	2501      	movs	r5, #1
    6578:	784b      	ldrb	r3, [r1, #1]
    657a:	1c8a      	adds	r2, r1, #2
    657c:	0001      	movs	r1, r0
    657e:	1c44      	adds	r4, r0, #1
    6580:	34ff      	adds	r4, #255	; 0xff
    6582:	700d      	strb	r5, [r1, #0]
    6584:	3101      	adds	r1, #1
    6586:	42a1      	cmp	r1, r4
    6588:	d1fb      	bne.n	6582 <__sccl+0x1a>
    658a:	2b00      	cmp	r3, #0
    658c:	d101      	bne.n	6592 <__sccl+0x2a>
    658e:	1e50      	subs	r0, r2, #1
    6590:	e01b      	b.n	65ca <__sccl+0x62>
    6592:	2101      	movs	r1, #1
    6594:	404d      	eors	r5, r1
    6596:	0011      	movs	r1, r2
    6598:	54c5      	strb	r5, [r0, r3]
    659a:	780c      	ldrb	r4, [r1, #0]
    659c:	1c4a      	adds	r2, r1, #1
    659e:	2c2d      	cmp	r4, #45	; 0x2d
    65a0:	d007      	beq.n	65b2 <__sccl+0x4a>
    65a2:	2c5d      	cmp	r4, #93	; 0x5d
    65a4:	d010      	beq.n	65c8 <__sccl+0x60>
    65a6:	2c00      	cmp	r4, #0
    65a8:	d001      	beq.n	65ae <__sccl+0x46>
    65aa:	0023      	movs	r3, r4
    65ac:	e7f3      	b.n	6596 <__sccl+0x2e>
    65ae:	0008      	movs	r0, r1
    65b0:	e00b      	b.n	65ca <__sccl+0x62>
    65b2:	784e      	ldrb	r6, [r1, #1]
    65b4:	2e5d      	cmp	r6, #93	; 0x5d
    65b6:	d0f8      	beq.n	65aa <__sccl+0x42>
    65b8:	42b3      	cmp	r3, r6
    65ba:	dcf6      	bgt.n	65aa <__sccl+0x42>
    65bc:	3102      	adds	r1, #2
    65be:	3301      	adds	r3, #1
    65c0:	54c5      	strb	r5, [r0, r3]
    65c2:	429e      	cmp	r6, r3
    65c4:	dcfb      	bgt.n	65be <__sccl+0x56>
    65c6:	e7e8      	b.n	659a <__sccl+0x32>
    65c8:	0010      	movs	r0, r2
    65ca:	bd70      	pop	{r4, r5, r6, pc}

000065cc <_strtol_r>:
    65cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    65ce:	001e      	movs	r6, r3
    65d0:	4b45      	ldr	r3, [pc, #276]	; (66e8 <_strtol_r+0x11c>)
    65d2:	b087      	sub	sp, #28
    65d4:	681b      	ldr	r3, [r3, #0]
    65d6:	9201      	str	r2, [sp, #4]
    65d8:	9302      	str	r3, [sp, #8]
    65da:	2208      	movs	r2, #8
    65dc:	000b      	movs	r3, r1
    65de:	9005      	str	r0, [sp, #20]
    65e0:	9103      	str	r1, [sp, #12]
    65e2:	781c      	ldrb	r4, [r3, #0]
    65e4:	9902      	ldr	r1, [sp, #8]
    65e6:	1c5d      	adds	r5, r3, #1
    65e8:	1909      	adds	r1, r1, r4
    65ea:	7848      	ldrb	r0, [r1, #1]
    65ec:	4010      	ands	r0, r2
    65ee:	d001      	beq.n	65f4 <_strtol_r+0x28>
    65f0:	002b      	movs	r3, r5
    65f2:	e7f6      	b.n	65e2 <_strtol_r+0x16>
    65f4:	2c2d      	cmp	r4, #45	; 0x2d
    65f6:	d104      	bne.n	6602 <_strtol_r+0x36>
    65f8:	1c9d      	adds	r5, r3, #2
    65fa:	785c      	ldrb	r4, [r3, #1]
    65fc:	2301      	movs	r3, #1
    65fe:	9300      	str	r3, [sp, #0]
    6600:	e004      	b.n	660c <_strtol_r+0x40>
    6602:	9000      	str	r0, [sp, #0]
    6604:	2c2b      	cmp	r4, #43	; 0x2b
    6606:	d101      	bne.n	660c <_strtol_r+0x40>
    6608:	785c      	ldrb	r4, [r3, #1]
    660a:	1c9d      	adds	r5, r3, #2
    660c:	2e00      	cmp	r6, #0
    660e:	d002      	beq.n	6616 <_strtol_r+0x4a>
    6610:	2e10      	cmp	r6, #16
    6612:	d10a      	bne.n	662a <_strtol_r+0x5e>
    6614:	e062      	b.n	66dc <_strtol_r+0x110>
    6616:	2c30      	cmp	r4, #48	; 0x30
    6618:	d15e      	bne.n	66d8 <_strtol_r+0x10c>
    661a:	2220      	movs	r2, #32
    661c:	782b      	ldrb	r3, [r5, #0]
    661e:	4393      	bics	r3, r2
    6620:	2b58      	cmp	r3, #88	; 0x58
    6622:	d154      	bne.n	66ce <_strtol_r+0x102>
    6624:	2610      	movs	r6, #16
    6626:	786c      	ldrb	r4, [r5, #1]
    6628:	3502      	adds	r5, #2
    662a:	9f00      	ldr	r7, [sp, #0]
    662c:	0031      	movs	r1, r6
    662e:	1e7b      	subs	r3, r7, #1
    6630:	419f      	sbcs	r7, r3
    6632:	4b2e      	ldr	r3, [pc, #184]	; (66ec <_strtol_r+0x120>)
    6634:	18ff      	adds	r7, r7, r3
    6636:	0038      	movs	r0, r7
    6638:	f7fe fe94 	bl	5364 <__aeabi_uidivmod>
    663c:	0038      	movs	r0, r7
    663e:	9104      	str	r1, [sp, #16]
    6640:	0031      	movs	r1, r6
    6642:	f7fe fe09 	bl	5258 <__aeabi_uidiv>
    6646:	2300      	movs	r3, #0
    6648:	2203      	movs	r2, #3
    664a:	0007      	movs	r7, r0
    664c:	4694      	mov	ip, r2
    664e:	0018      	movs	r0, r3
    6650:	9a02      	ldr	r2, [sp, #8]
    6652:	1912      	adds	r2, r2, r4
    6654:	7851      	ldrb	r1, [r2, #1]
    6656:	2204      	movs	r2, #4
    6658:	4211      	tst	r1, r2
    665a:	d001      	beq.n	6660 <_strtol_r+0x94>
    665c:	3c30      	subs	r4, #48	; 0x30
    665e:	e007      	b.n	6670 <_strtol_r+0xa4>
    6660:	4662      	mov	r2, ip
    6662:	4011      	ands	r1, r2
    6664:	d017      	beq.n	6696 <_strtol_r+0xca>
    6666:	2237      	movs	r2, #55	; 0x37
    6668:	2901      	cmp	r1, #1
    666a:	d000      	beq.n	666e <_strtol_r+0xa2>
    666c:	3220      	adds	r2, #32
    666e:	1aa4      	subs	r4, r4, r2
    6670:	42a6      	cmp	r6, r4
    6672:	dd10      	ble.n	6696 <_strtol_r+0xca>
    6674:	1c5a      	adds	r2, r3, #1
    6676:	d00b      	beq.n	6690 <_strtol_r+0xc4>
    6678:	42b8      	cmp	r0, r7
    667a:	d807      	bhi.n	668c <_strtol_r+0xc0>
    667c:	d102      	bne.n	6684 <_strtol_r+0xb8>
    667e:	9b04      	ldr	r3, [sp, #16]
    6680:	429c      	cmp	r4, r3
    6682:	dc03      	bgt.n	668c <_strtol_r+0xc0>
    6684:	4370      	muls	r0, r6
    6686:	2301      	movs	r3, #1
    6688:	1820      	adds	r0, r4, r0
    668a:	e001      	b.n	6690 <_strtol_r+0xc4>
    668c:	2301      	movs	r3, #1
    668e:	425b      	negs	r3, r3
    6690:	782c      	ldrb	r4, [r5, #0]
    6692:	3501      	adds	r5, #1
    6694:	e7dc      	b.n	6650 <_strtol_r+0x84>
    6696:	1c5a      	adds	r2, r3, #1
    6698:	d10b      	bne.n	66b2 <_strtol_r+0xe6>
    669a:	9800      	ldr	r0, [sp, #0]
    669c:	9a05      	ldr	r2, [sp, #20]
    669e:	1e43      	subs	r3, r0, #1
    66a0:	4198      	sbcs	r0, r3
    66a2:	4b12      	ldr	r3, [pc, #72]	; (66ec <_strtol_r+0x120>)
    66a4:	18c0      	adds	r0, r0, r3
    66a6:	2322      	movs	r3, #34	; 0x22
    66a8:	6013      	str	r3, [r2, #0]
    66aa:	9b01      	ldr	r3, [sp, #4]
    66ac:	2b00      	cmp	r3, #0
    66ae:	d10a      	bne.n	66c6 <_strtol_r+0xfa>
    66b0:	e017      	b.n	66e2 <_strtol_r+0x116>
    66b2:	9a00      	ldr	r2, [sp, #0]
    66b4:	2a00      	cmp	r2, #0
    66b6:	d000      	beq.n	66ba <_strtol_r+0xee>
    66b8:	4240      	negs	r0, r0
    66ba:	9a01      	ldr	r2, [sp, #4]
    66bc:	2a00      	cmp	r2, #0
    66be:	d010      	beq.n	66e2 <_strtol_r+0x116>
    66c0:	9a03      	ldr	r2, [sp, #12]
    66c2:	2b00      	cmp	r3, #0
    66c4:	d000      	beq.n	66c8 <_strtol_r+0xfc>
    66c6:	1e6a      	subs	r2, r5, #1
    66c8:	9b01      	ldr	r3, [sp, #4]
    66ca:	601a      	str	r2, [r3, #0]
    66cc:	e009      	b.n	66e2 <_strtol_r+0x116>
    66ce:	2430      	movs	r4, #48	; 0x30
    66d0:	2e00      	cmp	r6, #0
    66d2:	d1aa      	bne.n	662a <_strtol_r+0x5e>
    66d4:	2608      	movs	r6, #8
    66d6:	e7a8      	b.n	662a <_strtol_r+0x5e>
    66d8:	260a      	movs	r6, #10
    66da:	e7a6      	b.n	662a <_strtol_r+0x5e>
    66dc:	2c30      	cmp	r4, #48	; 0x30
    66de:	d09c      	beq.n	661a <_strtol_r+0x4e>
    66e0:	e7a3      	b.n	662a <_strtol_r+0x5e>
    66e2:	b007      	add	sp, #28
    66e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66e6:	46c0      	nop			; (mov r8, r8)
    66e8:	200001c8 	.word	0x200001c8
    66ec:	7fffffff 	.word	0x7fffffff

000066f0 <_strtoul_r>:
    66f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66f2:	001e      	movs	r6, r3
    66f4:	4b3f      	ldr	r3, [pc, #252]	; (67f4 <_strtoul_r+0x104>)
    66f6:	b087      	sub	sp, #28
    66f8:	681b      	ldr	r3, [r3, #0]
    66fa:	9104      	str	r1, [sp, #16]
    66fc:	9302      	str	r3, [sp, #8]
    66fe:	0017      	movs	r7, r2
    6700:	000b      	movs	r3, r1
    6702:	2108      	movs	r1, #8
    6704:	9005      	str	r0, [sp, #20]
    6706:	781c      	ldrb	r4, [r3, #0]
    6708:	9a02      	ldr	r2, [sp, #8]
    670a:	1c5d      	adds	r5, r3, #1
    670c:	1912      	adds	r2, r2, r4
    670e:	7852      	ldrb	r2, [r2, #1]
    6710:	400a      	ands	r2, r1
    6712:	d001      	beq.n	6718 <_strtoul_r+0x28>
    6714:	002b      	movs	r3, r5
    6716:	e7f6      	b.n	6706 <_strtoul_r+0x16>
    6718:	2c2d      	cmp	r4, #45	; 0x2d
    671a:	d104      	bne.n	6726 <_strtoul_r+0x36>
    671c:	1c9d      	adds	r5, r3, #2
    671e:	785c      	ldrb	r4, [r3, #1]
    6720:	2301      	movs	r3, #1
    6722:	9301      	str	r3, [sp, #4]
    6724:	e004      	b.n	6730 <_strtoul_r+0x40>
    6726:	9201      	str	r2, [sp, #4]
    6728:	2c2b      	cmp	r4, #43	; 0x2b
    672a:	d101      	bne.n	6730 <_strtoul_r+0x40>
    672c:	785c      	ldrb	r4, [r3, #1]
    672e:	1c9d      	adds	r5, r3, #2
    6730:	2e00      	cmp	r6, #0
    6732:	d002      	beq.n	673a <_strtoul_r+0x4a>
    6734:	2e10      	cmp	r6, #16
    6736:	d10a      	bne.n	674e <_strtoul_r+0x5e>
    6738:	e057      	b.n	67ea <_strtoul_r+0xfa>
    673a:	2c30      	cmp	r4, #48	; 0x30
    673c:	d153      	bne.n	67e6 <_strtoul_r+0xf6>
    673e:	2220      	movs	r2, #32
    6740:	782b      	ldrb	r3, [r5, #0]
    6742:	4393      	bics	r3, r2
    6744:	2b58      	cmp	r3, #88	; 0x58
    6746:	d149      	bne.n	67dc <_strtoul_r+0xec>
    6748:	2610      	movs	r6, #16
    674a:	786c      	ldrb	r4, [r5, #1]
    674c:	3502      	adds	r5, #2
    674e:	2001      	movs	r0, #1
    6750:	0031      	movs	r1, r6
    6752:	4240      	negs	r0, r0
    6754:	f7fe fd80 	bl	5258 <__aeabi_uidiv>
    6758:	9003      	str	r0, [sp, #12]
    675a:	2001      	movs	r0, #1
    675c:	0031      	movs	r1, r6
    675e:	4240      	negs	r0, r0
    6760:	f7fe fe00 	bl	5364 <__aeabi_uidivmod>
    6764:	2300      	movs	r3, #0
    6766:	468c      	mov	ip, r1
    6768:	0018      	movs	r0, r3
    676a:	9a02      	ldr	r2, [sp, #8]
    676c:	1912      	adds	r2, r2, r4
    676e:	7851      	ldrb	r1, [r2, #1]
    6770:	2204      	movs	r2, #4
    6772:	4211      	tst	r1, r2
    6774:	d001      	beq.n	677a <_strtoul_r+0x8a>
    6776:	3c30      	subs	r4, #48	; 0x30
    6778:	e007      	b.n	678a <_strtoul_r+0x9a>
    677a:	2203      	movs	r2, #3
    677c:	4011      	ands	r1, r2
    677e:	d017      	beq.n	67b0 <_strtoul_r+0xc0>
    6780:	3234      	adds	r2, #52	; 0x34
    6782:	2901      	cmp	r1, #1
    6784:	d000      	beq.n	6788 <_strtoul_r+0x98>
    6786:	3220      	adds	r2, #32
    6788:	1aa4      	subs	r4, r4, r2
    678a:	42a6      	cmp	r6, r4
    678c:	dd10      	ble.n	67b0 <_strtoul_r+0xc0>
    678e:	2b00      	cmp	r3, #0
    6790:	db09      	blt.n	67a6 <_strtoul_r+0xb6>
    6792:	9b03      	ldr	r3, [sp, #12]
    6794:	4298      	cmp	r0, r3
    6796:	d806      	bhi.n	67a6 <_strtoul_r+0xb6>
    6798:	d101      	bne.n	679e <_strtoul_r+0xae>
    679a:	4564      	cmp	r4, ip
    679c:	dc03      	bgt.n	67a6 <_strtoul_r+0xb6>
    679e:	4370      	muls	r0, r6
    67a0:	2301      	movs	r3, #1
    67a2:	1820      	adds	r0, r4, r0
    67a4:	e001      	b.n	67aa <_strtoul_r+0xba>
    67a6:	2301      	movs	r3, #1
    67a8:	425b      	negs	r3, r3
    67aa:	782c      	ldrb	r4, [r5, #0]
    67ac:	3501      	adds	r5, #1
    67ae:	e7dc      	b.n	676a <_strtoul_r+0x7a>
    67b0:	2b00      	cmp	r3, #0
    67b2:	da07      	bge.n	67c4 <_strtoul_r+0xd4>
    67b4:	2322      	movs	r3, #34	; 0x22
    67b6:	2001      	movs	r0, #1
    67b8:	9a05      	ldr	r2, [sp, #20]
    67ba:	4240      	negs	r0, r0
    67bc:	6013      	str	r3, [r2, #0]
    67be:	2f00      	cmp	r7, #0
    67c0:	d109      	bne.n	67d6 <_strtoul_r+0xe6>
    67c2:	e015      	b.n	67f0 <_strtoul_r+0x100>
    67c4:	9a01      	ldr	r2, [sp, #4]
    67c6:	2a00      	cmp	r2, #0
    67c8:	d000      	beq.n	67cc <_strtoul_r+0xdc>
    67ca:	4240      	negs	r0, r0
    67cc:	2f00      	cmp	r7, #0
    67ce:	d00f      	beq.n	67f0 <_strtoul_r+0x100>
    67d0:	9a04      	ldr	r2, [sp, #16]
    67d2:	2b00      	cmp	r3, #0
    67d4:	d000      	beq.n	67d8 <_strtoul_r+0xe8>
    67d6:	1e6a      	subs	r2, r5, #1
    67d8:	603a      	str	r2, [r7, #0]
    67da:	e009      	b.n	67f0 <_strtoul_r+0x100>
    67dc:	2430      	movs	r4, #48	; 0x30
    67de:	2e00      	cmp	r6, #0
    67e0:	d1b5      	bne.n	674e <_strtoul_r+0x5e>
    67e2:	2608      	movs	r6, #8
    67e4:	e7b3      	b.n	674e <_strtoul_r+0x5e>
    67e6:	260a      	movs	r6, #10
    67e8:	e7b1      	b.n	674e <_strtoul_r+0x5e>
    67ea:	2c30      	cmp	r4, #48	; 0x30
    67ec:	d0a7      	beq.n	673e <_strtoul_r+0x4e>
    67ee:	e7ae      	b.n	674e <_strtoul_r+0x5e>
    67f0:	b007      	add	sp, #28
    67f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67f4:	200001c8 	.word	0x200001c8

000067f8 <__submore>:
    67f8:	000b      	movs	r3, r1
    67fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    67fc:	6b4d      	ldr	r5, [r1, #52]	; 0x34
    67fe:	3344      	adds	r3, #68	; 0x44
    6800:	000c      	movs	r4, r1
    6802:	429d      	cmp	r5, r3
    6804:	d11b      	bne.n	683e <__submore+0x46>
    6806:	2680      	movs	r6, #128	; 0x80
    6808:	00f6      	lsls	r6, r6, #3
    680a:	0031      	movs	r1, r6
    680c:	f000 f898 	bl	6940 <_malloc_r>
    6810:	2800      	cmp	r0, #0
    6812:	d102      	bne.n	681a <__submore+0x22>
    6814:	2001      	movs	r0, #1
    6816:	4240      	negs	r0, r0
    6818:	e025      	b.n	6866 <__submore+0x6e>
    681a:	0023      	movs	r3, r4
    681c:	6360      	str	r0, [r4, #52]	; 0x34
    681e:	63a6      	str	r6, [r4, #56]	; 0x38
    6820:	3346      	adds	r3, #70	; 0x46
    6822:	781a      	ldrb	r2, [r3, #0]
    6824:	4b10      	ldr	r3, [pc, #64]	; (6868 <__submore+0x70>)
    6826:	54c2      	strb	r2, [r0, r3]
    6828:	0023      	movs	r3, r4
    682a:	3345      	adds	r3, #69	; 0x45
    682c:	781a      	ldrb	r2, [r3, #0]
    682e:	4b0f      	ldr	r3, [pc, #60]	; (686c <__submore+0x74>)
    6830:	54c2      	strb	r2, [r0, r3]
    6832:	782a      	ldrb	r2, [r5, #0]
    6834:	4b0e      	ldr	r3, [pc, #56]	; (6870 <__submore+0x78>)
    6836:	54c2      	strb	r2, [r0, r3]
    6838:	18c0      	adds	r0, r0, r3
    683a:	6020      	str	r0, [r4, #0]
    683c:	e012      	b.n	6864 <__submore+0x6c>
    683e:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    6840:	0029      	movs	r1, r5
    6842:	0073      	lsls	r3, r6, #1
    6844:	001a      	movs	r2, r3
    6846:	9301      	str	r3, [sp, #4]
    6848:	f000 f8d0 	bl	69ec <_realloc_r>
    684c:	1e05      	subs	r5, r0, #0
    684e:	d0e1      	beq.n	6814 <__submore+0x1c>
    6850:	1987      	adds	r7, r0, r6
    6852:	0001      	movs	r1, r0
    6854:	0032      	movs	r2, r6
    6856:	0038      	movs	r0, r7
    6858:	f7fe ffd0 	bl	57fc <memcpy>
    685c:	9b01      	ldr	r3, [sp, #4]
    685e:	6027      	str	r7, [r4, #0]
    6860:	6365      	str	r5, [r4, #52]	; 0x34
    6862:	63a3      	str	r3, [r4, #56]	; 0x38
    6864:	2000      	movs	r0, #0
    6866:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6868:	000003ff 	.word	0x000003ff
    686c:	000003fe 	.word	0x000003fe
    6870:	000003fd 	.word	0x000003fd

00006874 <memchr>:
    6874:	b2c9      	uxtb	r1, r1
    6876:	1882      	adds	r2, r0, r2
    6878:	4290      	cmp	r0, r2
    687a:	d004      	beq.n	6886 <memchr+0x12>
    687c:	7803      	ldrb	r3, [r0, #0]
    687e:	428b      	cmp	r3, r1
    6880:	d002      	beq.n	6888 <memchr+0x14>
    6882:	3001      	adds	r0, #1
    6884:	e7f8      	b.n	6878 <memchr+0x4>
    6886:	2000      	movs	r0, #0
    6888:	4770      	bx	lr

0000688a <memmove>:
    688a:	b510      	push	{r4, lr}
    688c:	4288      	cmp	r0, r1
    688e:	d902      	bls.n	6896 <memmove+0xc>
    6890:	188b      	adds	r3, r1, r2
    6892:	4298      	cmp	r0, r3
    6894:	d301      	bcc.n	689a <memmove+0x10>
    6896:	2300      	movs	r3, #0
    6898:	e005      	b.n	68a6 <memmove+0x1c>
    689a:	1a9b      	subs	r3, r3, r2
    689c:	3a01      	subs	r2, #1
    689e:	d308      	bcc.n	68b2 <memmove+0x28>
    68a0:	5c99      	ldrb	r1, [r3, r2]
    68a2:	5481      	strb	r1, [r0, r2]
    68a4:	e7fa      	b.n	689c <memmove+0x12>
    68a6:	4293      	cmp	r3, r2
    68a8:	d003      	beq.n	68b2 <memmove+0x28>
    68aa:	5ccc      	ldrb	r4, [r1, r3]
    68ac:	54c4      	strb	r4, [r0, r3]
    68ae:	3301      	adds	r3, #1
    68b0:	e7f9      	b.n	68a6 <memmove+0x1c>
    68b2:	bd10      	pop	{r4, pc}

000068b4 <_free_r>:
    68b4:	b530      	push	{r4, r5, lr}
    68b6:	2900      	cmp	r1, #0
    68b8:	d03e      	beq.n	6938 <_free_r+0x84>
    68ba:	3904      	subs	r1, #4
    68bc:	680b      	ldr	r3, [r1, #0]
    68be:	2b00      	cmp	r3, #0
    68c0:	da00      	bge.n	68c4 <_free_r+0x10>
    68c2:	18c9      	adds	r1, r1, r3
    68c4:	4a1d      	ldr	r2, [pc, #116]	; (693c <_free_r+0x88>)
    68c6:	6813      	ldr	r3, [r2, #0]
    68c8:	0014      	movs	r4, r2
    68ca:	2b00      	cmp	r3, #0
    68cc:	d102      	bne.n	68d4 <_free_r+0x20>
    68ce:	604b      	str	r3, [r1, #4]
    68d0:	6011      	str	r1, [r2, #0]
    68d2:	e031      	b.n	6938 <_free_r+0x84>
    68d4:	428b      	cmp	r3, r1
    68d6:	d90d      	bls.n	68f4 <_free_r+0x40>
    68d8:	680a      	ldr	r2, [r1, #0]
    68da:	1888      	adds	r0, r1, r2
    68dc:	4283      	cmp	r3, r0
    68de:	d103      	bne.n	68e8 <_free_r+0x34>
    68e0:	6818      	ldr	r0, [r3, #0]
    68e2:	685b      	ldr	r3, [r3, #4]
    68e4:	1882      	adds	r2, r0, r2
    68e6:	600a      	str	r2, [r1, #0]
    68e8:	604b      	str	r3, [r1, #4]
    68ea:	6021      	str	r1, [r4, #0]
    68ec:	e024      	b.n	6938 <_free_r+0x84>
    68ee:	428a      	cmp	r2, r1
    68f0:	d803      	bhi.n	68fa <_free_r+0x46>
    68f2:	0013      	movs	r3, r2
    68f4:	685a      	ldr	r2, [r3, #4]
    68f6:	2a00      	cmp	r2, #0
    68f8:	d1f9      	bne.n	68ee <_free_r+0x3a>
    68fa:	681d      	ldr	r5, [r3, #0]
    68fc:	195c      	adds	r4, r3, r5
    68fe:	428c      	cmp	r4, r1
    6900:	d10b      	bne.n	691a <_free_r+0x66>
    6902:	6809      	ldr	r1, [r1, #0]
    6904:	1869      	adds	r1, r5, r1
    6906:	1858      	adds	r0, r3, r1
    6908:	6019      	str	r1, [r3, #0]
    690a:	4282      	cmp	r2, r0
    690c:	d114      	bne.n	6938 <_free_r+0x84>
    690e:	6810      	ldr	r0, [r2, #0]
    6910:	6852      	ldr	r2, [r2, #4]
    6912:	1841      	adds	r1, r0, r1
    6914:	6019      	str	r1, [r3, #0]
    6916:	605a      	str	r2, [r3, #4]
    6918:	e00e      	b.n	6938 <_free_r+0x84>
    691a:	428c      	cmp	r4, r1
    691c:	d902      	bls.n	6924 <_free_r+0x70>
    691e:	230c      	movs	r3, #12
    6920:	6003      	str	r3, [r0, #0]
    6922:	e009      	b.n	6938 <_free_r+0x84>
    6924:	6808      	ldr	r0, [r1, #0]
    6926:	180c      	adds	r4, r1, r0
    6928:	42a2      	cmp	r2, r4
    692a:	d103      	bne.n	6934 <_free_r+0x80>
    692c:	6814      	ldr	r4, [r2, #0]
    692e:	6852      	ldr	r2, [r2, #4]
    6930:	1820      	adds	r0, r4, r0
    6932:	6008      	str	r0, [r1, #0]
    6934:	604a      	str	r2, [r1, #4]
    6936:	6059      	str	r1, [r3, #4]
    6938:	bd30      	pop	{r4, r5, pc}
    693a:	46c0      	nop			; (mov r8, r8)
    693c:	2000021c 	.word	0x2000021c

00006940 <_malloc_r>:
    6940:	2303      	movs	r3, #3
    6942:	b570      	push	{r4, r5, r6, lr}
    6944:	1ccd      	adds	r5, r1, #3
    6946:	439d      	bics	r5, r3
    6948:	3508      	adds	r5, #8
    694a:	0006      	movs	r6, r0
    694c:	2d0c      	cmp	r5, #12
    694e:	d201      	bcs.n	6954 <_malloc_r+0x14>
    6950:	250c      	movs	r5, #12
    6952:	e005      	b.n	6960 <_malloc_r+0x20>
    6954:	2d00      	cmp	r5, #0
    6956:	da03      	bge.n	6960 <_malloc_r+0x20>
    6958:	230c      	movs	r3, #12
    695a:	2000      	movs	r0, #0
    695c:	6033      	str	r3, [r6, #0]
    695e:	e040      	b.n	69e2 <_malloc_r+0xa2>
    6960:	42a9      	cmp	r1, r5
    6962:	d8f9      	bhi.n	6958 <_malloc_r+0x18>
    6964:	4b1f      	ldr	r3, [pc, #124]	; (69e4 <_malloc_r+0xa4>)
    6966:	681c      	ldr	r4, [r3, #0]
    6968:	001a      	movs	r2, r3
    696a:	0021      	movs	r1, r4
    696c:	2900      	cmp	r1, #0
    696e:	d013      	beq.n	6998 <_malloc_r+0x58>
    6970:	680b      	ldr	r3, [r1, #0]
    6972:	1b5b      	subs	r3, r3, r5
    6974:	d40d      	bmi.n	6992 <_malloc_r+0x52>
    6976:	2b0b      	cmp	r3, #11
    6978:	d902      	bls.n	6980 <_malloc_r+0x40>
    697a:	600b      	str	r3, [r1, #0]
    697c:	18cc      	adds	r4, r1, r3
    697e:	e01e      	b.n	69be <_malloc_r+0x7e>
    6980:	428c      	cmp	r4, r1
    6982:	d102      	bne.n	698a <_malloc_r+0x4a>
    6984:	6863      	ldr	r3, [r4, #4]
    6986:	6013      	str	r3, [r2, #0]
    6988:	e01a      	b.n	69c0 <_malloc_r+0x80>
    698a:	684b      	ldr	r3, [r1, #4]
    698c:	6063      	str	r3, [r4, #4]
    698e:	000c      	movs	r4, r1
    6990:	e016      	b.n	69c0 <_malloc_r+0x80>
    6992:	000c      	movs	r4, r1
    6994:	6849      	ldr	r1, [r1, #4]
    6996:	e7e9      	b.n	696c <_malloc_r+0x2c>
    6998:	4c13      	ldr	r4, [pc, #76]	; (69e8 <_malloc_r+0xa8>)
    699a:	6823      	ldr	r3, [r4, #0]
    699c:	2b00      	cmp	r3, #0
    699e:	d103      	bne.n	69a8 <_malloc_r+0x68>
    69a0:	0030      	movs	r0, r6
    69a2:	f000 f849 	bl	6a38 <_sbrk_r>
    69a6:	6020      	str	r0, [r4, #0]
    69a8:	0029      	movs	r1, r5
    69aa:	0030      	movs	r0, r6
    69ac:	f000 f844 	bl	6a38 <_sbrk_r>
    69b0:	1c43      	adds	r3, r0, #1
    69b2:	d0d1      	beq.n	6958 <_malloc_r+0x18>
    69b4:	2303      	movs	r3, #3
    69b6:	1cc4      	adds	r4, r0, #3
    69b8:	439c      	bics	r4, r3
    69ba:	42a0      	cmp	r0, r4
    69bc:	d10a      	bne.n	69d4 <_malloc_r+0x94>
    69be:	6025      	str	r5, [r4, #0]
    69c0:	0020      	movs	r0, r4
    69c2:	2207      	movs	r2, #7
    69c4:	300b      	adds	r0, #11
    69c6:	1d23      	adds	r3, r4, #4
    69c8:	4390      	bics	r0, r2
    69ca:	1ac3      	subs	r3, r0, r3
    69cc:	d009      	beq.n	69e2 <_malloc_r+0xa2>
    69ce:	425a      	negs	r2, r3
    69d0:	50e2      	str	r2, [r4, r3]
    69d2:	e006      	b.n	69e2 <_malloc_r+0xa2>
    69d4:	1a21      	subs	r1, r4, r0
    69d6:	0030      	movs	r0, r6
    69d8:	f000 f82e 	bl	6a38 <_sbrk_r>
    69dc:	1c43      	adds	r3, r0, #1
    69de:	d1ee      	bne.n	69be <_malloc_r+0x7e>
    69e0:	e7ba      	b.n	6958 <_malloc_r+0x18>
    69e2:	bd70      	pop	{r4, r5, r6, pc}
    69e4:	2000021c 	.word	0x2000021c
    69e8:	20000218 	.word	0x20000218

000069ec <_realloc_r>:
    69ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69ee:	0006      	movs	r6, r0
    69f0:	000c      	movs	r4, r1
    69f2:	0015      	movs	r5, r2
    69f4:	2900      	cmp	r1, #0
    69f6:	d104      	bne.n	6a02 <_realloc_r+0x16>
    69f8:	0011      	movs	r1, r2
    69fa:	f7ff ffa1 	bl	6940 <_malloc_r>
    69fe:	0004      	movs	r4, r0
    6a00:	e018      	b.n	6a34 <_realloc_r+0x48>
    6a02:	2a00      	cmp	r2, #0
    6a04:	d103      	bne.n	6a0e <_realloc_r+0x22>
    6a06:	f7ff ff55 	bl	68b4 <_free_r>
    6a0a:	002c      	movs	r4, r5
    6a0c:	e012      	b.n	6a34 <_realloc_r+0x48>
    6a0e:	f000 f825 	bl	6a5c <_malloc_usable_size_r>
    6a12:	4285      	cmp	r5, r0
    6a14:	d90e      	bls.n	6a34 <_realloc_r+0x48>
    6a16:	0029      	movs	r1, r5
    6a18:	0030      	movs	r0, r6
    6a1a:	f7ff ff91 	bl	6940 <_malloc_r>
    6a1e:	1e07      	subs	r7, r0, #0
    6a20:	d007      	beq.n	6a32 <_realloc_r+0x46>
    6a22:	0021      	movs	r1, r4
    6a24:	002a      	movs	r2, r5
    6a26:	f7fe fee9 	bl	57fc <memcpy>
    6a2a:	0021      	movs	r1, r4
    6a2c:	0030      	movs	r0, r6
    6a2e:	f7ff ff41 	bl	68b4 <_free_r>
    6a32:	003c      	movs	r4, r7
    6a34:	0020      	movs	r0, r4
    6a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006a38 <_sbrk_r>:
    6a38:	2300      	movs	r3, #0
    6a3a:	b570      	push	{r4, r5, r6, lr}
    6a3c:	4c06      	ldr	r4, [pc, #24]	; (6a58 <_sbrk_r+0x20>)
    6a3e:	0005      	movs	r5, r0
    6a40:	0008      	movs	r0, r1
    6a42:	6023      	str	r3, [r4, #0]
    6a44:	f7fe f9a0 	bl	4d88 <_sbrk>
    6a48:	1c43      	adds	r3, r0, #1
    6a4a:	d103      	bne.n	6a54 <_sbrk_r+0x1c>
    6a4c:	6823      	ldr	r3, [r4, #0]
    6a4e:	2b00      	cmp	r3, #0
    6a50:	d000      	beq.n	6a54 <_sbrk_r+0x1c>
    6a52:	602b      	str	r3, [r5, #0]
    6a54:	bd70      	pop	{r4, r5, r6, pc}
    6a56:	46c0      	nop			; (mov r8, r8)
    6a58:	20000fd8 	.word	0x20000fd8

00006a5c <_malloc_usable_size_r>:
    6a5c:	1f0b      	subs	r3, r1, #4
    6a5e:	681a      	ldr	r2, [r3, #0]
    6a60:	1f10      	subs	r0, r2, #4
    6a62:	2a00      	cmp	r2, #0
    6a64:	da04      	bge.n	6a70 <_malloc_usable_size_r+0x14>
    6a66:	1889      	adds	r1, r1, r2
    6a68:	3904      	subs	r1, #4
    6a6a:	680b      	ldr	r3, [r1, #0]
    6a6c:	18d0      	adds	r0, r2, r3
    6a6e:	3804      	subs	r0, #4
    6a70:	4770      	bx	lr
    6a72:	0000      	movs	r0, r0
    6a74:	410d0a0d 	.word	0x410d0a0d
    6a78:	72666164 	.word	0x72666164
    6a7c:	00746975 	.word	0x00746975
    6a80:	0a313023 	.word	0x0a313023
    6a84:	00000000 	.word	0x00000000
    6a88:	00303054 	.word	0x00303054
    6a8c:	00000a4c 	.word	0x00000a4c
    6a90:	64253054 	.word	0x64253054
    6a94:	00000000 	.word	0x00000000
    6a98:	20626f62 	.word	0x20626f62
    6a9c:	20736177 	.word	0x20736177
    6aa0:	6e756f66 	.word	0x6e756f66
    6aa4:	00000064 	.word	0x00000064
    6aa8:	204d5750 	.word	0x204d5750
    6aac:	00006425 	.word	0x00006425
    6ab0:	6425203a 	.word	0x6425203a
    6ab4:	00000000 	.word	0x00000000
    6ab8:	31414846 	.word	0x31414846
    6abc:	00000000 	.word	0x00000000
    6ac0:	00202d20 	.word	0x00202d20
    6ac4:	004b4341 	.word	0x004b4341
    6ac8:	30414846 	.word	0x30414846
    6acc:	00000000 	.word	0x00000000
    6ad0:	20414b42 	.word	0x20414b42
    6ad4:	00000031 	.word	0x00000031
    6ad8:	20414b42 	.word	0x20414b42
    6adc:	00000030 	.word	0x00000030
    6ae0:	204c4b42 	.word	0x204c4b42
    6ae4:	00000031 	.word	0x00000031
    6ae8:	204c4b42 	.word	0x204c4b42
    6aec:	00000030 	.word	0x00000030
    6af0:	20524b42 	.word	0x20524b42
    6af4:	00000031 	.word	0x00000031
    6af8:	20524b42 	.word	0x20524b42
    6afc:	00000030 	.word	0x00000030
    6b00:	314e5248 	.word	0x314e5248
    6b04:	00003120 	.word	0x00003120
    6b08:	314e5248 	.word	0x314e5248
    6b0c:	00003020 	.word	0x00003020
    6b10:	324e5248 	.word	0x324e5248
    6b14:	00003120 	.word	0x00003120
    6b18:	324e5248 	.word	0x324e5248
    6b1c:	00003020 	.word	0x00003020
    6b20:	334e5248 	.word	0x334e5248
    6b24:	00003120 	.word	0x00003120
    6b28:	334e5248 	.word	0x334e5248
    6b2c:	00003020 	.word	0x00003020
    6b30:	344e5248 	.word	0x344e5248
    6b34:	00003120 	.word	0x00003120
    6b38:	344e5248 	.word	0x344e5248
    6b3c:	00003020 	.word	0x00003020
    6b40:	30304253 	.word	0x30304253
    6b44:	00003120 	.word	0x00003120
    6b48:	30304253 	.word	0x30304253
    6b4c:	00003020 	.word	0x00003020
    6b50:	31304253 	.word	0x31304253
    6b54:	00003120 	.word	0x00003120
    6b58:	31304253 	.word	0x31304253
    6b5c:	00003020 	.word	0x00003020
    6b60:	32304253 	.word	0x32304253
    6b64:	00003120 	.word	0x00003120
    6b68:	32304253 	.word	0x32304253
    6b6c:	00003020 	.word	0x00003020
    6b70:	33304253 	.word	0x33304253
    6b74:	00003120 	.word	0x00003120
    6b78:	33304253 	.word	0x33304253
    6b7c:	00003020 	.word	0x00003020
    6b80:	34304253 	.word	0x34304253
    6b84:	00003120 	.word	0x00003120
    6b88:	34304253 	.word	0x34304253
    6b8c:	00003020 	.word	0x00003020
    6b90:	35304253 	.word	0x35304253
    6b94:	00003120 	.word	0x00003120
    6b98:	35304253 	.word	0x35304253
    6b9c:	00003020 	.word	0x00003020
    6ba0:	36304253 	.word	0x36304253
    6ba4:	00003120 	.word	0x00003120
    6ba8:	36304253 	.word	0x36304253
    6bac:	00003020 	.word	0x00003020
    6bb0:	37304253 	.word	0x37304253
    6bb4:	00003120 	.word	0x00003120
    6bb8:	37304253 	.word	0x37304253
    6bbc:	00003020 	.word	0x00003020
    6bc0:	38304253 	.word	0x38304253
    6bc4:	00003120 	.word	0x00003120
    6bc8:	38304253 	.word	0x38304253
    6bcc:	00003020 	.word	0x00003020
    6bd0:	39304253 	.word	0x39304253
    6bd4:	00003120 	.word	0x00003120
    6bd8:	39304253 	.word	0x39304253
    6bdc:	00003020 	.word	0x00003020
    6be0:	30314253 	.word	0x30314253
    6be4:	00003120 	.word	0x00003120
    6be8:	30314253 	.word	0x30314253
    6bec:	00003020 	.word	0x00003020
    6bf0:	53524253 	.word	0x53524253
    6bf4:	32342054 	.word	0x32342054
    6bf8:	00000000 	.word	0x00000000
    6bfc:	203a4253 	.word	0x203a4253
    6c00:	45534552 	.word	0x45534552
    6c04:	4e495454 	.word	0x4e495454
    6c08:	00000047 	.word	0x00000047
    6c0c:	20545250 	.word	0x20545250
    6c10:	00000031 	.word	0x00000031
    6c14:	20545250 	.word	0x20545250
    6c18:	00000030 	.word	0x00000030
    6c1c:	20525457 	.word	0x20525457
    6c20:	00000031 	.word	0x00000031
    6c24:	20415453 	.word	0x20415453
    6c28:	00000031 	.word	0x00000031
    6c2c:	20415453 	.word	0x20415453
    6c30:	00000030 	.word	0x00000030
    6c34:	2044454c 	.word	0x2044454c
    6c38:	00000031 	.word	0x00000031
    6c3c:	2044454c 	.word	0x2044454c
    6c40:	00000030 	.word	0x00000030
    6c44:	204c4448 	.word	0x204c4448
    6c48:	00000031 	.word	0x00000031
    6c4c:	204c4448 	.word	0x204c4448
    6c50:	00000030 	.word	0x00000030
    6c54:	41495242 	.word	0x41495242
    6c58:	0031204e 	.word	0x0031204e
    6c5c:	41495242 	.word	0x41495242
    6c60:	0030204e 	.word	0x0030204e
    6c64:	48534c46 	.word	0x48534c46
    6c68:	00312031 	.word	0x00312031
    6c6c:	48534c46 	.word	0x48534c46
    6c70:	00302031 	.word	0x00302031
    6c74:	48534c46 	.word	0x48534c46
    6c78:	00312032 	.word	0x00312032
    6c7c:	48534c46 	.word	0x48534c46
    6c80:	00302032 	.word	0x00302032
    6c84:	48534c46 	.word	0x48534c46
    6c88:	00312033 	.word	0x00312033
    6c8c:	48534c46 	.word	0x48534c46
    6c90:	00302033 	.word	0x00302033
    6c94:	48534c46 	.word	0x48534c46
    6c98:	31204446 	.word	0x31204446
    6c9c:	00000000 	.word	0x00000000
    6ca0:	48534c46 	.word	0x48534c46
    6ca4:	30204446 	.word	0x30204446
    6ca8:	00000000 	.word	0x00000000
    6cac:	5254534d 	.word	0x5254534d
    6cb0:	20545352 	.word	0x20545352
    6cb4:	00003234 	.word	0x00003234
    6cb8:	45534552 	.word	0x45534552
    6cbc:	43412054 	.word	0x43412054
    6cc0:	00000a4b 	.word	0x00000a4b
    6cc4:	52524e4d 	.word	0x52524e4d
    6cc8:	34205453 	.word	0x34205453
    6ccc:	00000032 	.word	0x00000032
    6cd0:	4f4e494d 	.word	0x4f4e494d
    6cd4:	45522052 	.word	0x45522052
    6cd8:	20544553 	.word	0x20544553
    6cdc:	0a4b4341 	.word	0x0a4b4341
    6ce0:	00000000 	.word	0x00000000
    6ce4:	4f4e494d 	.word	0x4f4e494d
    6ce8:	45522052 	.word	0x45522052
    6cec:	20544553 	.word	0x20544553
    6cf0:	454e4f44 	.word	0x454e4f44
    6cf4:	0000000a 	.word	0x0000000a
    6cf8:	54545250 	.word	0x54545250
    6cfc:	30485352 	.word	0x30485352
    6d00:	00000000 	.word	0x00000000
    6d04:	54545250 	.word	0x54545250
    6d08:	30485352 	.word	0x30485352
    6d0c:	00642520 	.word	0x00642520
    6d10:	54545250 	.word	0x54545250
    6d14:	31485352 	.word	0x31485352
    6d18:	00000000 	.word	0x00000000
    6d1c:	54545250 	.word	0x54545250
    6d20:	31485352 	.word	0x31485352
    6d24:	00642520 	.word	0x00642520
    6d28:	54545250 	.word	0x54545250
    6d2c:	32485352 	.word	0x32485352
    6d30:	00000000 	.word	0x00000000
    6d34:	54545250 	.word	0x54545250
    6d38:	32485352 	.word	0x32485352
    6d3c:	00642520 	.word	0x00642520
    6d40:	54545250 	.word	0x54545250
    6d44:	33485352 	.word	0x33485352
    6d48:	00000000 	.word	0x00000000
    6d4c:	54545250 	.word	0x54545250
    6d50:	33485352 	.word	0x33485352
    6d54:	00642520 	.word	0x00642520
    6d58:	54545250 	.word	0x54545250
    6d5c:	34485352 	.word	0x34485352
    6d60:	00000000 	.word	0x00000000
    6d64:	54545250 	.word	0x54545250
    6d68:	34485352 	.word	0x34485352
    6d6c:	00642520 	.word	0x00642520
    6d70:	54545250 	.word	0x54545250
    6d74:	35485352 	.word	0x35485352
    6d78:	00000000 	.word	0x00000000
    6d7c:	54545250 	.word	0x54545250
    6d80:	35485352 	.word	0x35485352
    6d84:	00642520 	.word	0x00642520
    6d88:	54545250 	.word	0x54545250
    6d8c:	36485352 	.word	0x36485352
    6d90:	00000000 	.word	0x00000000
    6d94:	54545250 	.word	0x54545250
    6d98:	36485352 	.word	0x36485352
    6d9c:	00642520 	.word	0x00642520
    6da0:	54545250 	.word	0x54545250
    6da4:	37485352 	.word	0x37485352
    6da8:	00000000 	.word	0x00000000
    6dac:	54545250 	.word	0x54545250
    6db0:	37485352 	.word	0x37485352
    6db4:	00642520 	.word	0x00642520
    6db8:	20564f43 	.word	0x20564f43
    6dbc:	00000031 	.word	0x00000031
    6dc0:	20564f43 	.word	0x20564f43
    6dc4:	00000030 	.word	0x00000030
    6dc8:	52545250 	.word	0x52545250
    6dcc:	00313256 	.word	0x00313256
    6dd0:	52545250 	.word	0x52545250
    6dd4:	20313256 	.word	0x20313256
    6dd8:	00006425 	.word	0x00006425
    6ddc:	52545250 	.word	0x52545250
    6de0:	00303256 	.word	0x00303256
    6de4:	5254534d 	.word	0x5254534d
    6de8:	20545354 	.word	0x20545354
    6dec:	00003234 	.word	0x00003234
    6df0:	52444441 	.word	0x52444441
    6df4:	6425203a 	.word	0x6425203a
    6df8:	203e2d20 	.word	0x203e2d20
    6dfc:	000a6425 	.word	0x000a6425
    6e00:	3a525245 	.word	0x3a525245
    6e04:	25642520 	.word	0x25642520
    6e08:	25642564 	.word	0x25642564
    6e0c:	25642564 	.word	0x25642564
    6e10:	25642564 	.word	0x25642564
    6e14:	000a0d64 	.word	0x000a0d64
    6e18:	25203a45 	.word	0x25203a45
    6e1c:	202d2064 	.word	0x202d2064
    6e20:	000a6425 	.word	0x000a6425
    6e24:	204c4c41 	.word	0x204c4c41
    6e28:	00004b4f 	.word	0x00004b4f
    6e2c:	000023fc 	.word	0x000023fc
    6e30:	0000240e 	.word	0x0000240e
    6e34:	00002420 	.word	0x00002420
    6e38:	00002432 	.word	0x00002432
    6e3c:	00002450 	.word	0x00002450
    6e40:	00002462 	.word	0x00002462
    6e44:	00002474 	.word	0x00002474
    6e48:	00002486 	.word	0x00002486
    6e4c:	00002498 	.word	0x00002498
    6e50:	000024aa 	.word	0x000024aa
    6e54:	000024bc 	.word	0x000024bc
    6e58:	000024ce 	.word	0x000024ce
    6e5c:	000024e0 	.word	0x000024e0
    6e60:	00002534 	.word	0x00002534
    6e64:	00002552 	.word	0x00002552
    6e68:	0000256c 	.word	0x0000256c
    6e6c:	00002586 	.word	0x00002586
    6e70:	000025a0 	.word	0x000025a0
    6e74:	000025ba 	.word	0x000025ba
    6e78:	000025d4 	.word	0x000025d4
    6e7c:	00002612 	.word	0x00002612
    6e80:	00002668 	.word	0x00002668
    6e84:	000026be 	.word	0x000026be
    6e88:	00002714 	.word	0x00002714
    6e8c:	64343025 	.word	0x64343025
    6e90:	34302520 	.word	0x34302520
    6e94:	30252064 	.word	0x30252064
    6e98:	25206434 	.word	0x25206434
    6e9c:	20643430 	.word	0x20643430
    6ea0:	64343025 	.word	0x64343025
    6ea4:	34302520 	.word	0x34302520
    6ea8:	000a0d64 	.word	0x000a0d64
    6eac:	000041ce 	.word	0x000041ce
    6eb0:	00004246 	.word	0x00004246
    6eb4:	00004246 	.word	0x00004246
    6eb8:	000041ec 	.word	0x000041ec
    6ebc:	000041e6 	.word	0x000041e6
    6ec0:	000041f2 	.word	0x000041f2
    6ec4:	000041d4 	.word	0x000041d4
    6ec8:	000041f8 	.word	0x000041f8
    6ecc:	0000422c 	.word	0x0000422c
    6ed0:	00004320 	.word	0x00004320
    6ed4:	00004370 	.word	0x00004370
    6ed8:	00004370 	.word	0x00004370
    6edc:	0000436c 	.word	0x0000436c
    6ee0:	00004312 	.word	0x00004312
    6ee4:	00004332 	.word	0x00004332
    6ee8:	00004302 	.word	0x00004302
    6eec:	00004344 	.word	0x00004344
    6ef0:	00004356 	.word	0x00004356
    6ef4:	66616441 	.word	0x66616441
    6ef8:	74697572 	.word	0x74697572
    6efc:	00000000 	.word	0x00000000
    6f00:	0a303023 	.word	0x0a303023
    6f04:	00000000 	.word	0x00000000
    6f08:	656e6f64 	.word	0x656e6f64
    6f0c:	00000000 	.word	0x00000000
    6f10:	0a642523 	.word	0x0a642523
    6f14:	00000000 	.word	0x00000000
    6f18:	43455845 	.word	0x43455845
    6f1c:	44524f20 	.word	0x44524f20
    6f20:	36205245 	.word	0x36205245
    6f24:	0a36      	.short	0x0a36
    6f26:	00          	.byte	0x00
    6f27:	43          	.byte	0x43
    6f28:	00          	.byte	0x00
    6f29:	23          	.byte	0x23
    6f2a:	302d      	.short	0x302d
    6f2c:	6800202b 	.word	0x6800202b
    6f30:	65004c6c 	.word	0x65004c6c
    6f34:	46456766 	.word	0x46456766
    6f38:	0047      	.short	0x0047
    6f3a:	3130      	.short	0x3130
    6f3c:	35343332 	.word	0x35343332
    6f40:	39383736 	.word	0x39383736
    6f44:	44434241 	.word	0x44434241
    6f48:	30004645 	.word	0x30004645
    6f4c:	34333231 	.word	0x34333231
    6f50:	38373635 	.word	0x38373635
    6f54:	63626139 	.word	0x63626139
    6f58:	00666564 	.word	0x00666564
    6f5c:	00006f7a 	.word	0x00006f7a
    6f60:	00006f7d 	.word	0x00006f7d
    6f64:	00006f80 	.word	0x00006f80
    6f68:	61462d41 	.word	0x61462d41
    6f6c:	3938662d 	.word	0x3938662d
    6f70:	33323130 	.word	0x33323130
    6f74:	37363534 	.word	0x37363534
    6f78:	2d2b005d 	.word	0x2d2b005d
    6f7c:	00303000 	.word	0x00303000
    6f80:	5878      	.short	0x5878
	...

00006f83 <_ctype_>:
    6f83:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
    6f93:	2020 2020 2020 2020 2020 2020 2020 2020                     
    6fa3:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
    6fb3:	0410 0404 0404 0404 0404 1004 1010 1010     ................
    6fc3:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
    6fd3:	0101 0101 0101 0101 0101 0101 1010 1010     ................
    6fe3:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
    6ff3:	0202 0202 0202 0202 0202 0202 1010 1010     ................
    7003:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00007084 <__sf_fake_stdin>:
	...

000070a4 <__sf_fake_stdout>:
	...

000070c4 <__sf_fake_stderr>:
	...

000070e4 <_init>:
    70e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70e6:	46c0      	nop			; (mov r8, r8)
    70e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    70ea:	bc08      	pop	{r3}
    70ec:	469e      	mov	lr, r3
    70ee:	4770      	bx	lr

000070f0 <__init_array_start>:
    70f0:	000000dd 	.word	0x000000dd

000070f4 <_fini>:
    70f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70f6:	46c0      	nop			; (mov r8, r8)
    70f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    70fa:	bc08      	pop	{r3}
    70fc:	469e      	mov	lr, r3
    70fe:	4770      	bx	lr

00007100 <__fini_array_start>:
    7100:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <test_bob>:
2000000c:	5750 004d                                   PWM.

20000010 <bool_map_1>:
	...
20000018:	0100 0000 0000 0000 0000 0001 0000 0000     ................
20000028:	0000 0100 0000 0000 0000 0000 0001 0000     ................
20000038:	0000 0000 0100 0000 0000 0000 0000 0001     ................
20000048:	0000 0000 0000 0100 0000 0000 0000 0001     ................
20000058:	0000 0000 0100 0000 0000 0000 0001 0000     ................
20000068:	0000 0100 0000 0000 0000 0001 0000 0000     ................
20000078:	0100 0000 0000 0000 0001 0000 0000 0000     ................
20000088:	0000 0100 0001 0000 0000 0001 0100 0000     ................
20000098:	0100 0000 0000 0001 0001 0000 0000 0100     ................
200000a8:	0100 0000 0000 0001 0000 0001 0100 0000     ................
200000b8:	0000 0100 0001 0000 0000 0000 0000 0000     ................
200000c8:	0000 0100 0001 0000 0000 0000 0000 0000     ................
200000d8:	0101 0101 0101 0101                         ........

200000e0 <mcp23017_data>:
200000e0:	0000 0000 0020 0000 0000 0000 0000 0000     .... ...........
200000f0:	0001 0000 0021 0000 0000 0000 0000 0000     ....!...........
20000100:	0001 0000 0022 0000 0000 0000 0000 0000     ...."...........
20000110:	0001 0000 0023 0000 0000 0000 0000 0000     ....#...........
20000120:	0001 0000 0024 0000 0000 0000 0000 0000     ....$...........
20000130:	0001 0000 0025 0000 0000 0000 0000 0000     ....%...........
20000140:	0000 0000 0026 0000 0000 0000 0000 0000     ....&...........
20000150:	0000 0000 0027 0000 0000 0000 0000 0000     ....'...........

20000160 <duty_cycle.13713>:
20000160:	013e                                             >

20000161 <g_interrupt_enabled>:
20000161:	0001 0000                                        ...

20000164 <impure_data>:
20000164:	0000 0000 7084 0000 70a4 0000 70c4 0000     .....p...p...p..
	...
20000184:	6f27 0000 0000 0000 0000 0000 0000 0000     'o..............
	...

200001c4 <_impure_ptr>:
200001c4:	0164 2000                                   d.. 

200001c8 <__ctype_ptr__>:
200001c8:	6f83 0000                                   .o..
