@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
