Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 17:47:42 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.04,14.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0289      1.0500    0.0815      0.0815 r    (51.79,14.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0065
  U304/I (INVD1BWP16P90CPD)                                                                               0.0289      1.0700    0.0000      0.0815 r    (50.05,16.52)
  U304/ZN (INVD1BWP16P90CPD)                                                                              0.0235      1.0500    0.0257      0.1072 f    (50.12,16.53)
  n396 (net)                                                                           8      0.0045
  U256/A2 (NR2D1BWP16P90CPD)                                                                              0.0235      1.0700    0.0000      0.1072 f    (48.90,13.46)
  U256/ZN (NR2D1BWP16P90CPD)                                                                              0.0159      1.0500    0.0189      0.1261 r    (49.02,13.46)
  n222 (net)                                                                           3      0.0019
  U257/B1 (IND2D1BWP16P90CPD)                                                                             0.0159      1.0700    0.0000      0.1261 r    (48.34,12.58)
  U257/ZN (IND2D1BWP16P90CPD)                                                                             0.0381      1.0500    0.0315      0.1576 f    (48.36,12.58)
  n220 (net)                                                                           7      0.0042
  U262/A1 (INR2D1BWP16P90CPD)                                                                             0.0381      1.0700    0.0000      0.1576 f    (50.67,13.07)
  U262/ZN (INR2D1BWP16P90CPD)                                                                             0.0091      1.0500    0.0223      0.1799 f    (50.81,13.10)
  n139 (net)                                                                           2      0.0010
  U305/A1 (INR3D1BWP16P90CPD)                                                                             0.0091      1.0700    0.0000      0.1799 f    (53.37,13.36)
  U305/ZN (INR3D1BWP16P90CPD)                                                                             0.0078      1.0500    0.0151      0.1950 f    (53.56,13.42)
  n141 (net)                                                                           1      0.0005
  U276/B (IAO21D1BWP16P90CPD)                                                                             0.0078      1.0700    0.0000      0.1950 f    (53.62,12.54)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                            0.0220      1.0500    0.0180      0.2130 r    (53.64,12.60)
  n145 (net)                                                                           3      0.0024
  U547/I (INVD1BWP16P90CPD)                                                                               0.0220      1.0700    0.0000      0.2130 r    (57.00,12.05)
  U547/ZN (INVD1BWP16P90CPD)                                                                              0.0095      1.0500    0.0127      0.2257 f    (57.08,12.05)
  n458 (net)                                                                           2      0.0011
  U285/B1 (INR2D1BWP16P90CPD)                                                                             0.0095      1.0700    0.0000      0.2257 f    (56.92,12.03)
  U285/ZN (INR2D1BWP16P90CPD)                                                                             0.0134      1.0500    0.0130      0.2386 r    (56.95,12.03)
  n455 (net)                                                                           1      0.0012
  U280/A2 (AOI22D2BWP16P90CPDULVT)                                                                        0.0134      1.0700    0.0000      0.2386 r    (59.35,12.35)
  U280/ZN (AOI22D2BWP16P90CPDULVT)                                                                        0.0127      1.0500    0.0076      0.2463 f    (59.20,12.40)
  n454 (net)                                                                           1      0.0006
  U284/A1 (ND2D1BWP16P90CPDULVT)                                                                          0.0127      1.0700    0.0000      0.2463 f    (57.73,12.29)
  U284/ZN (ND2D1BWP16P90CPDULVT)                                                                          0.0050      1.0500    0.0044      0.2507 r    (57.70,12.24)
  n472 (net)                                                                           1      0.0005
  U281/B1 (INR2D1BWP16P90CPDULVT)                                                                         0.0050      1.0700    0.0000      0.2507 r    (57.75,12.24)
  U281/ZN (INR2D1BWP16P90CPDULVT)                                                                         0.0050      1.0500    0.0048      0.2554 f    (57.77,12.24)
  n255 (net)                                                                           1      0.0006
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0050      1.0700    0.0000      0.2554 f    (61.00,12.27)     s, n
  data arrival time                                                                                                                         0.2554

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6000 f    (63.12,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5700
  duty cycle clock jitter                                                                                                      -0.0090      0.5610
  library setup time                                                                                                  1.0000   -0.0116      0.5494
  data required time                                                                                                                        0.5494
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5494
  data arrival time                                                                                                                        -0.2554
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2940



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0078      1.0500    0.0038      0.5038 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0038
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0078      1.0700    0.0000      0.5038 f    (57.83,14.60)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.0072      1.0500    0.0142      0.5180 f    (57.98,14.60)
  n464 (net)                                                                           1      0.0013
  U549/I (INVD2BWP16P90CPD)                                                                               0.0072      1.0700    0.0000      0.5180 f    (58.76,13.36)
  U549/ZN (INVD2BWP16P90CPD)                                                                              0.0055      1.0500    0.0070      0.5249 r    (58.79,13.36)
  n461 (net)                                                                           1      0.0018
  U548/I (INVD3BWP16P90CPD)                                                                               0.0055      1.0700    0.0000      0.5249 r    (60.01,12.71)
  U548/ZN (INVD3BWP16P90CPD)                                                                              0.1328      1.0500    0.0851      0.6101 f    (60.04,12.71)
  dbg_dat_si[0] (net)                                                                  1      0.1000
  dbg_dat_si[0] (out)                                                                                     0.1328      1.0700    0.0000      0.6101 f    (61.75,12.45)
  data arrival time                                                                                                                         0.6101

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  cycle clock jitter                                                                                                           -0.0070      1.1630
  output external delay                                                                                                        -0.5000      0.6630
  data required time                                                                                                                        0.6630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6630
  data arrival time                                                                                                                        -0.6101
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0530



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0086      1.0500    0.0044      0.5044 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0048
  U293/I (BUFFD1BWP16P90CPD)                                                                              0.0086      1.0700    0.0000      0.5044 r    (43.72,10.58)
  U293/Z (BUFFD1BWP16P90CPD)                                                                              0.0647      1.0500    0.0493      0.5537 r    (43.87,10.58)
  n386 (net)                                                                          17      0.0181
  i_img2_jtag_tap_tdo_reg/SDN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0647      1.0700    0.0000      0.5537 r    (61.84,12.29)     s, n
  data arrival time                                                                                                                         0.5537

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6000 f    (63.12,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5700
  duty cycle clock jitter                                                                                                      -0.0090      0.5610
  library setup time                                                                                                  1.0000   -0.0156      0.5454
  data required time                                                                                                                        0.5454
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5454
  data arrival time                                                                                                                        -0.5537
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0083



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      1.0700    0.0000      0.6000 f    (59.93,13.10)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0062      1.0500    0.0389      0.6389 r    (59.50,13.10)     s, n
  n406 (net)                                                                           1      0.0034
  U298/I (CKBD14BWP16P90CPDULVT)                                                                          0.0062      1.0700    0.0000      0.6389 r    (60.90,13.39)
  U298/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0215      1.0500    0.0216      0.6605 r    (61.80,13.39)
  tdo_enable (net)                                                                     1      0.1000
  tdo_enable (out)                                                                                        0.0215      1.0700    0.0000      0.6605 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6605

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  duty cycle clock jitter                                                                                                      -0.0090      1.1610
  output external delay                                                                                                        -0.5000      0.6610
  data required time                                                                                                                        0.6610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6610
  data arrival time                                                                                                                        -0.6605
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0005


1
