<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail_because: 
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
defines: 
time_elapsed: 1.324s
ram usage: 37948 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp8vth5wif/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: No timescale set for &#34;spu_mald&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: Compile module &#34;work@spu_mald&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>: Implicit port type (wire) for &#34;spu_mald_rstln&#34;,
there are 7 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: Top level module &#34;work@spu_mald&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Cannot find a module definition for &#34;work@spu_mald::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Cannot find a module definition for &#34;work@spu_mald::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 8.

[NTE:EL0511] Nb leaf instances: 7.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 7.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp8vth5wif/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_mald
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp8vth5wif/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp8vth5wif/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_mald)
 |vpiName:work@spu_mald
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_mald
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@spu_mald, file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29, parent:work@spu_mald
   |vpiDefName:work@spu_mald
   |vpiFullName:work@spu_mald
   |vpiPort:
   \_port: (spu_mald_rstln), line:32
     |vpiName:spu_mald_rstln
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_rstln), line:32
         |vpiName:spu_mald_rstln
         |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiPort:
   \_port: (spu_mald_maaddr_addrinc), line:33
     |vpiName:spu_mald_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_maaddr_addrinc), line:33
         |vpiName:spu_mald_maaddr_addrinc
         |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mald_memwen), line:34
     |vpiName:spu_mald_memwen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_memwen), line:34
         |vpiName:spu_mald_memwen
         |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiPort:
   \_port: (spu_mald_mpa_addrinc), line:35
     |vpiName:spu_mald_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_mpa_addrinc), line:35
         |vpiName:spu_mald_mpa_addrinc
         |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiPort:
   \_port: (spu_mald_ldreq), line:36
     |vpiName:spu_mald_ldreq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_ldreq), line:36
         |vpiName:spu_mald_ldreq
         |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiPort:
   \_port: (spu_mald_done), line:37
     |vpiName:spu_mald_done
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done), line:37
         |vpiName:spu_mald_done
         |vpiFullName:work@spu_mald.spu_mald_done
   |vpiPort:
   \_port: (spu_mald_force_mpa_add16), line:38
     |vpiName:spu_mald_force_mpa_add16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_force_mpa_add16), line:38
         |vpiName:spu_mald_force_mpa_add16
         |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiPort:
   \_port: (spu_mald_done_set), line:40
     |vpiName:spu_mald_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done_set), line:40
         |vpiName:spu_mald_done_set
         |vpiFullName:work@spu_mald.spu_mald_done_set
   |vpiPort:
   \_port: (ld_inprog), line:43
     |vpiName:ld_inprog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ld_inprog), line:43
         |vpiName:ld_inprog
         |vpiFullName:work@spu_mald.ld_inprog
   |vpiPort:
   \_port: (ldreq_ack), line:44
     |vpiName:ldreq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldreq_ack), line:44
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
   |vpiPort:
   \_port: (ln_received), line:45
     |vpiName:ln_received
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ln_received), line:45
         |vpiName:ln_received
         |vpiFullName:work@spu_mald.ln_received
   |vpiPort:
   \_port: (len_neqz), line:46
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:46
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
   |vpiPort:
   \_port: (mactl_ldop), line:47
     |vpiName:mactl_ldop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_ldop), line:47
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
   |vpiPort:
   \_port: (spu_maaddr_mpa1maddr0), line:48
     |vpiName:spu_maaddr_mpa1maddr0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_mpa1maddr0), line:48
         |vpiName:spu_maaddr_mpa1maddr0
         |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:49
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:49
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_wen_ma_unc_err_pulse), line:51
     |vpiName:spu_wen_ma_unc_err_pulse
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_ma_unc_err_pulse), line:51
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:53
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:53
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:55
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:55
         |vpiName:se
         |vpiFullName:work@spu_mald.se
   |vpiPort:
   \_port: (reset), line:56
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:56
         |vpiName:reset
         |vpiFullName:work@spu_mald.reset
   |vpiPort:
   \_port: (rclk), line:57
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:57
         |vpiName:rclk
         |vpiFullName:work@spu_mald.rclk
   |vpiContAssign:
   \_cont_assign: , line:161
     |vpiRhs:
     \_operation: , line:161
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_chk4mpa1maddr0_state), line:161
         |vpiName:cur_chk4mpa1maddr0_state
         |vpiFullName:work@spu_mald.cur_chk4mpa1maddr0_state
       |vpiOperand:
       \_operation: , line:161
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (len_neqz), line:161
           |vpiName:len_neqz
           |vpiFullName:work@spu_mald.len_neqz
     |vpiLhs:
     \_ref_obj: (spu_mald_done), line:161
       |vpiName:spu_mald_done
       |vpiFullName:work@spu_mald.spu_mald_done
   |vpiContAssign:
   \_cont_assign: , line:163
     |vpiRhs:
     \_operation: , line:163
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:164
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:164
           |vpiName:state_reset
           |vpiFullName:work@spu_mald.state_reset
         |vpiOperand:
         \_ref_obj: (spu_mald_done), line:165
           |vpiName:spu_mald_done
           |vpiFullName:work@spu_mald.spu_mald_done
       |vpiOperand:
       \_operation: , line:166
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_idle_state), line:166
           |vpiName:cur_idle_state
           |vpiFullName:work@spu_mald.cur_idle_state
         |vpiOperand:
         \_operation: , line:166
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (start_ldop), line:166
             |vpiName:start_ldop
             |vpiFullName:work@spu_mald.start_ldop
     |vpiLhs:
     \_ref_obj: (nxt_idle_state), line:163
       |vpiName:nxt_idle_state
       |vpiFullName:work@spu_mald.nxt_idle_state
   |vpiContAssign:
   \_cont_assign: , line:172
     |vpiRhs:
     \_operation: , line:172
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:173
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:173
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:173
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (cur_chk4mpa1maddr0_state), line:173
               |vpiName:cur_chk4mpa1maddr0_state
               |vpiFullName:work@spu_mald.cur_chk4mpa1maddr0_state
             |vpiOperand:
             \_operation: , line:173
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (spu_maaddr_mpa1maddr0), line:173
                 |vpiName:spu_maaddr_mpa1maddr0
                 |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
           |vpiOperand:
           \_ref_obj: (len_neqz), line:173
             |vpiName:len_neqz
             |vpiFullName:work@spu_mald.len_neqz
         |vpiOperand:
         \_operation: , line:174
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (cur_idle_state), line:174
             |vpiName:cur_idle_state
             |vpiFullName:work@spu_mald.cur_idle_state
           |vpiOperand:
           \_ref_obj: (start_ldop), line:174
             |vpiName:start_ldop
             |vpiFullName:work@spu_mald.start_ldop
       |vpiOperand:
       \_operation: , line:175
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_ldreq_state), line:175
           |vpiName:cur_ldreq_state
           |vpiFullName:work@spu_mald.cur_ldreq_state
         |vpiOperand:
         \_operation: , line:175
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (ldreq_ack), line:175
             |vpiName:ldreq_ack
             |vpiFullName:work@spu_mald.ldreq_ack
     |vpiLhs:
     \_ref_obj: (nxt_ldreq_state), line:172
       |vpiName:nxt_ldreq_state
       |vpiFullName:work@spu_mald.nxt_ldreq_state
   |vpiContAssign:
   \_cont_assign: , line:177
     |vpiRhs:
     \_operation: , line:177
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:177
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:177
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:177
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (cur_mamemwr_state), line:177
               |vpiName:cur_mamemwr_state
               |vpiFullName:work@spu_mald.cur_mamemwr_state
             |vpiOperand:
             \_ref_obj: (ld_inprog), line:177
               |vpiName:ld_inprog
               |vpiFullName:work@spu_mald.ld_inprog
           |vpiOperand:
           \_ref_obj: (len_neqz), line:177
             |vpiName:len_neqz
             |vpiFullName:work@spu_mald.len_neqz
         |vpiOperand:
         \_ref_obj: (local_stxa_abort), line:177
           |vpiName:local_stxa_abort
           |vpiFullName:work@spu_mald.local_stxa_abort
       |vpiOperand:
       \_ref_obj: (spu_wen_ma_unc_err_pulse), line:178
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
     |vpiLhs:
     \_ref_obj: (spu_mald_rstln), line:177
       |vpiName:spu_mald_rstln
       |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiContAssign:
   \_cont_assign: , line:184
     |vpiRhs:
     \_operation: , line:184
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_ldreq_state), line:184
         |vpiName:cur_ldreq_state
         |vpiFullName:work@spu_mald.cur_ldreq_state
       |vpiOperand:
       \_ref_obj: (ldreq_ack), line:184
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
     |vpiLhs:
     \_ref_obj: (tr2wait4ln_frm_ldreq), line:184
       |vpiName:tr2wait4ln_frm_ldreq
       |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
       |vpiActual:
       \_logic_net: (tr2wait4ln_frm_ldreq), line:89
         |vpiName:tr2wait4ln_frm_ldreq
         |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:186
     |vpiRhs:
     \_operation: , line:186
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2wait4ln_frm_ldreq), line:187
         |vpiName:tr2wait4ln_frm_ldreq
         |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
       |vpiOperand:
       \_operation: , line:188
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_wait4ln_state), line:188
           |vpiName:cur_wait4ln_state
           |vpiFullName:work@spu_mald.cur_wait4ln_state
         |vpiOperand:
         \_operation: , line:188
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (ln_received), line:188
             |vpiName:ln_received
             |vpiFullName:work@spu_mald.ln_received
     |vpiLhs:
     \_ref_obj: (nxt_wait4ln_state), line:186
       |vpiName:nxt_wait4ln_state
       |vpiFullName:work@spu_mald.nxt_wait4ln_state
   |vpiContAssign:
   \_cont_assign: , line:207
     |vpiRhs:
     \_ref_obj: (mald_memwen_dly), line:207
       |vpiName:mald_memwen_dly
       |vpiFullName:work@spu_mald.mald_memwen_dly
       |vpiActual:
       \_logic_net: (mald_memwen_dly), line:200
         |vpiName:mald_memwen_dly
         |vpiFullName:work@spu_mald.mald_memwen_dly
         |vpiNetType:1
     |vpiLhs:
     \_ref_obj: (nxt_mamemwr_state), line:207
       |vpiName:nxt_mamemwr_state
       |vpiFullName:work@spu_mald.nxt_mamemwr_state
   |vpiContAssign:
   \_cont_assign: , line:209
     |vpiRhs:
     \_operation: , line:209
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (mald_memwen_dly), line:209
         |vpiName:mald_memwen_dly
         |vpiFullName:work@spu_mald.mald_memwen_dly
       |vpiOperand:
       \_ref_obj: (spu_mactl_stxa_force_abort), line:209
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
     |vpiLhs:
     \_ref_obj: (local_stxa_abort), line:209
       |vpiName:local_stxa_abort
       |vpiFullName:work@spu_mald.local_stxa_abort
       |vpiActual:
       \_logic_net: (local_stxa_abort), line:104
         |vpiName:local_stxa_abort
         |vpiFullName:work@spu_mald.local_stxa_abort
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:214
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:214
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (nxt_chk4mpa1maddr0_state), line:214
       |vpiName:nxt_chk4mpa1maddr0_state
       |vpiFullName:work@spu_mald.nxt_chk4mpa1maddr0_state
   |vpiContAssign:
   \_cont_assign: , line:221
     |vpiRhs:
     \_ref_obj: (nxt_mamemwr_state), line:221
       |vpiName:nxt_mamemwr_state
       |vpiFullName:work@spu_mald.nxt_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_memwen), line:221
       |vpiName:spu_mald_memwen
       |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiContAssign:
   \_cont_assign: , line:223
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:223
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_maaddr_addrinc), line:223
       |vpiName:spu_mald_maaddr_addrinc
       |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiContAssign:
   \_cont_assign: , line:225
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:225
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_mpa_addrinc), line:225
       |vpiName:spu_mald_mpa_addrinc
       |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiContAssign:
   \_cont_assign: , line:227
     |vpiRhs:
     \_constant: , line:227
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (spu_mald_force_mpa_add16), line:227
       |vpiName:spu_mald_force_mpa_add16
       |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_ref_obj: (cur_ldreq_state), line:229
       |vpiName:cur_ldreq_state
       |vpiFullName:work@spu_mald.cur_ldreq_state
     |vpiLhs:
     \_ref_obj: (spu_mald_ldreq), line:229
       |vpiName:spu_mald_ldreq
       |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiNet:
   \_logic_net: (tr2wait4ln_frm_ldreq), line:89
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:104
   |vpiNet:
   \_logic_net: (spu_mald_done_wen), line:108
     |vpiName:spu_mald_done_wen
     |vpiFullName:work@spu_mald.spu_mald_done_wen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_done_rst), line:110
     |vpiName:spu_mald_done_rst
     |vpiFullName:work@spu_mald.spu_mald_done_rst
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (state_reset), line:124
     |vpiName:state_reset
     |vpiFullName:work@spu_mald.state_reset
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (start_ldop), line:156
     |vpiName:start_ldop
     |vpiFullName:work@spu_mald.start_ldop
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_wait4ln), line:193
     |vpiName:tr2mamemwr_frm_wait4ln
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_chk4mpa1maddr0), line:194
     |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen), line:196
     |vpiName:mald_memwen
     |vpiFullName:work@spu_mald.mald_memwen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen_dly), line:200
   |vpiNet:
   \_logic_net: (spu_mald_rstln), line:32
   |vpiNet:
   \_logic_net: (spu_mald_maaddr_addrinc), line:33
   |vpiNet:
   \_logic_net: (spu_mald_memwen), line:34
   |vpiNet:
   \_logic_net: (spu_mald_mpa_addrinc), line:35
   |vpiNet:
   \_logic_net: (spu_mald_ldreq), line:36
   |vpiNet:
   \_logic_net: (spu_mald_done), line:37
   |vpiNet:
   \_logic_net: (spu_mald_force_mpa_add16), line:38
   |vpiNet:
   \_logic_net: (spu_mald_done_set), line:40
   |vpiNet:
   \_logic_net: (ld_inprog), line:43
   |vpiNet:
   \_logic_net: (ldreq_ack), line:44
   |vpiNet:
   \_logic_net: (ln_received), line:45
   |vpiNet:
   \_logic_net: (len_neqz), line:46
   |vpiNet:
   \_logic_net: (mactl_ldop), line:47
   |vpiNet:
   \_logic_net: (spu_maaddr_mpa1maddr0), line:48
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:49
   |vpiNet:
   \_logic_net: (spu_wen_ma_unc_err_pulse), line:51
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:53
   |vpiNet:
   \_logic_net: (se), line:55
   |vpiNet:
   \_logic_net: (reset), line:56
   |vpiNet:
   \_logic_net: (rclk), line:57
 |uhdmtopModules:
 \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiDefName:work@spu_mald
   |vpiName:work@spu_mald
   |vpiPort:
   \_port: (spu_mald_rstln), line:32, parent:work@spu_mald
     |vpiName:spu_mald_rstln
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_rstln), line:32, parent:work@spu_mald
         |vpiName:spu_mald_rstln
         |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiPort:
   \_port: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
     |vpiName:spu_mald_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
         |vpiName:spu_mald_maaddr_addrinc
         |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mald_memwen), line:34, parent:work@spu_mald
     |vpiName:spu_mald_memwen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_memwen), line:34, parent:work@spu_mald
         |vpiName:spu_mald_memwen
         |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiPort:
   \_port: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
     |vpiName:spu_mald_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
         |vpiName:spu_mald_mpa_addrinc
         |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiPort:
   \_port: (spu_mald_ldreq), line:36, parent:work@spu_mald
     |vpiName:spu_mald_ldreq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_ldreq), line:36, parent:work@spu_mald
         |vpiName:spu_mald_ldreq
         |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiPort:
   \_port: (spu_mald_done), line:37, parent:work@spu_mald
     |vpiName:spu_mald_done
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done), line:37, parent:work@spu_mald
         |vpiName:spu_mald_done
         |vpiFullName:work@spu_mald.spu_mald_done
   |vpiPort:
   \_port: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
     |vpiName:spu_mald_force_mpa_add16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
         |vpiName:spu_mald_force_mpa_add16
         |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiPort:
   \_port: (spu_mald_done_set), line:40, parent:work@spu_mald
     |vpiName:spu_mald_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
         |vpiName:spu_mald_done_set
         |vpiFullName:work@spu_mald.spu_mald_done_set
   |vpiPort:
   \_port: (ld_inprog), line:43, parent:work@spu_mald
     |vpiName:ld_inprog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ld_inprog), line:43, parent:work@spu_mald
         |vpiName:ld_inprog
         |vpiFullName:work@spu_mald.ld_inprog
   |vpiPort:
   \_port: (ldreq_ack), line:44, parent:work@spu_mald
     |vpiName:ldreq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldreq_ack), line:44, parent:work@spu_mald
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
   |vpiPort:
   \_port: (ln_received), line:45, parent:work@spu_mald
     |vpiName:ln_received
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ln_received), line:45, parent:work@spu_mald
         |vpiName:ln_received
         |vpiFullName:work@spu_mald.ln_received
   |vpiPort:
   \_port: (len_neqz), line:46, parent:work@spu_mald
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:46, parent:work@spu_mald
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
   |vpiPort:
   \_port: (mactl_ldop), line:47, parent:work@spu_mald
     |vpiName:mactl_ldop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_ldop), line:47, parent:work@spu_mald
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
   |vpiPort:
   \_port: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
     |vpiName:spu_maaddr_mpa1maddr0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
         |vpiName:spu_maaddr_mpa1maddr0
         |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
     |vpiName:spu_wen_ma_unc_err_pulse
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:55, parent:work@spu_mald
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:55, parent:work@spu_mald
         |vpiName:se
         |vpiFullName:work@spu_mald.se
   |vpiPort:
   \_port: (reset), line:56, parent:work@spu_mald
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:56, parent:work@spu_mald
         |vpiName:reset
         |vpiFullName:work@spu_mald.reset
   |vpiPort:
   \_port: (rclk), line:57, parent:work@spu_mald
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:57, parent:work@spu_mald
         |vpiName:rclk
         |vpiFullName:work@spu_mald.rclk
   |vpiModule:
   \_module: work@spu_mald::dffre_s (spu_mald_done_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:112, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffre_s
     |vpiName:spu_mald_done_ff
     |vpiFullName:work@spu_mald.spu_mald_done_ff
     |vpiPort:
     \_port: (din), parent:spu_mald_done_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:113
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:spu_mald_done_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_set), line:114
         |vpiName:spu_mald_done_set
         |vpiActual:
         \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
     |vpiPort:
     \_port: (en), parent:spu_mald_done_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_wen), line:115
         |vpiName:spu_mald_done_wen
         |vpiActual:
         \_logic_net: (spu_mald_done_wen), line:108, parent:work@spu_mald
           |vpiName:spu_mald_done_wen
           |vpiFullName:work@spu_mald.spu_mald_done_wen
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:spu_mald_done_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_rst), line:116
         |vpiName:spu_mald_done_rst
         |vpiActual:
         \_logic_net: (spu_mald_done_rst), line:110, parent:work@spu_mald
           |vpiName:spu_mald_done_rst
           |vpiFullName:work@spu_mald.spu_mald_done_rst
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:spu_mald_done_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:116
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:spu_mald_done_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:spu_mald_done_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_mald_done_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dff_s (idle_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:128, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dff_s
     |vpiName:idle_state_ff
     |vpiFullName:work@spu_mald.idle_state_ff
     |vpiPort:
     \_port: (din), parent:idle_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_idle_state), line:129
         |vpiName:nxt_idle_state
     |vpiPort:
     \_port: (q), parent:idle_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_idle_state), line:130
         |vpiName:cur_idle_state
     |vpiPort:
     \_port: (clk), parent:idle_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:131
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:idle_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:131
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:idle_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:131
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:idle_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:131
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (ldreq_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:133, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:ldreq_state_ff
     |vpiFullName:work@spu_mald.ldreq_state_ff
     |vpiPort:
     \_port: (din), parent:ldreq_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_ldreq_state), line:134
         |vpiName:nxt_ldreq_state
     |vpiPort:
     \_port: (q), parent:ldreq_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_ldreq_state), line:135
         |vpiName:cur_ldreq_state
     |vpiPort:
     \_port: (rst), parent:ldreq_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:136
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
           |vpiName:state_reset
           |vpiFullName:work@spu_mald.state_reset
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ldreq_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:136
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:ldreq_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:136
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:ldreq_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:136
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:ldreq_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:136
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (wait4ln_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:138, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:wait4ln_state_ff
     |vpiFullName:work@spu_mald.wait4ln_state_ff
     |vpiPort:
     \_port: (din), parent:wait4ln_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_wait4ln_state), line:139
         |vpiName:nxt_wait4ln_state
     |vpiPort:
     \_port: (q), parent:wait4ln_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_wait4ln_state), line:140
         |vpiName:cur_wait4ln_state
     |vpiPort:
     \_port: (rst), parent:wait4ln_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:141
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:wait4ln_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:141
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:wait4ln_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:wait4ln_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:wait4ln_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (mamemwr_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:143, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:mamemwr_state_ff
     |vpiFullName:work@spu_mald.mamemwr_state_ff
     |vpiPort:
     \_port: (din), parent:mamemwr_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_mamemwr_state), line:144
         |vpiName:nxt_mamemwr_state
     |vpiPort:
     \_port: (q), parent:mamemwr_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_mamemwr_state), line:145
         |vpiName:cur_mamemwr_state
     |vpiPort:
     \_port: (rst), parent:mamemwr_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:146
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:mamemwr_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:146
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:mamemwr_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:146
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:mamemwr_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:146
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:mamemwr_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:146
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (chk4mpa1maddr0_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:148, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:chk4mpa1maddr0_state_ff
     |vpiFullName:work@spu_mald.chk4mpa1maddr0_state_ff
     |vpiPort:
     \_port: (din), parent:chk4mpa1maddr0_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_chk4mpa1maddr0_state), line:149
         |vpiName:nxt_chk4mpa1maddr0_state
     |vpiPort:
     \_port: (q), parent:chk4mpa1maddr0_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_chk4mpa1maddr0_state), line:150
         |vpiName:cur_chk4mpa1maddr0_state
     |vpiPort:
     \_port: (rst), parent:chk4mpa1maddr0_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:151
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:chk4mpa1maddr0_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:151
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:chk4mpa1maddr0_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:151
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:chk4mpa1maddr0_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:151
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:chk4mpa1maddr0_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:151
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (wen_dly_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:201, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:wen_dly_ff
     |vpiFullName:work@spu_mald.wen_dly_ff
     |vpiPort:
     \_port: (din), parent:wen_dly_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (mald_memwen), line:202
         |vpiName:mald_memwen
         |vpiActual:
         \_logic_net: (mald_memwen), line:196, parent:work@spu_mald
           |vpiName:mald_memwen
           |vpiFullName:work@spu_mald.mald_memwen
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:wen_dly_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (mald_memwen_dly), line:203
         |vpiName:mald_memwen_dly
         |vpiActual:
         \_logic_net: (mald_memwen_dly), line:200, parent:work@spu_mald
           |vpiName:mald_memwen_dly
           |vpiFullName:work@spu_mald.mald_memwen_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:wen_dly_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:204
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:wen_dly_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:204
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:wen_dly_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:204
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:wen_dly_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:204
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:wen_dly_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:204
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiNet:
   \_logic_net: (tr2wait4ln_frm_ldreq), line:89, parent:work@spu_mald
     |vpiName:tr2wait4ln_frm_ldreq
     |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:104, parent:work@spu_mald
     |vpiName:local_stxa_abort
     |vpiFullName:work@spu_mald.local_stxa_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_done_wen), line:108, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done_rst), line:110, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (state_reset), line:124, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (start_ldop), line:156, parent:work@spu_mald
     |vpiName:start_ldop
     |vpiFullName:work@spu_mald.start_ldop
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_wait4ln), line:193, parent:work@spu_mald
     |vpiName:tr2mamemwr_frm_wait4ln
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_chk4mpa1maddr0), line:194, parent:work@spu_mald
     |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen), line:196, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (mald_memwen_dly), line:200, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_rstln), line:32, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_memwen), line:34, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_ldreq), line:36, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done), line:37, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ld_inprog), line:43, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ldreq_ack), line:44, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ln_received), line:45, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (len_neqz), line:46, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (mactl_ldop), line:47, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (se), line:55, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (reset), line:56, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (rclk), line:57, parent:work@spu_mald
Object: \work_spu_mald of type 3000
Object: \work_spu_mald of type 32
Object: \spu_mald_rstln of type 44
Object: \spu_mald_maaddr_addrinc of type 44
Object: \spu_mald_memwen of type 44
Object: \spu_mald_mpa_addrinc of type 44
Object: \spu_mald_ldreq of type 44
Object: \spu_mald_done of type 44
Object: \spu_mald_force_mpa_add16 of type 44
Object: \spu_mald_done_set of type 44
Object: \ld_inprog of type 44
Object: \ldreq_ack of type 44
Object: \ln_received of type 44
Object: \len_neqz of type 44
Object: \mactl_ldop of type 44
Object: \spu_maaddr_mpa1maddr0 of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \spu_wen_ma_unc_err_pulse of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object: \spu_mald_done_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \idle_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ldreq_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wait4ln_state_ff of type 32
Object: \mamemwr_state_ff of type 32
Object: \chk4mpa1maddr0_state_ff of type 32
Object: \wen_dly_ff of type 32
Object: \tr2wait4ln_frm_ldreq of type 36
Object: \local_stxa_abort of type 36
Object: \spu_mald_done_wen of type 36
Object: \spu_mald_done_rst of type 36
Object: \state_reset of type 36
Object: \start_ldop of type 36
Object: \tr2mamemwr_frm_wait4ln of type 36
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 36
Object: \mald_memwen of type 36
Object: \mald_memwen_dly of type 36
Object: \spu_mald_rstln of type 36
Object: \spu_mald_maaddr_addrinc of type 36
Object: \spu_mald_memwen of type 36
Object: \spu_mald_mpa_addrinc of type 36
Object: \spu_mald_ldreq of type 36
Object: \spu_mald_done of type 36
Object: \spu_mald_force_mpa_add16 of type 36
Object: \spu_mald_done_set of type 36
Object: \ld_inprog of type 36
Object: \ldreq_ack of type 36
Object: \ln_received of type 36
Object: \len_neqz of type 36
Object: \mactl_ldop of type 36
Object: \spu_maaddr_mpa1maddr0 of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_wen_ma_unc_err_pulse of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \work_spu_mald of type 32
Object:  of type 8
Object: \spu_mald_done of type 608
Object:  of type 39
Object: \cur_chk4mpa1maddr0_state of type 608
Object:  of type 39
Object: \len_neqz of type 608
Object:  of type 8
Object: \nxt_idle_state of type 608
Object:  of type 39
Object:  of type 39
Object: \state_reset of type 608
Object: \spu_mald_done of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object:  of type 39
Object: \start_ldop of type 608
Object:  of type 8
Object: \nxt_ldreq_state of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_chk4mpa1maddr0_state of type 608
Object:  of type 39
Object: \spu_maaddr_mpa1maddr0 of type 608
Object: \len_neqz of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object: \start_ldop of type 608
Object:  of type 39
Object: \cur_ldreq_state of type 608
Object:  of type 39
Object: \ldreq_ack of type 608
Object:  of type 8
Object: \spu_mald_rstln of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_mamemwr_state of type 608
Object: \ld_inprog of type 608
Object: \len_neqz of type 608
Object: \local_stxa_abort of type 608
Object: \spu_wen_ma_unc_err_pulse of type 608
Object:  of type 8
Object: \tr2wait4ln_frm_ldreq of type 608
Object: \tr2wait4ln_frm_ldreq of type 36
Object:  of type 39
Object: \cur_ldreq_state of type 608
Object: \ldreq_ack of type 608
Object:  of type 8
Object: \nxt_wait4ln_state of type 608
Object:  of type 39
Object: \tr2wait4ln_frm_ldreq of type 608
Object:  of type 39
Object: \cur_wait4ln_state of type 608
Object:  of type 39
Object: \ln_received of type 608
Object:  of type 8
Object: \nxt_mamemwr_state of type 608
Object: \mald_memwen_dly of type 608
Object: \mald_memwen_dly of type 36
Object:  of type 8
Object: \local_stxa_abort of type 608
Object: \local_stxa_abort of type 36
Object:  of type 39
Object: \mald_memwen_dly of type 608
Object: \spu_mactl_stxa_force_abort of type 608
Object:  of type 8
Object: \nxt_chk4mpa1maddr0_state of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_memwen of type 608
Object: \nxt_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_maaddr_addrinc of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_mpa_addrinc of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_force_mpa_add16 of type 608
Object:  of type 7
Object:  of type 8
Object: \spu_mald_ldreq of type 608
Object: \cur_ldreq_state of type 608
Object: \tr2wait4ln_frm_ldreq of type 36
Object: \local_stxa_abort of type 36
Object: \spu_mald_done_wen of type 36
Object: \spu_mald_done_rst of type 36
Object: \state_reset of type 36
Object: \start_ldop of type 36
Object: \tr2mamemwr_frm_wait4ln of type 36
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 36
Object: \mald_memwen of type 36
Object: \mald_memwen_dly of type 36
Object: \spu_mald_rstln of type 36
Object: \spu_mald_maaddr_addrinc of type 36
Object: \spu_mald_memwen of type 36
Object: \spu_mald_mpa_addrinc of type 36
Object: \spu_mald_ldreq of type 36
Object: \spu_mald_done of type 36
Object: \spu_mald_force_mpa_add16 of type 36
Object: \spu_mald_done_set of type 36
Object: \ld_inprog of type 36
Object: \ldreq_ack of type 36
Object: \ln_received of type 36
Object: \len_neqz of type 36
Object: \mactl_ldop of type 36
Object: \spu_maaddr_mpa1maddr0 of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_wen_ma_unc_err_pulse of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_mald&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e39a00] str=&#39;\work_spu_mald&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>.0-32.0&gt; [0x2e39c80] str=&#39;\spu_mald_rstln&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mald.v:33</a>.0-33.0&gt; [0x2e3a020] str=&#39;\spu_mald_maaddr_addrinc&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mald.v:34</a>.0-34.0&gt; [0x2e3a1f0] str=&#39;\spu_mald_memwen&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-35" target="file-frame">third_party/tests/utd-sv/spu_mald.v:35</a>.0-35.0&gt; [0x2e3a3a0] str=&#39;\spu_mald_mpa_addrinc&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mald.v:36</a>.0-36.0&gt; [0x2e3a530] str=&#39;\spu_mald_ldreq&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_mald.v:37</a>.0-37.0&gt; [0x2e3a6e0] str=&#39;\spu_mald_done&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-38" target="file-frame">third_party/tests/utd-sv/spu_mald.v:38</a>.0-38.0&gt; [0x2e3a8e0] str=&#39;\spu_mald_force_mpa_add16&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mald.v:40</a>.0-40.0&gt; [0x2e3aa90] str=&#39;\spu_mald_done_set&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_mald.v:43</a>.0-43.0&gt; [0x2e3ac40] str=&#39;\ld_inprog&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mald.v:44</a>.0-44.0&gt; [0x2e3ae80] str=&#39;\ldreq_ack&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_mald.v:45</a>.0-45.0&gt; [0x2e3afe0] str=&#39;\ln_received&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mald.v:46</a>.0-46.0&gt; [0x2e3b190] str=&#39;\len_neqz&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_mald.v:47</a>.0-47.0&gt; [0x2e3b340] str=&#39;\mactl_ldop&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mald.v:48</a>.0-48.0&gt; [0x2e3b4f0] str=&#39;\spu_maaddr_mpa1maddr0&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_mald.v:49</a>.0-49.0&gt; [0x2e3b6a0] str=&#39;\spu_mactl_iss_pulse_dly&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mald.v:51</a>.0-51.0&gt; [0x2e3b850] str=&#39;\spu_wen_ma_unc_err_pulse&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_mald.v:53</a>.0-53.0&gt; [0x2e3ba00] str=&#39;\spu_mactl_stxa_force_abort&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_mald.v:55</a>.0-55.0&gt; [0x2e3bcc0] str=&#39;\se&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-56" target="file-frame">third_party/tests/utd-sv/spu_mald.v:56</a>.0-56.0&gt; [0x2e3be70] str=&#39;\reset&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_mald.v:57</a>.0-57.0&gt; [0x2e3c020] str=&#39;\rclk&#39; input port=20
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3c1d0] str=&#39;\spu_mald_done_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cea0] str=&#39;\work_spu_mald::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3cfe0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d100]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d300] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d420] str=&#39;\spu_mald_done_set&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d600] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d720] str=&#39;\spu_mald_done_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d920] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3da40] str=&#39;\spu_mald_done_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3dc90] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3ddb0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3dfb0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e0d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e2d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e3f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e5f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e710] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3e8a0] str=&#39;\idle_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3f2d0] str=&#39;\work_spu_mald::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f410] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f530] str=&#39;\nxt_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f730] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f850] str=&#39;\cur_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fa30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fb50] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fd50] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fe70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e400c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e401e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e403e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e40500] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e406e0] str=&#39;\ldreq_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e41230] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41370] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41490] str=&#39;\nxt_ldreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41690] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e417b0] str=&#39;\cur_ldreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41990] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41ab0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41cb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41dd0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53550] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53670] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e537e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53900] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53b00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53c20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e53e00] str=&#39;\wait4ln_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e53f70] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e540d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e541f0] str=&#39;\nxt_wait4ln_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e543f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54510] str=&#39;\cur_wait4ln_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e546f0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54810] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54a10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54b30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54d80] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54ea0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e550a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e551c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e553c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e554e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e556c0] str=&#39;\mamemwr_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e55830] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55990] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55ab0] str=&#39;\nxt_mamemwr_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55cb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55dd0] str=&#39;\cur_mamemwr_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55fb0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e560d0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e562d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e563f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56640] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56760] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56960] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56a80] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56c80] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56da0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e56f80] str=&#39;\chk4mpa1maddr0_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e570f0] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57250] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57370] str=&#39;\nxt_chk4mpa1maddr0_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57570] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57690] str=&#39;\cur_chk4mpa1maddr0_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57870] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57990] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57b90] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57cb0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57f00] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58020] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58220] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58340] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58540] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58660] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58840] str=&#39;\wen_dly_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e589b0] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58b10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58c30] str=&#39;\mald_memwen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58e30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58f50] str=&#39;\mald_memwen_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59130] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59250] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59450] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59570] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e597c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e598e0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59ae0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59c00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59e00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59f20] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_mald.v:89</a>.0-89.0&gt; [0x2e5a150] str=&#39;\tr2wait4ln_frm_ldreq&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mald.v:104</a>.0-104.0&gt; [0x2e5a2c0] str=&#39;\local_stxa_abort&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x2e5a430] str=&#39;\spu_mald_done_wen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x2e5a5a0] str=&#39;\spu_mald_done_rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x2e5a710] str=&#39;\state_reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x2e5a880] str=&#39;\start_ldop&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x2e5ac00] str=&#39;\tr2mamemwr_frm_wait4ln&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x2e5ad20] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x2e5ae40] str=&#39;\mald_memwen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-200" target="file-frame">third_party/tests/utd-sv/spu_mald.v:200</a>.0-200.0&gt; [0x2e5af60] str=&#39;\mald_memwen_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b240]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b360] str=&#39;\spu_mald_done&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b540]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b6c0] str=&#39;\cur_chk4mpa1maddr0_state&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b8a0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5ba20] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bc00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bd20] str=&#39;\nxt_idle_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bee0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x2e5c000]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x2e5c190] str=&#39;\state_reset&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-165" target="file-frame">third_party/tests/utd-sv/spu_mald.v:165</a>.0-165.0&gt; [0x2e5c370] str=&#39;\spu_mald_done&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c500]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c620] str=&#39;\cur_idle_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c800]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c980] str=&#39;\start_ldop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5cb60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5cc80] str=&#39;\nxt_ldreq_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5ce40]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5cf60]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d0d0]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d260]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d430] str=&#39;\cur_chk4mpa1maddr0_state&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d610]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d790] str=&#39;\spu_maaddr_mpa1maddr0&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d970] str=&#39;\len_neqz&#39;
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5dae0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5dc00] str=&#39;\cur_idle_state&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5ddc0] str=&#39;\start_ldop&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5df30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e050] str=&#39;\cur_ldreq_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e210]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e330] str=&#39;\ldreq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e4f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e610] str=&#39;\spu_mald_rstln&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e7d0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e8f0]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5ea60]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5ebf0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5edc0] str=&#39;\cur_mamemwr_state&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5efa0] str=&#39;\ld_inprog&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5f130] str=&#39;\len_neqz&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5f2a0] str=&#39;\local_stxa_abort&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-178" target="file-frame">third_party/tests/utd-sv/spu_mald.v:178</a>.0-178.0&gt; [0x2e5f410] str=&#39;\spu_wen_ma_unc_err_pulse&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f580]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f6a0] str=&#39;\tr2wait4ln_frm_ldreq&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f9d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5faf0] str=&#39;\cur_ldreq_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5fcb0] str=&#39;\ldreq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e5fe20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e5ff40] str=&#39;\nxt_wait4ln_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e60100]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_mald.v:187</a>.0-187.0&gt; [0x2e60220] str=&#39;\tr2wait4ln_frm_ldreq&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e603e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e60500] str=&#39;\cur_wait4ln_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e606e0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e60860] str=&#39;\ln_received&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60a40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60b60] str=&#39;\nxt_mamemwr_state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60d20] str=&#39;\mald_memwen_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61000]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61120] str=&#39;\local_stxa_abort&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61450]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61570] str=&#39;\mald_memwen_dly&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61730] str=&#39;\spu_mactl_stxa_force_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e618a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e619c0] str=&#39;\nxt_chk4mpa1maddr0_state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e61b80] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61cf0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61e10] str=&#39;\spu_mald_memwen&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61fd0] str=&#39;\nxt_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62140]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62260] str=&#39;\spu_mald_maaddr_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62420] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e62590]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e626b0] str=&#39;\spu_mald_mpa_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e62870] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e629e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e62b00] str=&#39;\spu_mald_force_mpa_add16&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e62e00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e62cc0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e62fb0] str=&#39;\spu_mald_ldreq&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e630d0] str=&#39;\cur_ldreq_state&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\spu_mald_done&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0.
Warning: reg &#39;\spu_mald_rstln&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0.
Warning: reg &#39;\spu_mald_memwen&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0.
Warning: reg &#39;\spu_mald_maaddr_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0.
Warning: reg &#39;\spu_mald_mpa_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0.
Warning: reg &#39;\spu_mald_force_mpa_add16&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0.
Warning: reg &#39;\spu_mald_ldreq&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e39a00] str=&#39;\work_spu_mald&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>.0-32.0&gt; [0x2e39c80] str=&#39;\spu_mald_rstln&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mald.v:33</a>.0-33.0&gt; [0x2e3a020] str=&#39;\spu_mald_maaddr_addrinc&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mald.v:34</a>.0-34.0&gt; [0x2e3a1f0] str=&#39;\spu_mald_memwen&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-35" target="file-frame">third_party/tests/utd-sv/spu_mald.v:35</a>.0-35.0&gt; [0x2e3a3a0] str=&#39;\spu_mald_mpa_addrinc&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mald.v:36</a>.0-36.0&gt; [0x2e3a530] str=&#39;\spu_mald_ldreq&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_mald.v:37</a>.0-37.0&gt; [0x2e3a6e0] str=&#39;\spu_mald_done&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-38" target="file-frame">third_party/tests/utd-sv/spu_mald.v:38</a>.0-38.0&gt; [0x2e3a8e0] str=&#39;\spu_mald_force_mpa_add16&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mald.v:40</a>.0-40.0&gt; [0x2e3aa90] str=&#39;\spu_mald_done_set&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_mald.v:43</a>.0-43.0&gt; [0x2e3ac40] str=&#39;\ld_inprog&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mald.v:44</a>.0-44.0&gt; [0x2e3ae80] str=&#39;\ldreq_ack&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_mald.v:45</a>.0-45.0&gt; [0x2e3afe0] str=&#39;\ln_received&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mald.v:46</a>.0-46.0&gt; [0x2e3b190] str=&#39;\len_neqz&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_mald.v:47</a>.0-47.0&gt; [0x2e3b340] str=&#39;\mactl_ldop&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mald.v:48</a>.0-48.0&gt; [0x2e3b4f0] str=&#39;\spu_maaddr_mpa1maddr0&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_mald.v:49</a>.0-49.0&gt; [0x2e3b6a0] str=&#39;\spu_mactl_iss_pulse_dly&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mald.v:51</a>.0-51.0&gt; [0x2e3b850] str=&#39;\spu_wen_ma_unc_err_pulse&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_mald.v:53</a>.0-53.0&gt; [0x2e3ba00] str=&#39;\spu_mactl_stxa_force_abort&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_mald.v:55</a>.0-55.0&gt; [0x2e3bcc0] str=&#39;\se&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-56" target="file-frame">third_party/tests/utd-sv/spu_mald.v:56</a>.0-56.0&gt; [0x2e3be70] str=&#39;\reset&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_mald.v:57</a>.0-57.0&gt; [0x2e3c020] str=&#39;\rclk&#39; input basic_prep port=20 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3c1d0] str=&#39;\spu_mald_done_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cea0] str=&#39;\work_spu_mald::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3cfe0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d100 -&gt; 0x2e78a50] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d300] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d420 -&gt; 0x2e3aa90] str=&#39;\spu_mald_done_set&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d600] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d720 -&gt; 0x2e5a430] str=&#39;\spu_mald_done_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3d920] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3da40 -&gt; 0x2e5a5a0] str=&#39;\spu_mald_done_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3dc90] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3ddb0 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3dfb0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e0d0 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e2d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e3f0 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e5f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x2e3e710 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3e8a0] str=&#39;\idle_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3f2d0] str=&#39;\work_spu_mald::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f410] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f530 -&gt; 0x2e78db0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f730] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3f850 -&gt; 0x2e78ed0] str=&#39;\cur_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fa30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fb50 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fd50] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e3fe70 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e400c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e401e0 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e403e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x2e40500 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e406e0] str=&#39;\ldreq_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e41230] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41370] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41490 -&gt; 0x2e78ff0] str=&#39;\nxt_ldreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41690] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e417b0 -&gt; 0x2e79110] str=&#39;\cur_ldreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41990] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41ab0 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41cb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e41dd0 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53550] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53670 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e537e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53900 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53b00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x2e53c20 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e53e00] str=&#39;\wait4ln_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e53f70] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e540d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e541f0 -&gt; 0x2e79230] str=&#39;\nxt_wait4ln_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e543f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54510 -&gt; 0x2e79350] str=&#39;\cur_wait4ln_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e546f0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54810 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54a10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54b30 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54d80] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e54ea0 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e550a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e551c0 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e553c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x2e554e0 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e556c0] str=&#39;\mamemwr_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e55830] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55990] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55ab0 -&gt; 0x2e79470] str=&#39;\nxt_mamemwr_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55cb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55dd0 -&gt; 0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e55fb0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e560d0 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e562d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e563f0 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56640] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56760 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56960] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56a80 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56c80] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x2e56da0 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e56f80] str=&#39;\chk4mpa1maddr0_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e570f0] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57250] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57370 -&gt; 0x2e796b0] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57570] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57690 -&gt; 0x2e797d0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57870] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57990 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57b90] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57cb0 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e57f00] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58020 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58220] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58340 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58540] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x2e58660 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58840] str=&#39;\wen_dly_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e589b0] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58b10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58c30 -&gt; 0x2e5ae40] str=&#39;\mald_memwen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58e30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e58f50 -&gt; 0x2e5af60] str=&#39;\mald_memwen_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59130] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59250 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59450] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59570 -&gt; 0x2e3c020] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e597c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e598e0 -&gt; 0x2e3bcc0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59ae0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59c00 -&gt; 0x2e78b70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59e00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x2e59f20 -&gt; 0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_mald.v:89</a>.0-89.0&gt; [0x2e5a150] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mald.v:104</a>.0-104.0&gt; [0x2e5a2c0] str=&#39;\local_stxa_abort&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x2e5a430] str=&#39;\spu_mald_done_wen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x2e5a5a0] str=&#39;\spu_mald_done_rst&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x2e5a710] str=&#39;\state_reset&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x2e5a880] str=&#39;\start_ldop&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x2e5ac00] str=&#39;\tr2mamemwr_frm_wait4ln&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x2e5ad20] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x2e5ae40] str=&#39;\mald_memwen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-200" target="file-frame">third_party/tests/utd-sv/spu_mald.v:200</a>.0-200.0&gt; [0x2e5af60] str=&#39;\mald_memwen_dly&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b240] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b360 -&gt; 0x2e3a6e0] str=&#39;\spu_mald_done&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b540] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b6c0 -&gt; 0x2e797d0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5b8a0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x2e5ba20 -&gt; 0x2e3b190] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bc00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bd20 -&gt; 0x2e78db0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x2e5bee0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x2e5c000] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x2e5c190 -&gt; 0x2e5a710] str=&#39;\state_reset&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-165" target="file-frame">third_party/tests/utd-sv/spu_mald.v:165</a>.0-165.0&gt; [0x2e5c370 -&gt; 0x2e3a6e0] str=&#39;\spu_mald_done&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c500] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c620 -&gt; 0x2e78ed0] str=&#39;\cur_idle_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c800] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x2e5c980 -&gt; 0x2e5a880] str=&#39;\start_ldop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5cb60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5cc80 -&gt; 0x2e78ff0] str=&#39;\nxt_ldreq_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x2e5ce40] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5cf60] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d0d0] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d260] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d430 -&gt; 0x2e797d0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d610] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d790 -&gt; 0x2e3b4f0] str=&#39;\spu_maaddr_mpa1maddr0&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x2e5d970 -&gt; 0x2e3b190] str=&#39;\len_neqz&#39; basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5dae0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5dc00 -&gt; 0x2e78ed0] str=&#39;\cur_idle_state&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x2e5ddc0 -&gt; 0x2e5a880] str=&#39;\start_ldop&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5df30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e050 -&gt; 0x2e79110] str=&#39;\cur_ldreq_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e210] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x2e5e330 -&gt; 0x2e3ae80] str=&#39;\ldreq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e4f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e610 -&gt; 0x2e39c80] str=&#39;\spu_mald_rstln&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e7d0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5e8f0] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5ea60] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5ebf0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5edc0 -&gt; 0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5efa0 -&gt; 0x2e3ac40] str=&#39;\ld_inprog&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5f130 -&gt; 0x2e3b190] str=&#39;\len_neqz&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x2e5f2a0 -&gt; 0x2e5a2c0] str=&#39;\local_stxa_abort&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-178" target="file-frame">third_party/tests/utd-sv/spu_mald.v:178</a>.0-178.0&gt; [0x2e5f410 -&gt; 0x2e3b850] str=&#39;\spu_wen_ma_unc_err_pulse&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f580] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f6a0 -&gt; 0x2e5a150] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5f9d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5faf0 -&gt; 0x2e79110] str=&#39;\cur_ldreq_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x2e5fcb0 -&gt; 0x2e3ae80] str=&#39;\ldreq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e5fe20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e5ff40 -&gt; 0x2e79230] str=&#39;\nxt_wait4ln_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x2e60100] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_mald.v:187</a>.0-187.0&gt; [0x2e60220 -&gt; 0x2e5a150] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e603e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e60500 -&gt; 0x2e79350] str=&#39;\cur_wait4ln_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e606e0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x2e60860 -&gt; 0x2e3afe0] str=&#39;\ln_received&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60a40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60b60 -&gt; 0x2e79470] str=&#39;\nxt_mamemwr_state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x2e60d20 -&gt; 0x2e5af60] str=&#39;\mald_memwen_dly&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61000] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61120 -&gt; 0x2e5a2c0] str=&#39;\local_stxa_abort&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61450] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61570 -&gt; 0x2e5af60] str=&#39;\mald_memwen_dly&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x2e61730 -&gt; 0x2e3ba00] str=&#39;\spu_mactl_stxa_force_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e618a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e619c0 -&gt; 0x2e796b0] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x2e61b80 -&gt; 0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61cf0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61e10 -&gt; 0x2e3a1f0] str=&#39;\spu_mald_memwen&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x2e61fd0 -&gt; 0x2e79470] str=&#39;\nxt_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62140] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62260 -&gt; 0x2e3a020] str=&#39;\spu_mald_maaddr_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x2e62420 -&gt; 0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e62590] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e626b0 -&gt; 0x2e3a3a0] str=&#39;\spu_mald_mpa_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x2e62870 -&gt; 0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e629e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e62b00 -&gt; 0x2e3a8e0] str=&#39;\spu_mald_force_mpa_add16&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x2e62e00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e62cc0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e62fb0 -&gt; 0x2e3a530] str=&#39;\spu_mald_ldreq&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x2e630d0 -&gt; 0x2e79110] str=&#39;\cur_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78a50] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78b70] str=&#39;\si&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78c90] str=&#39;\so&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78db0] str=&#39;\nxt_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78ed0] str=&#39;\cur_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e78ff0] str=&#39;\nxt_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e79110] str=&#39;\cur_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e79230] str=&#39;\nxt_wait4ln_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e79350] str=&#39;\cur_wait4ln_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e79470] str=&#39;\nxt_mamemwr_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e79590] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e796b0] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x2e797d0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `\si&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `\so&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Warning: Identifier `\nxt_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Warning: Identifier `\cur_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Warning: Identifier `\nxt_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Warning: Identifier `\cur_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Warning: Identifier `\nxt_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Warning: Identifier `\cur_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Warning: Identifier `\nxt_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Warning: Identifier `\cur_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Warning: Identifier `\nxt_chk4mpa1maddr0_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Warning: Identifier `\cur_chk4mpa1maddr0_state&#39; is implicitly declared.
Generating RTLIL representation for module `\work_spu_mald::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3e9c0] str=&#39;\work_spu_mald::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3eae0] str=&#39;\din&#39; port=29
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ec20] str=&#39;\q&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ed60] str=&#39;\clk&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ee80] str=&#39;\se&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3efa0] str=&#39;\si&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3f110] str=&#39;\so&#39; port=34
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3e9c0] str=&#39;\work_spu_mald::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3eae0] str=&#39;\din&#39; basic_prep port=29 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ec20] str=&#39;\q&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ed60] str=&#39;\clk&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3ee80] str=&#39;\se&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3efa0] str=&#39;\si&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3f110] str=&#39;\so&#39; basic_prep port=34 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mald::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40800] str=&#39;\work_spu_mald::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40920] str=&#39;\din&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40a60] str=&#39;\q&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40ba0] str=&#39;\rst&#39; port=37
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40cc0] str=&#39;\clk&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40de0] str=&#39;\se&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40f50] str=&#39;\si&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e41070] str=&#39;\so&#39; port=41
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40800] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40920] str=&#39;\din&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40a60] str=&#39;\q&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40ba0] str=&#39;\rst&#39; basic_prep port=37 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40cc0] str=&#39;\clk&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40de0] str=&#39;\se&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e40f50] str=&#39;\si&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e41070] str=&#39;\so&#39; basic_prep port=41 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mald::dffre_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c2f0] str=&#39;\work_spu_mald::dffre_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c430] str=&#39;\din&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c5b0] str=&#39;\q&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c6f0] str=&#39;\en&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c810] str=&#39;\rst&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c930] str=&#39;\clk&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3caa0] str=&#39;\se&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cbc0] str=&#39;\si&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cce0] str=&#39;\so&#39; port=28
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c2f0] str=&#39;\work_spu_mald::dffre_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c430] str=&#39;\din&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c5b0] str=&#39;\q&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c6f0] str=&#39;\en&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c810] str=&#39;\rst&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3c930] str=&#39;\clk&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3caa0] str=&#39;\se&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cbc0] str=&#39;\si&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e3cce0] str=&#39;\so&#39; basic_prep port=28 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_spu_mald::dffr_s&#39; referenced in module `work_spu_mald&#39; in cell `wen_dly_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>