{"vcs1":{"timestamp_begin":1731149312.422749049, "rt":14.52, "ut":12.62, "st":0.79}}
{"vcselab":{"timestamp_begin":1731149327.026319694, "rt":2.81, "ut":1.95, "st":0.11}}
{"link":{"timestamp_begin":1731149329.914564690, "rt":0.44, "ut":0.35, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731149311.637456392}
{"VCS_COMP_START_TIME": 1731149311.637456392}
{"VCS_COMP_END_TIME": 1731149391.839158674}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 499336}}
{"stitch_vcselab": {"peak_mem": 304488}}
