Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 19 12:17:36 2024
| Host         : DESKTOP-3I70GQ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_button_handler_timing_summary_routed.rpt -pb top_button_handler_timing_summary_routed.pb -rpx top_button_handler_timing_summary_routed.rpx -warn_on_violation
| Design       : top_button_handler
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          120         
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.172     -520.889                    147                  816        0.179        0.000                      0                  816        3.500        0.000                       0                   447  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.172     -520.889                    147                  816        0.179        0.000                      0                  816        3.500        0.000                       0                   447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          147  Failing Endpoints,  Worst Slack       -5.172ns,  Total Violation     -520.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.172ns  (required time - arrival time)
  Source:                 product_count_ready_reg[0][0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_line1_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 4.212ns (32.039%)  route 8.934ns (67.961%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 13.353 - 8.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.772     5.846    clk_IBUF_BUFG
    SLICE_X98Y70         FDCE                                         r  product_count_ready_reg[0][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDCE (Prop_fdce_C_Q)         0.518     6.364 r  product_count_ready_reg[0][0]_C/Q
                         net (fo=5, routed)           1.050     7.414    db2/product_count_ready[2][0]_C_i_3_0
    SLICE_X96Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.538 r  db2/product_count_ready[2][0]_C_i_4/O
                         net (fo=1, routed)           0.296     7.834    db2/product_count_ready[2][0]_C_i_4_n_0
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.958 r  db2/product_count_ready[2][0]_C_i_3/O
                         net (fo=12, routed)          0.767     8.725    db0/product_count_ready_reg[4][3]_C_0[0]
    SLICE_X94Y73         LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  db0/product_count_current[3]_C_i_14/O
                         net (fo=1, routed)           0.000     8.849    db0/product_count_current[3]_C_i_14_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.362 r  db0/product_count_current_reg[3]_C_i_6/CO[3]
                         net (fo=24, routed)          0.863    10.225    db0/product_count_current2
    SLICE_X99Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.349 r  db0/product_count_current[1]_C_i_3/O
                         net (fo=17, routed)          0.953    11.302    db0/product_count_current[1]_C_i_3_n_0
    SLICE_X99Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.426 r  db0/price_to_pay[6]_C_i_24/O
                         net (fo=2, routed)           0.486    11.912    db0/price_to_pay[6]_C_i_24_n_0
    SLICE_X98Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  db0/price_to_pay[6]_C_i_28/O
                         net (fo=1, routed)           0.000    12.036    db0/price_to_pay[6]_C_i_28_n_0
    SLICE_X98Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.614 r  db0/price_to_pay_reg[6]_C_i_11/O[2]
                         net (fo=3, routed)           0.472    13.085    db0/price_to_pay_reg[6]_C_i_11_n_5
    SLICE_X98Y75         LUT2 (Prop_lut2_I0_O)        0.301    13.386 r  db0/price_to_pay[6]_C_i_12/O
                         net (fo=1, routed)           0.000    13.386    db0/price_to_pay[6]_C_i_12_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.641 f  db0/price_to_pay_reg[6]_C_i_3/O[3]
                         net (fo=9, routed)           0.837    14.478    db0/price_to_pay0[6]
    SLICE_X96Y77         LUT5 (Prop_lut5_I1_O)        0.307    14.785 r  db0/flag_counter[1]_i_20/O
                         net (fo=3, routed)           0.619    15.404    db0/flag_counter[1]_i_20_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I0_O)        0.124    15.528 r  db0/flag_counter[1]_i_11/O
                         net (fo=1, routed)           0.000    15.528    db0/flag_counter[1]_i_11_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.904 f  db0/flag_counter_reg[1]_i_2/CO[3]
                         net (fo=27, routed)          0.941    16.845    db0/money10_in
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.969 r  db0/lcd_line1[79]_i_27/O
                         net (fo=5, routed)           0.604    17.573    db0/button_flag_reg_0
    SLICE_X93Y74         LUT6 (Prop_lut6_I1_O)        0.124    17.697 r  db0/lcd_line1[79]_i_22/O
                         net (fo=1, routed)           0.354    18.051    db0/lcd_line1[79]_i_22_n_0
    SLICE_X92Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.175 r  db0/lcd_line1[79]_i_4/O
                         net (fo=3, routed)           0.693    18.868    db0/lcd_line1[79]_i_4_n_0
    SLICE_X92Y74         LUT6 (Prop_lut6_I2_O)        0.124    18.992 r  db0/lcd_line1[79]_i_1/O
                         net (fo=1, routed)           0.000    18.992    db0_n_3
    SLICE_X92Y74         FDCE                                         r  lcd_line1_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.589    13.353    clk_IBUF_BUFG
    SLICE_X92Y74         FDCE                                         r  lcd_line1_reg[79]/C
                         clock pessimism              0.423    13.777    
                         clock uncertainty           -0.035    13.741    
    SLICE_X92Y74         FDCE (Setup_fdce_C_D)        0.079    13.820    lcd_line1_reg[79]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                 -5.172    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 6.451ns (50.985%)  route 6.202ns (49.015%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.543    18.587    count_down[7]_i_1_n_0
    SLICE_X104Y67        FDCE                                         r  count_down_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.601    13.365    clk_IBUF_BUFG
    SLICE_X104Y67        FDCE                                         r  count_down_reg[1]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X104Y67        FDCE (Setup_fdce_C_CE)      -0.169    13.584    count_down_reg[1]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -18.587    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 6.451ns (50.985%)  route 6.202ns (49.015%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.543    18.587    count_down[7]_i_1_n_0
    SLICE_X104Y67        FDCE                                         r  count_down_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.601    13.365    clk_IBUF_BUFG
    SLICE_X104Y67        FDCE                                         r  count_down_reg[4]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X104Y67        FDCE (Setup_fdce_C_CE)      -0.169    13.584    count_down_reg[4]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -18.587    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 6.451ns (50.985%)  route 6.202ns (49.015%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.543    18.587    count_down[7]_i_1_n_0
    SLICE_X104Y67        FDCE                                         r  count_down_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.601    13.365    clk_IBUF_BUFG
    SLICE_X104Y67        FDCE                                         r  count_down_reg[7]/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X104Y67        FDCE (Setup_fdce_C_CE)      -0.169    13.584    count_down_reg[7]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -18.587    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.966ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 6.451ns (51.146%)  route 6.162ns (48.854%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.503    18.548    count_down[7]_i_1_n_0
    SLICE_X102Y69        FDCE                                         r  count_down_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.598    13.362    clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  count_down_reg[0]/C
                         clock pessimism              0.423    13.786    
                         clock uncertainty           -0.035    13.750    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.169    13.581    count_down_reg[0]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -4.966    

Slack (VIOLATED) :        -4.966ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 6.451ns (51.146%)  route 6.162ns (48.854%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.503    18.548    count_down[7]_i_1_n_0
    SLICE_X102Y69        FDCE                                         r  count_down_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.598    13.362    clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  count_down_reg[3]/C
                         clock pessimism              0.423    13.786    
                         clock uncertainty           -0.035    13.750    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.169    13.581    count_down_reg[3]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -4.966    

Slack (VIOLATED) :        -4.966ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 6.451ns (51.146%)  route 6.162ns (48.854%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.503    18.548    count_down[7]_i_1_n_0
    SLICE_X102Y69        FDCE                                         r  count_down_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.598    13.362    clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  count_down_reg[5]/C
                         clock pessimism              0.423    13.786    
                         clock uncertainty           -0.035    13.750    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.169    13.581    count_down_reg[5]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -4.966    

Slack (VIOLATED) :        -4.966ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_down_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 6.451ns (51.146%)  route 6.162ns (48.854%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.201    17.921    count_down[7]_i_4_n_0
    SLICE_X105Y68        LUT3 (Prop_lut3_I2_O)        0.124    18.045 r  count_down[7]_i_1/O
                         net (fo=8, routed)           0.503    18.548    count_down[7]_i_1_n_0
    SLICE_X102Y69        FDCE                                         r  count_down_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.598    13.362    clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  count_down_reg[6]/C
                         clock pessimism              0.423    13.786    
                         clock uncertainty           -0.035    13.750    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.169    13.581    count_down_reg[6]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -4.966    

Slack (VIOLATED) :        -4.964ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]_P/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 6.451ns (51.142%)  route 6.163ns (48.858%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.354    18.074    count_down[7]_i_4_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I0_O)        0.124    18.198 r  led[3]_P_i_1/O
                         net (fo=4, routed)           0.351    18.549    led[3]_P_i_1_n_0
    SLICE_X102Y67        FDRE                                         r  led_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.601    13.365    clk_IBUF_BUFG
    SLICE_X102Y67        FDRE                                         r  led_reg[3]_P/C
                         clock pessimism              0.423    13.789    
                         clock uncertainty           -0.035    13.753    
    SLICE_X102Y67        FDRE (Setup_fdre_C_CE)      -0.169    13.584    led_reg[3]_P
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                 -4.964    

Slack (VIOLATED) :        -4.959ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]_P/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.606ns  (logic 6.451ns (51.172%)  route 6.155ns (48.828%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 13.363 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.861     5.935    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.456     6.391 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.547     6.938    counter_reg_n_0_[4]
    SLICE_X107Y60        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.445 r  count_down_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000     7.445    count_down_reg[7]_i_151_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  count_down_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.559    count_down_reg[7]_i_146_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  count_down_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000     7.673    count_down_reg[7]_i_141_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  count_down_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.787    count_down_reg[7]_i_136_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  count_down_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000     7.901    count_down_reg[7]_i_131_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.015 r  count_down_reg[7]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.015    count_down_reg[7]_i_127_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  count_down_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000     8.129    count_down_reg[7]_i_120_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.463 r  count_down_reg[7]_i_89/O[1]
                         net (fo=22, routed)          0.499     8.961    count_down_reg[7]_i_89_n_6
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.303     9.264 r  count_down[7]_i_100_replica/O
                         net (fo=5, routed)           0.784    10.049    count_down[7]_i_100_n_0_repN
    SLICE_X108Y72        LUT3 (Prop_lut3_I0_O)        0.124    10.173 r  count_down[7]_i_124/O
                         net (fo=1, routed)           0.000    10.173    count_down[7]_i_124_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.553 r  count_down_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.553    count_down_reg[7]_i_91_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.772 r  count_down_reg[7]_i_79/O[0]
                         net (fo=2, routed)           0.912    11.683    count_down_reg[7]_i_79_n_7
    SLICE_X108Y67        LUT3 (Prop_lut3_I1_O)        0.295    11.978 r  count_down[7]_i_92/O
                         net (fo=1, routed)           0.000    11.978    count_down[7]_i_92_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.354 r  count_down_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.354    count_down_reg[7]_i_67_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  count_down_reg[7]_i_59/O[1]
                         net (fo=1, routed)           0.623    13.300    count_down_reg[7]_i_59_n_6
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.306    13.606 r  count_down[7]_i_42/O
                         net (fo=1, routed)           0.000    13.606    count_down[7]_i_42_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.986 r  count_down_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.986    count_down_reg[7]_i_17_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.309 r  count_down_reg[7]_i_11/O[1]
                         net (fo=2, routed)           0.719    15.028    count_down_reg[7]_i_11_n_6
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.735 r  count_down_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.735    count_down_reg[7]_i_30_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.892 r  count_down_reg[7]_i_12/CO[1]
                         net (fo=2, routed)           1.212    17.103    count_down_reg[7]_i_12_n_2
    SLICE_X105Y68        LUT6 (Prop_lut6_I3_O)        0.329    17.432 f  count_down[7]_i_9_comp/O
                         net (fo=2, routed)           0.164    17.596    count_down[7]_i_9_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.124    17.720 r  count_down[7]_i_4/O
                         net (fo=9, routed)           0.354    18.074    count_down[7]_i_4_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I0_O)        0.124    18.198 r  led[3]_P_i_1/O
                         net (fo=4, routed)           0.344    18.541    led[3]_P_i_1_n_0
    SLICE_X104Y68        FDRE                                         r  led_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.599    13.363    clk_IBUF_BUFG
    SLICE_X104Y68        FDRE                                         r  led_reg[0]_P/C
                         clock pessimism              0.423    13.787    
                         clock uncertainty           -0.035    13.751    
    SLICE_X104Y68        FDRE (Setup_fdre_C_CE)      -0.169    13.582    led_reg[0]_P
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -18.541    
  -------------------------------------------------------------------
                         slack                                 -4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 db1/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db1/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.629     1.715    db1/CLK
    SLICE_X110Y81        FDPE                                         r  db1/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.856 r  db1/sync_reg[1]/Q
                         net (fo=23, routed)          0.110     1.966    db1/p_0_in
    SLICE_X111Y81        LUT4 (Prop_lut4_I1_O)        0.048     2.014 r  db1/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    db1/p_1_in[13]
    SLICE_X111Y81        FDCE                                         r  db1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.899     2.241    db1/CLK
    SLICE_X111Y81        FDCE                                         r  db1/counter_reg[13]/C
                         clock pessimism             -0.513     1.728    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.107     1.835    db1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 price_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_line1_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.208%)  route 0.128ns (40.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    clk_IBUF_BUFG
    SLICE_X106Y78        FDCE                                         r  price_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  price_reg[0][6]/Q
                         net (fo=3, routed)           0.128     1.980    price_reg_n_0_[0][6]
    SLICE_X108Y78        LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  lcd_line1[103]_i_1/O
                         net (fo=1, routed)           0.000     2.025    lcd_line1[103]_i_1_n_0
    SLICE_X108Y78        FDCE                                         r  lcd_line1_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.893     2.235    clk_IBUF_BUFG
    SLICE_X108Y78        FDCE                                         r  lcd_line1_reg[103]/C
                         clock pessimism             -0.510     1.725    
    SLICE_X108Y78        FDCE (Hold_fdce_C_D)         0.121     1.846    lcd_line1_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 db1/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db1/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.629     1.715    db1/CLK
    SLICE_X110Y81        FDPE                                         r  db1/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.856 r  db1/sync_reg[1]/Q
                         net (fo=23, routed)          0.110     1.966    db1/p_0_in
    SLICE_X111Y81        LUT4 (Prop_lut4_I1_O)        0.045     2.011 r  db1/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.011    db1/p_1_in[10]
    SLICE_X111Y81        FDCE                                         r  db1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.899     2.241    db1/CLK
    SLICE_X111Y81        FDCE                                         r  db1/counter_reg[10]/C
                         clock pessimism             -0.513     1.728    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.091     1.819    db1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 lcd_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_inst/en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.599     1.685    lcd_inst/CLK
    SLICE_X105Y70        FDCE                                         r  lcd_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.141     1.826 f  lcd_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.144     1.970    lcd_inst/state__0[1]
    SLICE_X104Y70        LUT4 (Prop_lut4_I2_O)        0.045     2.015 r  lcd_inst/en_i_2/O
                         net (fo=1, routed)           0.000     2.015    lcd_inst/en_i_2_n_0
    SLICE_X104Y70        FDCE                                         r  lcd_inst/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.868     2.210    lcd_inst/CLK
    SLICE_X104Y70        FDCE                                         r  lcd_inst/en_reg/C
                         clock pessimism             -0.512     1.698    
    SLICE_X104Y70        FDCE (Hold_fdce_C_D)         0.120     1.818    lcd_inst/en_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 count_down_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lcd_line2_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.500%)  route 0.148ns (41.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.600     1.686    clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  count_down_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDCE (Prop_fdce_C_Q)         0.164     1.850 r  count_down_reg[5]/Q
                         net (fo=4, routed)           0.148     1.998    count_down__0[5]
    SLICE_X104Y69        LUT3 (Prop_lut3_I1_O)        0.045     2.043 r  lcd_line2[69]_i_1/O
                         net (fo=1, routed)           0.000     2.043    lcd_line25_out[69]
    SLICE_X104Y69        FDCE                                         r  lcd_line2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.869     2.211    clk_IBUF_BUFG
    SLICE_X104Y69        FDCE                                         r  lcd_line2_reg[69]/C
                         clock pessimism             -0.490     1.721    
    SLICE_X104Y69        FDCE (Hold_fdce_C_D)         0.121     1.842    lcd_line2_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[3]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.072%)  route 0.151ns (41.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.601     1.687    clk_IBUF_BUFG
    SLICE_X104Y68        FDRE                                         r  led_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDRE (Prop_fdre_C_Q)         0.164     1.851 f  led_reg[1]_P/Q
                         net (fo=5, routed)           0.151     2.002    led_OBUF[1]
    SLICE_X102Y67        LUT6 (Prop_lut6_I3_O)        0.045     2.047 r  led[3]_P_i_2/O
                         net (fo=1, routed)           0.000     2.047    led[3]_P_i_2_n_0
    SLICE_X102Y67        FDRE                                         r  led_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.870     2.212    clk_IBUF_BUFG
    SLICE_X102Y67        FDRE                                         r  led_reg[3]_P/C
                         clock pessimism             -0.490     1.722    
    SLICE_X102Y67        FDRE (Hold_fdre_C_D)         0.120     1.842    led_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 db2/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.596     1.682    db2/CLK
    SLICE_X91Y72         FDPE                                         r  db2/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.823 r  db2/sync_reg[1]/Q
                         net (fo=23, routed)          0.163     1.987    db2/p_0_in
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.046     2.033 r  db2/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.033    db2/p_1_in[1]
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.863     2.205    db2/CLK
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[1]/C
                         clock pessimism             -0.510     1.695    
    SLICE_X90Y72         FDCE (Hold_fdce_C_D)         0.131     1.826    db2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 db2/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db2/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.188ns (53.662%)  route 0.162ns (46.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.596     1.682    db2/CLK
    SLICE_X91Y72         FDPE                                         r  db2/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.823 r  db2/sync_reg[1]/Q
                         net (fo=23, routed)          0.162     1.986    db2/p_0_in
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.047     2.033 r  db2/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.033    db2/p_1_in[3]
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.863     2.205    db2/CLK
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[3]/C
                         clock pessimism             -0.510     1.695    
    SLICE_X90Y72         FDCE (Hold_fdce_C_D)         0.131     1.826    db2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db3/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db3/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.945%)  route 0.189ns (50.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.597     1.683    db3/CLK
    SLICE_X91Y79         FDPE                                         r  db3/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.824 r  db3/sync_reg[1]/Q
                         net (fo=23, routed)          0.189     2.014    db3/p_0_in
    SLICE_X92Y80         LUT4 (Prop_lut4_I1_O)        0.048     2.062 r  db3/counter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.062    db3/p_1_in[3]
    SLICE_X92Y80         FDCE                                         r  db3/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.208    db3/CLK
    SLICE_X92Y80         FDCE                                         r  db3/counter_reg[3]/C
                         clock pessimism             -0.490     1.718    
    SLICE_X92Y80         FDCE (Hold_fdce_C_D)         0.131     1.849    db3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 db2/sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.596     1.682    db2/CLK
    SLICE_X91Y72         FDPE                                         r  db2/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.823 r  db2/sync_reg[1]/Q
                         net (fo=23, routed)          0.162     1.986    db2/p_0_in
    SLICE_X90Y72         LUT4 (Prop_lut4_I1_O)        0.045     2.031 r  db2/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.031    db2/p_1_in[2]
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.863     2.205    db2/CLK
    SLICE_X90Y72         FDCE                                         r  db2/counter_reg[2]/C
                         clock pessimism             -0.510     1.695    
    SLICE_X90Y72         FDCE (Hold_fdce_C_D)         0.121     1.816    db2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y69   count_down_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   count_down_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X105Y68   count_down_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y69   count_down_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   count_down_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y69   count_down_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y69   count_down_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   count_down_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y60   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y68   count_down_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y68   count_down_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y68   count_down_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y68   count_down_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   count_down_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   count_down_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 4.026ns (37.106%)  route 6.824ns (62.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.846     5.920    lcd_inst/CLK
    SLICE_X106Y72        FDCE                                         r  lcd_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.456     6.376 r  lcd_inst/data_reg[1]/Q
                         net (fo=1, routed)           6.824    13.200    data_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    16.770 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.770    data[1]
    T5                                                                r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.712ns  (logic 4.079ns (38.082%)  route 6.633ns (61.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.768     5.842    lcd_inst/CLK
    SLICE_X104Y72        FDCE                                         r  lcd_inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDCE (Prop_fdce_C_Q)         0.518     6.360 r  lcd_inst/data_reg[0]/Q
                         net (fo=1, routed)           6.633    12.992    data_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.561    16.554 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.554    data[0]
    V11                                                               r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_1_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_1_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.688ns  (logic 4.078ns (38.151%)  route 6.610ns (61.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.767     5.841    clk_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  seg_1_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y77         FDRE (Prop_fdre_C_Q)         0.518     6.359 r  seg_1_data_reg[3]/Q
                         net (fo=1, routed)           6.610    12.969    seg_1_data_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         3.560    16.529 r  seg_1_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.529    seg_1_data[3]
    V10                                                               r  seg_1_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 4.018ns (37.994%)  route 6.557ns (62.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.850     5.924    lcd_inst/CLK
    SLICE_X107Y70        FDCE                                         r  lcd_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDCE (Prop_fdce_C_Q)         0.456     6.380 r  lcd_inst/data_reg[2]/Q
                         net (fo=1, routed)           6.557    12.937    data_OBUF[2]
    U10                  OBUF (Prop_obuf_I_O)         3.562    16.498 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.498    data[2]
    U10                                                               r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_0_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_0_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.031ns (38.049%)  route 6.563ns (61.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.766     5.840    clk_IBUF_BUFG
    SLICE_X94Y76         FDRE                                         r  seg_0_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDRE (Prop_fdre_C_Q)         0.518     6.358 r  seg_0_data_reg[0]/Q
                         net (fo=1, routed)           6.563    12.920    seg_0_data_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.513    16.433 r  seg_0_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.433    seg_0_data[0]
    U5                                                                r  seg_0_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_1_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_1_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 4.092ns (38.811%)  route 6.451ns (61.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.767     5.841    clk_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  seg_1_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y77         FDRE (Prop_fdre_C_Q)         0.518     6.359 r  seg_1_data_reg[1]/Q
                         net (fo=1, routed)           6.451    12.810    seg_1_data_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.574    16.383 r  seg_1_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.383    seg_1_data[1]
    U8                                                                r  seg_1_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 4.103ns (39.037%)  route 6.407ns (60.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.772     5.846    lcd_inst/CLK
    SLICE_X104Y70        FDCE                                         r  lcd_inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDCE (Prop_fdce_C_Q)         0.518     6.364 r  lcd_inst/en_reg/Q
                         net (fo=1, routed)           6.407    12.771    en_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.585    16.355 r  en_OBUF_inst/O
                         net (fo=0)                   0.000    16.355    en
    W11                                                               r  en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_2_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_2_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 4.107ns (39.345%)  route 6.331ns (60.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.770     5.844    clk_IBUF_BUFG
    SLICE_X94Y78         FDRE                                         r  seg_2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y78         FDRE (Prop_fdre_C_Q)         0.518     6.362 r  seg_2_data_reg[0]/Q
                         net (fo=1, routed)           6.331    12.692    seg_2_data_OBUF[0]
    W10                  OBUF (Prop_obuf_I_O)         3.589    16.281 r  seg_2_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.281    seg_2_data[0]
    W10                                                               r  seg_2_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_1_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_1_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.140ns (40.157%)  route 6.169ns (59.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.767     5.841    clk_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  seg_1_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y77         FDRE (Prop_fdre_C_Q)         0.518     6.359 r  seg_1_data_reg[2]/Q
                         net (fo=1, routed)           6.169    12.528    seg_1_data_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         3.622    16.150 r  seg_1_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.150    seg_1_data[2]
    V8                                                                r  seg_1_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_0_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_0_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 4.146ns (41.070%)  route 5.949ns (58.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.773     5.847    clk_IBUF_BUFG
    SLICE_X94Y81         FDRE                                         r  seg_0_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     6.365 r  seg_0_data_reg[3]/Q
                         net (fo=1, routed)           5.949    12.314    seg_0_data_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.628    15.942 r  seg_0_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.942    seg_0_data[3]
    U7                                                                r  seg_0_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]_P/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.393ns (70.284%)  route 0.589ns (29.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.602     1.688    clk_IBUF_BUFG
    SLICE_X102Y67        FDRE                                         r  led_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     1.852 r  led_reg[3]_P/Q
                         net (fo=5, routed)           0.589     2.441    led_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.229     3.670 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.670    led[3]
    R17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.423ns (69.805%)  route 0.615ns (30.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.601     1.687    clk_IBUF_BUFG
    SLICE_X104Y68        FDRE                                         r  led_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDRE (Prop_fdre_C_Q)         0.164     1.851 r  led_reg[1]_P/Q
                         net (fo=5, routed)           0.615     2.467    led_OBUF[1]
    V18                  OBUF (Prop_obuf_I_O)         1.259     3.725 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.725    led[1]
    V18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_P/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.430ns (69.827%)  route 0.618ns (30.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.601     1.687    clk_IBUF_BUFG
    SLICE_X104Y68        FDRE                                         r  led_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDRE (Prop_fdre_C_Q)         0.164     1.851 r  led_reg[0]_P/Q
                         net (fo=5, routed)           0.618     2.469    led_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.266     3.736 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.736    led[0]
    V17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_P/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.449ns (66.641%)  route 0.725ns (33.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.601     1.687    clk_IBUF_BUFG
    SLICE_X104Y68        FDRE                                         r  led_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDRE (Prop_fdre_C_Q)         0.164     1.851 r  led_reg[2]_P/Q
                         net (fo=5, routed)           0.725     2.577    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.862 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.862    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.355ns (57.512%)  route 1.001ns (42.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    lcd_inst/CLK
    SLICE_X107Y72        FDCE                                         r  lcd_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  lcd_inst/data_reg[4]/Q
                         net (fo=1, routed)           1.001     2.853    data_OBUF[4]
    F20                  OBUF (Prop_obuf_I_O)         1.214     4.067 r  data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.067    data[4]
    F20                                                               r  data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.350ns (56.493%)  route 1.040ns (43.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    lcd_inst/CLK
    SLICE_X106Y72        FDCE                                         r  lcd_inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  lcd_inst/data_reg[3]/Q
                         net (fo=1, routed)           1.040     2.892    data_OBUF[3]
    F19                  OBUF (Prop_obuf_I_O)         1.209     4.101 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.101    data[3]
    F19                                                               r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.366ns (48.139%)  route 1.472ns (51.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    lcd_inst/CLK
    SLICE_X106Y71        FDCE                                         r  lcd_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  lcd_inst/data_reg[7]/Q
                         net (fo=1, routed)           1.472     3.324    data_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         1.225     4.549 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.549    data[7]
    B19                                                               r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.367ns (47.782%)  route 1.494ns (52.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    lcd_inst/CLK
    SLICE_X107Y72        FDCE                                         r  lcd_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  lcd_inst/data_reg[6]/Q
                         net (fo=1, routed)           1.494     3.346    data_OBUF[6]
    B20                  OBUF (Prop_obuf_I_O)         1.226     4.572 r  data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.572    data[6]
    B20                                                               r  data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.369ns (47.674%)  route 1.502ns (52.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.625     1.711    lcd_inst/CLK
    SLICE_X107Y72        FDCE                                         r  lcd_inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  lcd_inst/data_reg[5]/Q
                         net (fo=1, routed)           1.502     3.355    data_OBUF[5]
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.582 r  data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.582    data[5]
    C20                                                               r  data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_1_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_1_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.381ns  (logic 1.485ns (43.918%)  route 1.896ns (56.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.600     1.686    clk_IBUF_BUFG
    SLICE_X94Y81         FDRE                                         r  seg_1_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.164     1.850 r  seg_1_data_reg[0]/Q
                         net (fo=1, routed)           1.896     3.746    seg_1_data_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.321     5.067 r  seg_1_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.067    seg_1_data[0]
    V7                                                                r  seg_1_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1006 Endpoints
Min Delay          1006 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.428ns  (logic 1.790ns (15.665%)  route 9.638ns (84.335%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           1.134    11.304    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X96Y71         LUT5 (Prop_lut5_I0_O)        0.124    11.428 r  db0/product_count_ready[3][4]_C_i_1/O
                         net (fo=1, routed)           0.000    11.428    db0_n_62
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][4]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.790ns (15.703%)  route 9.611ns (84.297%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           1.106    11.277    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X96Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.401 r  db0/product_count_ready[3][0]_C_i_1/O
                         net (fo=1, routed)           0.000    11.401    db0_n_58
    SLICE_X96Y68         FDCE                                         r  product_count_ready_reg[3][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.598     5.362    clk_IBUF_BUFG
    SLICE_X96Y68         FDCE                                         r  product_count_ready_reg[3][0]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.371ns  (logic 1.790ns (15.745%)  route 9.580ns (84.255%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           1.076    11.247    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X99Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.371 r  db0/product_count_ready[3][3]_C_i_1/O
                         net (fo=1, routed)           0.000    11.371    db0_n_61
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][3]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[0][5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.369ns  (logic 1.666ns (14.657%)  route 9.702ns (85.343%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         9.702    11.245    db0/rst_IBUF
    SLICE_X98Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.369 r  db0/product_count_ready[0][5]_C_i_1/O
                         net (fo=1, routed)           0.000    11.369    db0_n_57
    SLICE_X98Y69         FDCE                                         r  product_count_ready_reg[0][5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.597     5.361    clk_IBUF_BUFG
    SLICE_X98Y69         FDCE                                         r  product_count_ready_reg[0][5]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.196ns  (logic 1.790ns (15.990%)  route 9.406ns (84.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           0.901    11.072    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X101Y70        LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  db0/product_count_ready[3][6]_C_i_1/O
                         net (fo=1, routed)           0.000    11.196    db0_n_64
    SLICE_X101Y70        FDCE                                         r  product_count_ready_reg[3][6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.597     5.361    clk_IBUF_BUFG
    SLICE_X101Y70        FDCE                                         r  product_count_ready_reg[3][6]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.113ns  (logic 1.790ns (16.110%)  route 9.323ns (83.890%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           0.818    10.989    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X96Y71         LUT5 (Prop_lut5_I0_O)        0.124    11.113 r  db0/product_count_ready[3][5]_C_i_1/O
                         net (fo=1, routed)           0.000    11.113    db0_n_63
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][5]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.044ns  (logic 1.790ns (16.210%)  route 9.254ns (83.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           0.750    10.920    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X96Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.044 r  db0/product_count_ready[3][7]_C_i_2/O
                         net (fo=1, routed)           0.000    11.044    db0_n_65
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X96Y71         FDCE                                         r  product_count_ready_reg[3][7]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.970ns  (logic 1.790ns (16.320%)  route 9.179ns (83.680%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           0.675    10.846    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X99Y71         LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  db0/product_count_ready[3][2]_C_i_1/O
                         net (fo=1, routed)           0.000    10.970    db0_n_60
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][2]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            product_count_ready_reg[3][1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.966ns  (logic 1.790ns (16.326%)  route 9.175ns (83.674%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         8.504    10.047    db3/rst_IBUF
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.124    10.171 r  db3/product_count_ready[3][7]_C_i_4/O
                         net (fo=8, routed)           0.671    10.842    db0/product_count_ready_reg[3][0]_C_1
    SLICE_X99Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.966 r  db0/product_count_ready[3][1]_C_i_1/O
                         net (fo=1, routed)           0.000    10.966    db0_n_59
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.596     5.360    clk_IBUF_BUFG
    SLICE_X99Y71         FDCE                                         r  product_count_ready_reg[3][1]_C/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd_line2_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.833ns  (logic 1.542ns (14.236%)  route 9.291ns (85.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=472, routed)         9.291    10.833    rst_IBUF
    SLICE_X103Y73        FDCE                                         f  lcd_line2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.594     5.358    clk_IBUF_BUFG
    SLICE_X103Y73        FDCE                                         r  lcd_line2_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            flag_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.383ns (34.154%)  route 0.738ns (65.846%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 f  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.738     1.075    sw_p_IBUF[1]
    SLICE_X103Y71        LUT4 (Prop_lut4_I0_O)        0.045     1.120 r  flag_led[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    flag_led[3]_i_1_n_0
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.208    clk_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            db0/sync_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.231ns (20.261%)  route 0.911ns (79.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.911     1.142    db0/button_in
    SLICE_X108Y84        FDPE                                         r  db0/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.899     2.241    db0/CLK
    SLICE_X108Y84        FDPE                                         r  db0/sync_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            db1/sync_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.232ns (19.601%)  route 0.951ns (80.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.951     1.183    db1/button_in
    SLICE_X113Y83        FDPE                                         r  db1/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.901     2.243    db1/CLK
    SLICE_X113Y83        FDPE                                         r  db1/sync_reg[0]/C

Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            flag_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.382ns (29.577%)  route 0.909ns (70.423%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 f  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.909     1.246    sw_p_IBUF[1]
    SLICE_X103Y71        LUT4 (Prop_lut4_I0_O)        0.044     1.290 r  flag_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.290    flag_led[2]_i_1_n_0
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.208    clk_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[2]/C

Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            flag_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.383ns (29.632%)  route 0.909ns (70.368%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.909     1.246    sw_p_IBUF[1]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.045     1.291 r  flag_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.291    flag_led[1]_i_1_n_0
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.208    clk_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  flag_led_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            db3/sync_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.275ns (21.081%)  route 1.030ns (78.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.030     1.305    db3/button_in
    SLICE_X97Y84         FDPE                                         r  db3/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.871     2.213    db3/CLK
    SLICE_X97Y84         FDPE                                         r  db3/sync_reg[0]/C

Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            flag_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.383ns (28.264%)  route 0.971ns (71.736%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 f  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.971     1.309    sw_p_IBUF[1]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     1.354 r  flag_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.354    flag_led[0]_i_1_n_0
    SLICE_X102Y71        FDRE                                         r  flag_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.208    clk_IBUF_BUFG
    SLICE_X102Y71        FDRE                                         r  flag_led_reg[0]/C

Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            selected_product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.386ns (28.169%)  route 0.983ns (71.831%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.715     1.053    sw_p_IBUF[1]
    SLICE_X102Y73        LUT4 (Prop_lut4_I0_O)        0.048     1.101 r  selected_product[0]_i_1/O
                         net (fo=1, routed)           0.268     1.369    selected_product[0]_i_1_n_0
    SLICE_X99Y73         FDRE                                         r  selected_product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.863     2.205    clk_IBUF_BUFG
    SLICE_X99Y73         FDRE                                         r  selected_product_reg[0]/C

Slack:                    inf
  Source:                 sw_p[1]
                            (input port)
  Destination:            selected_product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.383ns (27.862%)  route 0.991ns (72.138%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_p[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_p[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 f  sw_p_IBUF[1]_inst/O
                         net (fo=7, routed)           0.715     1.053    sw_p_IBUF[1]
    SLICE_X102Y73        LUT4 (Prop_lut4_I3_O)        0.045     1.098 r  selected_product[1]_i_1/O
                         net (fo=1, routed)           0.276     1.373    selected_product[1]_i_1_n_0
    SLICE_X97Y73         FDRE                                         r  selected_product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.862     2.204    clk_IBUF_BUFG
    SLICE_X97Y73         FDRE                                         r  selected_product_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db0/sync_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.309ns (20.933%)  route 1.169ns (79.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_IBUF_inst/O
                         net (fo=472, routed)         1.169     1.478    db0/rst_IBUF
    SLICE_X108Y84        FDPE                                         f  db0/sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.899     2.241    db0/CLK
    SLICE_X108Y84        FDPE                                         r  db0/sync_reg[0]/C





