// Seed: 2901710353
module module_0 (
    output uwire id_0,
    input supply0 void id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output wand id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12
    , id_20,
    output wire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    output wand id_18
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    output uwire id_9
    , id_11
);
  reg id_12, id_13, id_14 = 1, id_15, id_16, id_17;
  module_0(
      id_9,
      id_5,
      id_9,
      id_9,
      id_9,
      id_5,
      id_9,
      id_1,
      id_2,
      id_9,
      id_4,
      id_2,
      id_3,
      id_9,
      id_1,
      id_2,
      id_2,
      id_7,
      id_9
  ); id_18(
      id_15
  );
  final id_13 <= 1;
endmodule
