#ifndef _PAL_VECTORS_H
#define _PAL_VECTORS_H
/* AUTO GENERATED - DO NOT MODIFY */
/* This MUST be sync across full system or system could break! */

#define HIRQ 32
#define XIRQ 33
#define VMM_IPI_SCHEDULE 34
#define LINUX_OS_LOCAL_TIMER 35
#define LINUX_OS_RESCHEDULE_IPI 36
#define LINUX_OS_CALL_FUNC 37
#define LINUX_OS_CALL_FUNC_SINGLE 38
#define VMM_PERF_CTR_IRQ 101
#define VMM_SOCWATCH_IRQ 102
#define VMM_LAPIC_SPURIOUS 255
#define GSI_GP0_INT 254
#define GSI_T_INT2 253
#define GSI_T_INT1 252
#define GSI_GP1_INT 251
#define GSI_TLINT 250
#define GSI_GP4_INT 249
#define GSI_GP3_INT 248
#define GSI_GP2_INT 247
#define ORXDSP_INT7 246
#define ORXDSP_INT6 245
#define ORXDSP_INT5 244
#define ORXDSP_INT4 243
#define DSP_INT11 242
#define DSP_INT10 241
#define DSP_INT9 240
#define DSP_INT8 239
#define IRXDSP_INT3 238
#define IRXDSP_INT2 237
#define IRXDSP_INT1 236
#define IRXDSP_INT0 235
#define LTE_TOP_IRQ0 234
#define LTE_TOP_IRQ1 233
#define EMP_T0_SHARED_IRQ 232
#define EMP_T1_SHARED_IRQ 231
#define EMP_T2_SHARED_IRQ 230
#define EMP_T3_SHARED_IRQ 229
#define EMP_T4_SHARED_IRQ 228
#define LTE_CRASH_DETECTED_OUT 227
#define LTE_CU_INT 226
#define LTE_HOST_WAKEUP 225
#define EMP_T6_SHARED_IRQ 224
#define PDBSYS_DONE_HOST 223
#define PDBSYS_ERROR 222
#define LTE_HWUP_PREW 220
#define EMP_T5_SHARED_IRQ 219
#define GT1_INT7 218
#define GT1_INT6 217
#define GT1_INT5 216
#define GT1_INT4 215
#define GT1_INT3 214
#define GT1_INT2 213
#define GT1_INT1 212
#define GT1_INT0 211
#define GT0_INT7 210
#define GT0_INT6 209
#define GT0_INT5 208
#define GT0_INT4 207
#define GT0_INT3 206
#define GT0_INT2 205
#define GT0_INT1 204
#define GT0_INT0 203
#define GUC_INT1 202
#define GUC_INT0 201
#define G3FP 200
#define U2H1 199
#define U2H 198
#define U2H2 197
#define _3GCU_HWUP_PREW 196
#define TDIP_HWUP_PREW 195
#define USIM_FIFO_INT 194
#define USIM_OK_INT 193
#define USIM2_FIFO_INT 192
#define USIM2_OK_INT 191
#define USIM_ERR_INT 190
#define USIM2_ERR_INT 189
#define USIM_IN_INT 188
#define USIM2_IN_INT 187
#define CC1_CCINT 186
#define CC1_T0INT 185
#define CC2_CCINT 184
#define CC1_T1INT 183
#define CC2_T0INT 182
#define CC2_T1INT 181
#define DMA2_2_INT 180
#define DMA2_CH_0_INT 179
#define DMA2_CH_1_INT 178
#define DMA2_ERR_INT 177
#define ODRF_LPINT2G_V4_AUX 176
#define ODRF_ERR2G_V4_AUX 175
#define ODRF_RXSTAT2G_V4_AUX 174
#define ODRF_LPINT2G_V4_MAIN 173
#define ODRF_ERR2G_V4_MAIN 172
#define ODRF_RXSTAT2G_V4_MAIN 171
#define GC_EVENT_INT 170
#define GUC_ERR_INT 169
#define ZSP_CFG_RD_INT 168
#define ZSP_CFG_WR_INT 167
#define LC_RESERVED_INT 166
#define LC_RESERVED_INT2 165
#define LC_SP_CHANGE_RESP_INT 164
#define WDT0 159
#define SPCU_INT3 158
#define SPCU_INT2 157
#define SPCU_INT1 156
#define SPCU_INT0 155
#define I2C1_WK 154
#define DAP_WK 153
#define IC_INT3 152
#define IC_INT2 151
#define IC_INT1 150
#define IC_INT0 149
#define CORE3_C6_EXIT 148
#define CORE3_C6_ENTRY 147
#define CORE2_C6_EXIT 146
#define CORE2_C6_ENTRY 145
#define RESET_CORE3 144
#define RESET_CORE2 143
#define CORE1_C6_EXIT_INT 142
#define CORE1_C6_ENTRY_INT 141
#define CORE0_C6_EXIT_INT 140
#define CORE0_C6_ENTRY_INT 139
#define RESET_CORE1 138
#define RESET_CORE0 137
#define EXI0 136
#define I2C1_INT 135
#define CC0_CCINT0_7 134
#define CC0_T1INT 133
#define CC0_T0INT 132
#define RTC_INT1 131
#define RTC_INT 130
#define CGU_INT 129
#define MC_INT 128
#define MC_CONTROLLER_INT 127
#define PROF_INT5_SHARED 126
#define PROF_INT4_SHARED 125
#define PROF_INT2_SHARED 124
#define PROF_INT3_SHARED 123
#define PROF_INT1_SHARED 122
#define PROF_INT0_SHARED 121
#define PROF_ENV_INT 120
#define COMMRX 119
#define COMMTX 118
#define EXI7 100
#define EXI6 99
#define EXI4 98
#define EXI3 97
#define EXI2 96
#define EXI1 95
#define USIF7_INT 94
#define DIF_RX_BREQ_INT 93
#define NOC_ERR_APS_USPC 92
#define NOC_ERR_APS_MAC 91
#define OCT_INT 90
#define FBADSP_INT3 89
#define NOC_STATALARM 88
#define NOC_ERR_APS_L2 87
#define NOC_ERR_APS_L1 86
#define FBADSP_INT2 85
#define FBADSP_INT1 84
#define FBADSP_INT0 83
#define SBADSP_INT3 82
#define SBADSP_INT2 81
#define SBADSP_INT1 80
#define SBADSP_INT0 79
#define DMA1_CH0_7_INT 78
#define DMA1_ERR_INT 77
#define USIF3_INT 76
#define USIF3_WK 75
#define USIF4_WK 74
#define USB_VBUSDETECT 73
#define I2C5 72
#define I2C4 71
#define USIF1_WK 70
#define KPD_INT 69
#define USIF4 68
#define SDIO_DAT1 67
#define SDIO_DAT3 66
#define SDMMC_DETECT 65
#define USB_HS_RESUME 64
#define USB_INT 63
#define CIF_MIPI_INT 62
#define CIF_MI_INT 61
#define CIF_JPEG_STAT_INT 60
#define CIF_JPEG_ERR_INT 59
#define CIF_ISP_INT 58
#define I2C3_INT 57
#define VID_HINT_DEC 56
#define VID_HINT_ENC 55
#define GPU_INT 54
#define STM_INT0 53
#define STM_INT1 52
#define EMMC_INT 51
#define I2C2_INT 50
#define SDMMC_INT 49
#define DCC_FRAME_INT 48
#define DCC_CMD_INT 47
#define DIF_ERR_INT 46
#define DIF_TX_XREQ_INT 45
#define USIF1_INT 44
#define DIF_RX_XREQ_INT 43
#define USIF2_WK 42
#define USIF2_INT 41
#define NOC_TRACEALARM 40
#define SDIO_INT 39
#define EXI5 0
#define EXI8 0
#define EXI9 0
#define EXI10 0
#define EXI11 0
#define EXI12 0
#define EXI13 0
#define EXI14 0
#define EXI15 0
#define I2C2_WK 0
#define I2C3_WK 0
#define I2C4_WK 0
#define I2C5_WK 0
#define NSEC2 0
#define SEC_CEU1_EOP_IRQ 0
#define NSEC_CEU1_EOP_IRQ 0
#define NSEC_CEU1_RX_IRQ 0
#define NSEC_CEU1_TX_IRQ 0
#define NSEC_CEU1_GLOBAL_IRQ 0
#define SEC_CEU1_RX_IRQ 0
#define SEC_CEU1_TX_IRQ 0
#define SEC_CEU1_GLOBAL_IRQ 0
#define SEC_INT 0
#define SWDT_INT0 0
#define SWDT_INT1 0
#define SWDT_INT2 0
#define VM_ID_VIOLATION 0
#define OCP_DATA_ABORT 0
#define U2USPC 0
#define _3G2USPC 0

#endif /* _PAL_VECTORS_H */
