{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697598310931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697598310931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:05:10 2023 " "Processing started: Wed Oct 18 12:05:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697598310931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697598310931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697598310931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697598311302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697598311362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697598311362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seize/downloads/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seize/downloads/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND " "Found entity 1: FND" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697598311362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697598311362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697598311394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(33) " "Verilog HDL assignment warning at Counter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697598311410 "|Counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(35) " "Verilog HDL assignment warning at Counter.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697598311410 "|Counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(37) " "Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697598311410 "|Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND FND:FND0 " "Elaborating entity \"FND\" for hierarchy \"FND:FND0\"" {  } { { "../../SIM/counter/Counter.v" "FND0" { Text "C:/Research/SIM/counter/Counter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697598311426 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FND.v(7) " "Verilog HDL Case Statement warning at FND.v(7): incomplete case statement has no default case item" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_FND FND.v(7) " "Verilog HDL Always Construct warning at FND.v(7): inferring latch(es) for variable \"o_FND\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[0\] FND.v(7) " "Inferred latch for \"o_FND\[0\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[1\] FND.v(7) " "Inferred latch for \"o_FND\[1\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[2\] FND.v(7) " "Inferred latch for \"o_FND\[2\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[3\] FND.v(7) " "Inferred latch for \"o_FND\[3\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[4\] FND.v(7) " "Inferred latch for \"o_FND\[4\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[5\] FND.v(7) " "Inferred latch for \"o_FND\[5\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_FND\[6\] FND.v(7) " "Inferred latch for \"o_FND\[6\]\" at FND.v(7)" {  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697598311426 "|Counter|FND:FND0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[0\] " "Latch FND:FND0\|o_FND\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[1\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[1\] " "Latch FND:FND0\|o_FND\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[2\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[2\] " "Latch FND:FND0\|o_FND\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[2\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[3\] " "Latch FND:FND0\|o_FND\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[2\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[4\] " "Latch FND:FND0\|o_FND\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[2\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[5\] " "Latch FND:FND0\|o_FND\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[1\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FND:FND0\|o_FND\[6\] " "Latch FND:FND0\|o_FND\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_Cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal c_Cnt\[1\]" {  } { { "../../SIM/counter/Counter.v" "" { Text "C:/Research/SIM/counter/Counter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697598311787 ""}  } { { "../../../Users/seize/Downloads/FND.v" "" { Text "C:/Users/seize/Downloads/FND.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697598311787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697598311882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697598312150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697598312150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697598312197 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697598312197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697598312197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697598312197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697598312239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 12:05:12 2023 " "Processing ended: Wed Oct 18 12:05:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697598312239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697598312239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697598312239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697598312239 ""}
