// Seed: 609028649
module module_0;
  localparam id_1 = 1'd0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_7;
  logic id_8;
  ;
  module_0 modCall_1 ();
  wire id_9;
endprogram
macromodule module_2 #(
    parameter id_14 = 32'd31,
    parameter id_24 = 32'd52,
    parameter id_28 = 32'd42,
    parameter id_4  = 32'd9
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24
);
  inout wire _id_24;
  input wire id_23;
  input wire id_22;
  input logic [7:0] id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire _id_14;
  output wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout tri0 id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic id_25 = 1;
  module_0 modCall_1 ();
  generate
    wire  id_26;
    logic id_27;
    ;
  endgenerate
  assign id_11[1'b0+:1] = id_26;
  assign id_25 = 1 != id_21[id_14];
  parameter id_28 = 1'h0;
  parameter id_29 = id_28;
  assign id_2[1] = "";
  assign id_16   = 1;
  logic id_30;
  ;
  assign id_5[id_4] = 1'b0;
  assign id_6 = -1;
  assign #id_31 id_31 = id_3(id_25, id_5[-1'b0], id_8);
  logic [~  id_28 : id_24] id_32;
  ;
endmodule
