// Seed: 2374219294
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    output wire id_13,
    input tri1 id_14,
    output wire id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    input uwire id_19
    , id_26,
    input uwire id_20,
    output tri id_21
    , id_27,
    input wire id_22
    , id_28,
    input wand id_23,
    input wand id_24
);
  wire id_29;
  assign module_1.type_18 = 0;
  assign id_28 = 1;
  assign id_2 = id_11;
  wire id_30, id_31;
  wire id_32;
  assign id_13 = 1'b0 == id_19;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    inout tri1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri id_12,
    output tri1 id_13,
    output supply0 id_14,
    inout wand id_15,
    input uwire id_16,
    output supply0 void id_17,
    input tri1 id_18,
    output supply0 id_19,
    output wor id_20,
    output wor id_21,
    output supply0 id_22,
    output wor id_23,
    input wor id_24,
    input wire id_25,
    input tri0 id_26,
    input wand id_27
);
  wire id_29, id_30 = id_30;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_22,
      id_22,
      id_27,
      id_7,
      id_16,
      id_4,
      id_10,
      id_24,
      id_5,
      id_7,
      id_3,
      id_17,
      id_3,
      id_17,
      id_3,
      id_7,
      id_2,
      id_5,
      id_24,
      id_8,
      id_15,
      id_26,
      id_2
  );
endmodule
