 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k4_n4_v7_bidir.xml	  styr.blif	  common	  1.46	  vpr	  61.13 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62600	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.3 MiB	  0.09	  1257	  4445	  760	  3489	  196	  61.1 MiB	  0.03	  0.00	  5.81794	  -72.6127	  -5.81794	  5.81794	  0.05	  0.000368243	  0.00031288	  0.0111919	  0.00981119	  -1	  -1	  -1	  -1	  14	  1844	  32	  2.43e+06	  2.07e+06	  -1	  -1	  0.63	  0.16195	  0.140545	  3402	  27531	  -1	  1801	  20	  996	  3655	  182704	  23017	  7.91983	  7.91983	  -93.8015	  -7.91983	  0	  0	  -1	  -1	  0.01	  0.10	  0.03	  -1	  -1	  0.01	  0.0399787	  0.0360701	 
 k4_n4_v7_longline_bidir.xml	  styr.blif	  common	  2.47	  vpr	  60.45 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61904	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.5 MiB	  0.05	  1261	  3455	  401	  2935	  119	  60.5 MiB	  0.04	  0.00	  4.41036	  -53.2125	  -4.41036	  4.41036	  0.09	  0.000673898	  0.000586739	  0.015524	  0.0137095	  -1	  -1	  -1	  -1	  17	  2515	  35	  2.43e+06	  2.07e+06	  -1	  -1	  1.48	  0.317854	  0.276673	  3202	  31699	  -1	  2317	  25	  1382	  5116	  338581	  42973	  9.5974	  9.5974	  -108.09	  -9.5974	  0	  0	  -1	  -1	  0.02	  0.15	  0.03	  -1	  -1	  0.02	  0.047773	  0.0427125	 
 k4_n4_v7_l1_bidir.xml	  styr.blif	  common	  1.58	  vpr	  61.17 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62636	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.5 MiB	  0.05	  1289	  7415	  1509	  5544	  362	  61.2 MiB	  0.08	  0.00	  6.59183	  -84.5176	  -6.59183	  6.59183	  0.10	  0.000661093	  0.000572417	  0.0287003	  0.0251696	  -1	  -1	  -1	  -1	  10	  1479	  36	  2.43e+06	  2.07e+06	  -1	  -1	  0.65	  0.119502	  0.104347	  4482	  22551	  -1	  1317	  23	  1236	  4584	  301833	  55730	  7.25954	  7.25954	  -94.1364	  -7.25954	  0	  0	  -1	  -1	  0.01	  0.09	  0.03	  -1	  -1	  0.01	  0.0288354	  0.025928	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  3.07	  vpr	  60.45 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61900	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.4 MiB	  0.05	  1294	  3653	  487	  3013	  153	  60.4 MiB	  0.04	  0.00	  3.4001	  -44.3503	  -3.4001	  3.4001	  0.08	  0.000665802	  0.000574838	  0.0163625	  0.014484	  -1	  -1	  -1	  -1	  16	  2070	  29	  2.43e+06	  2.07e+06	  -1	  -1	  2.03	  0.236151	  0.205789	  3522	  30407	  -1	  2122	  31	  1506	  5345	  940243	  156389	  18.5631	  18.5631	  -231.849	  -18.5631	  0	  0	  -1	  -1	  0.01	  0.27	  0.02	  -1	  -1	  0.01	  0.0477685	  0.0424178	 
