# Copyright 2023 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# Scalar
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# Scalar+FMA
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# Wasm
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__wasm_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# SSE2
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3ts_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5ts_nr2_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params

# SSE4.1
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3ts_div_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_div_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr1_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5ts_nr2_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params

# AVX
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut8_p4h3ts_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_lut4_p4h2ts_perm_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h2_perm_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr1_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx_expm1minus_rr1_p6h5ts_nr2_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params

# FMA3
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut8_p4h3ts_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma3_expm1minus_rr1_p6h5ts_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params

# AVX2
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_div_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x8
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x16
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x24
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x32
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x40
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x48
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x56
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x64
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x72
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx2_expm1minus_rr1_p6h5ts_nr1adj_x80
  init: xnn_init_f32_tanh_avx_expm1minus_rr1_p6h5_params


# AVX-512
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_div_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut4_p4h3ts_perm_nr1adj_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut4_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_div_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_gather_nr1adj_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_div_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_lut8_p4h3ts_perm_nr1adj_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_lut8_p4h3_perm_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_div_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x16
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x32
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x48
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x64
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x80
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x96
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x112
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x128
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x144
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__avx512skx_expm1minus_rr1_p6h5ts_nr1_x160
  init: xnn_init_f32_tanh_avx512_expm1minus_rr1_p6h5_params

# Wasm SIMD
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_min_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_abs_pmin_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_max_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_lut8_p4h3ts_div_nabs_pmax_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_lut8_p4h3_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_min_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_abs_pmin_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_abs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_max_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_x4
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_x8
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_x12
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params
- name: xnn_f32_vtanh_ukernel__wasmsimd_expm1minus_rr1_p6h5ts_div_nabs_pmax_x16
  init: xnn_init_f32_tanh_wasmsimd_expm1minus_rr1_p6h5_nabs_params

# ARM NEON
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_lut8_p4h3ts_div_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__aarch64_neonfma_expm1minus_rr1_p6h5ts_div_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr1recps1fma_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_lut8_p4h3ts_nr2fma_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr1recps1fma_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2fma_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neonfma_expm1minus_rr1_p6h5ts_nr2recps_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_x4
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_x8
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_x12
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__neon_expm1minus_rr1_p6h5ts_nr2recps_x16
  init: xnn_init_f32_tanh_neon_expm1minus_rr1_p6h5_params
