/*******************************************************************************
 * BAREFOOT NETWORKS CONFIDENTIAL & PROPRIETARY
 *
 * Copyright (c) 2015-2019 Barefoot Networks, Inc.

 * All Rights Reserved.
 *
 * NOTICE: All information contained herein is, and remains the property of
 * Barefoot Networks, Inc. and its suppliers, if any. The intellectual and
 * technical concepts contained herein are proprietary to Barefoot Networks,
 * Inc.
 * and its suppliers and may be covered by U.S. and Foreign Patents, patents in
 * process, and are protected by trade secret or copyright law.
 * Dissemination of this information or reproduction of this material is
 * strictly forbidden unless prior written permission is obtained from
 * Barefoot Networks, Inc.
 *
 * No warranty, explicit or implicit is provided, unless granted under a
 * written agreement with Barefoot Networks, Inc.
 *
 * $Id: $
 *
 ******************************************************************************/
/* clang-format off */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2015.02 Build: 295 64-bit                                   */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    /tools/semifore/csrCompile_2015_02_295/bin/x64_re5/csrCompile -c     */
/*    design/rspec/global.css */
/*    -c design/rspec/mau.css */
/*    -t csv -t h -t html -t perl -t uvm -t v -t vh -w -c                  */
/*    design/rspec/csr.cfg    */
/*    design/rspec/pipe_top_level.csr */
/*                                                                         */
/* Input files:                                                            */
/*    design/rspec/pipe_top_level.csr */
/*                                                                         */
/* Included files:                                                         */
/*    design/rspec/party_pgr_mem_rspec.csr */
/*    design/rspec/prsr_mem_main_rspec.csr */
/*    design/rspec/prsr_shared.csr */
/*    design/rspec/templates_rspec.csr */
/*    design/rspec/tm_pre_mem_rspec.csr */
/*                                                                         */
/* Configuration files:                                                    */
/*    design/rspec/global.css */
/*    design/rspec/mau.css    */
/*    design/rspec/csr.cfg    */

#ifndef _PIPE_TOP_LEVEL_H_
#define _PIPE_TOP_LEVEL_H_



/* ####################################################################### */
/*        ADDRESS CONSTANTS                                                */
/* ####################################################################### */

/* Address Space for Addressmap: pipe_top_level                            */
/* Source filename: design/rspec/pipe_top_level.csr, line: 57 */
/* Addressmap: pipe_top_level.tm_pre                                       */
static const uint64_t pipe_top_level_tm_pre_address = 0x61000000000ull;
static const uint64_t pipe_top_level_tm_pre_byte_address = 0x61000000000ull;
/* Wide Register: pipe_top_level.tm_pre.rdm_mem_word                       */
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_address = 0x61000000000ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_byte_address = 0x61000000000ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_array_count = 0x66000ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_array_index_max = 0x65fffull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.rdm_mem_word.rdm_mem_word_0_4           */
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_0_4_address = 0x61000000000ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_0_4_byte_address = 0x61000000000ull;
/* Register: pipe_top_level.tm_pre.rdm_mem_word.rdm_mem_word_1_4           */
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_1_4_address = 0x61000000004ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_1_4_byte_address = 0x61000000004ull;
/* Register: pipe_top_level.tm_pre.rdm_mem_word.rdm_mem_word_2_4           */
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_2_4_address = 0x61000000008ull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_2_4_byte_address = 0x61000000008ull;
/* Register: pipe_top_level.tm_pre.rdm_mem_word.rdm_mem_word_3_4           */
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_3_4_address = 0x6100000000cull;
static const uint64_t pipe_top_level_tm_pre_rdm_mem_word_rdm_mem_word_3_4_byte_address = 0x6100000000cull;
/* Wide Register: pipe_top_level.tm_pre.mit0_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_address = 0x61001000000ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_byte_address = 0x61001000000ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_array_count = 0x4000ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_array_index_max = 0x3fffull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.mit0_mem_word.mit0_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_0_4_address = 0x61001000000ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_0_4_byte_address = 0x61001000000ull;
/* Register: pipe_top_level.tm_pre.mit0_mem_word.mit0_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_1_4_address = 0x61001000004ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_1_4_byte_address = 0x61001000004ull;
/* Register: pipe_top_level.tm_pre.mit0_mem_word.mit0_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_2_4_address = 0x61001000008ull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_2_4_byte_address = 0x61001000008ull;
/* Register: pipe_top_level.tm_pre.mit0_mem_word.mit0_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_3_4_address = 0x6100100000cull;
static const uint64_t pipe_top_level_tm_pre_mit0_mem_word_mit0_mem_word_3_4_byte_address = 0x6100100000cull;
/* Wide Register: pipe_top_level.tm_pre.mit1_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_address = 0x61002000000ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_byte_address = 0x61002000000ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_array_count = 0x4000ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_array_index_max = 0x3fffull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.mit1_mem_word.mit1_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_0_4_address = 0x61002000000ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_0_4_byte_address = 0x61002000000ull;
/* Register: pipe_top_level.tm_pre.mit1_mem_word.mit1_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_1_4_address = 0x61002000004ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_1_4_byte_address = 0x61002000004ull;
/* Register: pipe_top_level.tm_pre.mit1_mem_word.mit1_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_2_4_address = 0x61002000008ull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_2_4_byte_address = 0x61002000008ull;
/* Register: pipe_top_level.tm_pre.mit1_mem_word.mit1_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_3_4_address = 0x6100200000cull;
static const uint64_t pipe_top_level_tm_pre_mit1_mem_word_mit1_mem_word_3_4_byte_address = 0x6100200000cull;
/* Wide Register: pipe_top_level.tm_pre.mit2_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_address = 0x61003000000ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_byte_address = 0x61003000000ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_array_count = 0x4000ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_array_index_max = 0x3fffull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.mit2_mem_word.mit2_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_0_4_address = 0x61003000000ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_0_4_byte_address = 0x61003000000ull;
/* Register: pipe_top_level.tm_pre.mit2_mem_word.mit2_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_1_4_address = 0x61003000004ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_1_4_byte_address = 0x61003000004ull;
/* Register: pipe_top_level.tm_pre.mit2_mem_word.mit2_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_2_4_address = 0x61003000008ull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_2_4_byte_address = 0x61003000008ull;
/* Register: pipe_top_level.tm_pre.mit2_mem_word.mit2_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_3_4_address = 0x6100300000cull;
static const uint64_t pipe_top_level_tm_pre_mit2_mem_word_mit2_mem_word_3_4_byte_address = 0x6100300000cull;
/* Wide Register: pipe_top_level.tm_pre.mit3_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_address = 0x61004000000ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_byte_address = 0x61004000000ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_array_count = 0x4000ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_array_index_max = 0x3fffull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.mit3_mem_word.mit3_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_0_4_address = 0x61004000000ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_0_4_byte_address = 0x61004000000ull;
/* Register: pipe_top_level.tm_pre.mit3_mem_word.mit3_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_1_4_address = 0x61004000004ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_1_4_byte_address = 0x61004000004ull;
/* Register: pipe_top_level.tm_pre.mit3_mem_word.mit3_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_2_4_address = 0x61004000008ull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_2_4_byte_address = 0x61004000008ull;
/* Register: pipe_top_level.tm_pre.mit3_mem_word.mit3_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_3_4_address = 0x6100400000cull;
static const uint64_t pipe_top_level_tm_pre_mit3_mem_word_mit3_mem_word_3_4_byte_address = 0x6100400000cull;
/* Wide Register: pipe_top_level.tm_pre.pbt0_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_address = 0x61400000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_byte_address = 0x61400000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pbt0_mem_word.pbt0_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_0_4_address = 0x61400000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_0_4_byte_address = 0x61400000000ull;
/* Register: pipe_top_level.tm_pre.pbt0_mem_word.pbt0_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_1_4_address = 0x61400000004ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_1_4_byte_address = 0x61400000004ull;
/* Register: pipe_top_level.tm_pre.pbt0_mem_word.pbt0_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_2_4_address = 0x61400000008ull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_2_4_byte_address = 0x61400000008ull;
/* Register: pipe_top_level.tm_pre.pbt0_mem_word.pbt0_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_3_4_address = 0x6140000000cull;
static const uint64_t pipe_top_level_tm_pre_pbt0_mem_word_pbt0_mem_word_3_4_byte_address = 0x6140000000cull;
/* Wide Register: pipe_top_level.tm_pre.pbt1_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_address = 0x61401000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_byte_address = 0x61401000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pbt1_mem_word.pbt1_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_0_4_address = 0x61401000000ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_0_4_byte_address = 0x61401000000ull;
/* Register: pipe_top_level.tm_pre.pbt1_mem_word.pbt1_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_1_4_address = 0x61401000004ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_1_4_byte_address = 0x61401000004ull;
/* Register: pipe_top_level.tm_pre.pbt1_mem_word.pbt1_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_2_4_address = 0x61401000008ull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_2_4_byte_address = 0x61401000008ull;
/* Register: pipe_top_level.tm_pre.pbt1_mem_word.pbt1_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_3_4_address = 0x6140100000cull;
static const uint64_t pipe_top_level_tm_pre_pbt1_mem_word_pbt1_mem_word_3_4_byte_address = 0x6140100000cull;
/* Wide Register: pipe_top_level.tm_pre.lit0_np_mem_word                   */
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_address = 0x61402000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_byte_address = 0x61402000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit0_np_mem_word.lit0_np_mem_word_0_4   */
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_0_4_address = 0x61402000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_0_4_byte_address = 0x61402000000ull;
/* Register: pipe_top_level.tm_pre.lit0_np_mem_word.lit0_np_mem_word_1_4   */
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_1_4_address = 0x61402000004ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_1_4_byte_address = 0x61402000004ull;
/* Register: pipe_top_level.tm_pre.lit0_np_mem_word.lit0_np_mem_word_2_4   */
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_2_4_address = 0x61402000008ull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_2_4_byte_address = 0x61402000008ull;
/* Register: pipe_top_level.tm_pre.lit0_np_mem_word.lit0_np_mem_word_3_4   */
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_3_4_address = 0x6140200000cull;
static const uint64_t pipe_top_level_tm_pre_lit0_np_mem_word_lit0_np_mem_word_3_4_byte_address = 0x6140200000cull;
/* Wide Register: pipe_top_level.tm_pre.lit1_np_mem_word                   */
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_address = 0x61403000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_byte_address = 0x61403000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit1_np_mem_word.lit1_np_mem_word_0_4   */
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_0_4_address = 0x61403000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_0_4_byte_address = 0x61403000000ull;
/* Register: pipe_top_level.tm_pre.lit1_np_mem_word.lit1_np_mem_word_1_4   */
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_1_4_address = 0x61403000004ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_1_4_byte_address = 0x61403000004ull;
/* Register: pipe_top_level.tm_pre.lit1_np_mem_word.lit1_np_mem_word_2_4   */
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_2_4_address = 0x61403000008ull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_2_4_byte_address = 0x61403000008ull;
/* Register: pipe_top_level.tm_pre.lit1_np_mem_word.lit1_np_mem_word_3_4   */
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_3_4_address = 0x6140300000cull;
static const uint64_t pipe_top_level_tm_pre_lit1_np_mem_word_lit1_np_mem_word_3_4_byte_address = 0x6140300000cull;
/* Wide Register: pipe_top_level.tm_pre.fifo_mem_word                      */
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_address = 0x61404000000ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_byte_address = 0x61404000000ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_array_count = 0x4ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_array_index_max = 0x3ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.fifo_mem_word.fifo_mem_word_0_4         */
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_0_4_address = 0x61404000000ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_0_4_byte_address = 0x61404000000ull;
/* Register: pipe_top_level.tm_pre.fifo_mem_word.fifo_mem_word_1_4         */
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_1_4_address = 0x61404000004ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_1_4_byte_address = 0x61404000004ull;
/* Register: pipe_top_level.tm_pre.fifo_mem_word.fifo_mem_word_2_4         */
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_2_4_address = 0x61404000008ull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_2_4_byte_address = 0x61404000008ull;
/* Register: pipe_top_level.tm_pre.fifo_mem_word.fifo_mem_word_3_4         */
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_3_4_address = 0x6140400000cull;
static const uint64_t pipe_top_level_tm_pre_fifo_mem_word_fifo_mem_word_3_4_byte_address = 0x6140400000cull;
/* Wide Register: pipe_top_level.tm_pre.lit0_bm_mem_word0                  */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_address = 0x61800000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_byte_address = 0x61800000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word0.lit0_bm_mem_word0_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_0_4_address = 0x61800000000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_0_4_byte_address = 0x61800000000ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word0.lit0_bm_mem_word0_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_1_4_address = 0x61800000004ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_1_4_byte_address = 0x61800000004ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word0.lit0_bm_mem_word0_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_2_4_address = 0x61800000008ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_2_4_byte_address = 0x61800000008ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word0.lit0_bm_mem_word0_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_3_4_address = 0x6180000000cull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word0_lit0_bm_mem_word0_3_4_byte_address = 0x6180000000cull;
/* Wide Register: pipe_top_level.tm_pre.lit0_bm_mem_word1                  */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_address = 0x61800400000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_byte_address = 0x61800400000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word1.lit0_bm_mem_word1_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_0_4_address = 0x61800400000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_0_4_byte_address = 0x61800400000ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word1.lit0_bm_mem_word1_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_1_4_address = 0x61800400004ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_1_4_byte_address = 0x61800400004ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word1.lit0_bm_mem_word1_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_2_4_address = 0x61800400008ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_2_4_byte_address = 0x61800400008ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word1.lit0_bm_mem_word1_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_3_4_address = 0x6180040000cull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word1_lit0_bm_mem_word1_3_4_byte_address = 0x6180040000cull;
/* Wide Register: pipe_top_level.tm_pre.lit0_bm_mem_word2                  */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_address = 0x61800800000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_byte_address = 0x61800800000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word2.lit0_bm_mem_word2_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_0_4_address = 0x61800800000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_0_4_byte_address = 0x61800800000ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word2.lit0_bm_mem_word2_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_1_4_address = 0x61800800004ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_1_4_byte_address = 0x61800800004ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word2.lit0_bm_mem_word2_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_2_4_address = 0x61800800008ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_2_4_byte_address = 0x61800800008ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word2.lit0_bm_mem_word2_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_3_4_address = 0x6180080000cull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word2_lit0_bm_mem_word2_3_4_byte_address = 0x6180080000cull;
/* Wide Register: pipe_top_level.tm_pre.lit0_bm_mem_word3                  */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_address = 0x61800c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_byte_address = 0x61800c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word3.lit0_bm_mem_word3_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_0_4_address = 0x61800c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_0_4_byte_address = 0x61800c00000ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word3.lit0_bm_mem_word3_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_1_4_address = 0x61800c00004ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_1_4_byte_address = 0x61800c00004ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word3.lit0_bm_mem_word3_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_2_4_address = 0x61800c00008ull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_2_4_byte_address = 0x61800c00008ull;
/* Register: pipe_top_level.tm_pre.lit0_bm_mem_word3.lit0_bm_mem_word3_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_3_4_address = 0x61800c0000cull;
static const uint64_t pipe_top_level_tm_pre_lit0_bm_mem_word3_lit0_bm_mem_word3_3_4_byte_address = 0x61800c0000cull;
/* Wide Register: pipe_top_level.tm_pre.lit1_bm_mem_word0                  */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_address = 0x61801000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_byte_address = 0x61801000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word0.lit1_bm_mem_word0_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_0_4_address = 0x61801000000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_0_4_byte_address = 0x61801000000ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word0.lit1_bm_mem_word0_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_1_4_address = 0x61801000004ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_1_4_byte_address = 0x61801000004ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word0.lit1_bm_mem_word0_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_2_4_address = 0x61801000008ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_2_4_byte_address = 0x61801000008ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word0.lit1_bm_mem_word0_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_3_4_address = 0x6180100000cull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word0_lit1_bm_mem_word0_3_4_byte_address = 0x6180100000cull;
/* Wide Register: pipe_top_level.tm_pre.lit1_bm_mem_word1                  */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_address = 0x61801400000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_byte_address = 0x61801400000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word1.lit1_bm_mem_word1_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_0_4_address = 0x61801400000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_0_4_byte_address = 0x61801400000ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word1.lit1_bm_mem_word1_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_1_4_address = 0x61801400004ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_1_4_byte_address = 0x61801400004ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word1.lit1_bm_mem_word1_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_2_4_address = 0x61801400008ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_2_4_byte_address = 0x61801400008ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word1.lit1_bm_mem_word1_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_3_4_address = 0x6180140000cull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word1_lit1_bm_mem_word1_3_4_byte_address = 0x6180140000cull;
/* Wide Register: pipe_top_level.tm_pre.lit1_bm_mem_word2                  */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_address = 0x61801800000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_byte_address = 0x61801800000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word2.lit1_bm_mem_word2_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_0_4_address = 0x61801800000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_0_4_byte_address = 0x61801800000ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word2.lit1_bm_mem_word2_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_1_4_address = 0x61801800004ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_1_4_byte_address = 0x61801800004ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word2.lit1_bm_mem_word2_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_2_4_address = 0x61801800008ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_2_4_byte_address = 0x61801800008ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word2.lit1_bm_mem_word2_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_3_4_address = 0x6180180000cull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word2_lit1_bm_mem_word2_3_4_byte_address = 0x6180180000cull;
/* Wide Register: pipe_top_level.tm_pre.lit1_bm_mem_word3                  */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_address = 0x61801c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_byte_address = 0x61801c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_array_count = 0x100ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_array_index_max = 0xffull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word3.lit1_bm_mem_word3_0_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_0_4_address = 0x61801c00000ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_0_4_byte_address = 0x61801c00000ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word3.lit1_bm_mem_word3_1_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_1_4_address = 0x61801c00004ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_1_4_byte_address = 0x61801c00004ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word3.lit1_bm_mem_word3_2_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_2_4_address = 0x61801c00008ull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_2_4_byte_address = 0x61801c00008ull;
/* Register: pipe_top_level.tm_pre.lit1_bm_mem_word3.lit1_bm_mem_word3_3_4 */
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_3_4_address = 0x61801c0000cull;
static const uint64_t pipe_top_level_tm_pre_lit1_bm_mem_word3_lit1_bm_mem_word3_3_4_byte_address = 0x61801c0000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt0_mem_word0                     */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_address = 0x61802000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_byte_address = 0x61802000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word0.pmt0_mem_word0_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_0_4_address = 0x61802000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_0_4_byte_address = 0x61802000000ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word0.pmt0_mem_word0_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_1_4_address = 0x61802000004ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_1_4_byte_address = 0x61802000004ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word0.pmt0_mem_word0_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_2_4_address = 0x61802000008ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_2_4_byte_address = 0x61802000008ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word0.pmt0_mem_word0_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_3_4_address = 0x6180200000cull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word0_pmt0_mem_word0_3_4_byte_address = 0x6180200000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt0_mem_word1                     */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_address = 0x61802400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_byte_address = 0x61802400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word1.pmt0_mem_word1_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_0_4_address = 0x61802400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_0_4_byte_address = 0x61802400000ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word1.pmt0_mem_word1_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_1_4_address = 0x61802400004ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_1_4_byte_address = 0x61802400004ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word1.pmt0_mem_word1_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_2_4_address = 0x61802400008ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_2_4_byte_address = 0x61802400008ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word1.pmt0_mem_word1_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_3_4_address = 0x6180240000cull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word1_pmt0_mem_word1_3_4_byte_address = 0x6180240000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt0_mem_word2                     */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_address = 0x61802800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_byte_address = 0x61802800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word2.pmt0_mem_word2_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_0_4_address = 0x61802800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_0_4_byte_address = 0x61802800000ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word2.pmt0_mem_word2_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_1_4_address = 0x61802800004ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_1_4_byte_address = 0x61802800004ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word2.pmt0_mem_word2_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_2_4_address = 0x61802800008ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_2_4_byte_address = 0x61802800008ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word2.pmt0_mem_word2_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_3_4_address = 0x6180280000cull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word2_pmt0_mem_word2_3_4_byte_address = 0x6180280000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt0_mem_word3                     */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_address = 0x61802c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_byte_address = 0x61802c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word3.pmt0_mem_word3_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_0_4_address = 0x61802c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_0_4_byte_address = 0x61802c00000ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word3.pmt0_mem_word3_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_1_4_address = 0x61802c00004ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_1_4_byte_address = 0x61802c00004ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word3.pmt0_mem_word3_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_2_4_address = 0x61802c00008ull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_2_4_byte_address = 0x61802c00008ull;
/* Register: pipe_top_level.tm_pre.pmt0_mem_word3.pmt0_mem_word3_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_3_4_address = 0x61802c0000cull;
static const uint64_t pipe_top_level_tm_pre_pmt0_mem_word3_pmt0_mem_word3_3_4_byte_address = 0x61802c0000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt1_mem_word0                     */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_address = 0x61803000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_byte_address = 0x61803000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word0.pmt1_mem_word0_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_0_4_address = 0x61803000000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_0_4_byte_address = 0x61803000000ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word0.pmt1_mem_word0_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_1_4_address = 0x61803000004ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_1_4_byte_address = 0x61803000004ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word0.pmt1_mem_word0_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_2_4_address = 0x61803000008ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_2_4_byte_address = 0x61803000008ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word0.pmt1_mem_word0_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_3_4_address = 0x6180300000cull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word0_pmt1_mem_word0_3_4_byte_address = 0x6180300000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt1_mem_word1                     */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_address = 0x61803400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_byte_address = 0x61803400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word1.pmt1_mem_word1_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_0_4_address = 0x61803400000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_0_4_byte_address = 0x61803400000ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word1.pmt1_mem_word1_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_1_4_address = 0x61803400004ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_1_4_byte_address = 0x61803400004ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word1.pmt1_mem_word1_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_2_4_address = 0x61803400008ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_2_4_byte_address = 0x61803400008ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word1.pmt1_mem_word1_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_3_4_address = 0x6180340000cull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word1_pmt1_mem_word1_3_4_byte_address = 0x6180340000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt1_mem_word2                     */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_address = 0x61803800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_byte_address = 0x61803800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word2.pmt1_mem_word2_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_0_4_address = 0x61803800000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_0_4_byte_address = 0x61803800000ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word2.pmt1_mem_word2_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_1_4_address = 0x61803800004ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_1_4_byte_address = 0x61803800004ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word2.pmt1_mem_word2_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_2_4_address = 0x61803800008ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_2_4_byte_address = 0x61803800008ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word2.pmt1_mem_word2_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_3_4_address = 0x6180380000cull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word2_pmt1_mem_word2_3_4_byte_address = 0x6180380000cull;
/* Wide Register: pipe_top_level.tm_pre.pmt1_mem_word3                     */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_address = 0x61803c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_byte_address = 0x61803c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_array_count = 0x120ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_array_index_max = 0x11full;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_array_index_min = 0x0ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word3.pmt1_mem_word3_0_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_0_4_address = 0x61803c00000ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_0_4_byte_address = 0x61803c00000ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word3.pmt1_mem_word3_1_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_1_4_address = 0x61803c00004ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_1_4_byte_address = 0x61803c00004ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word3.pmt1_mem_word3_2_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_2_4_address = 0x61803c00008ull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_2_4_byte_address = 0x61803c00008ull;
/* Register: pipe_top_level.tm_pre.pmt1_mem_word3.pmt1_mem_word3_3_4       */
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_3_4_address = 0x61803c0000cull;
static const uint64_t pipe_top_level_tm_pre_pmt1_mem_word3_pmt1_mem_word3_3_4_byte_address = 0x61803c0000cull;
/* Addressmap: pipe_top_level.pipes                                        */
static const uint64_t pipe_top_level_pipes_address = 0x200000000000ull;
static const uint64_t pipe_top_level_pipes_byte_address = 0x200000000000ull;
static const uint64_t pipe_top_level_pipes_array_element_size = 0x20000000000ull;
static const uint64_t pipe_top_level_pipes_array_count = 0x4ull;
static const uint64_t pipe_top_level_pipes_array_index_max = 0x3ull;
static const uint64_t pipe_top_level_pipes_array_index_min = 0x0ull;
/* Addressmap: pipe_top_level.pipes.mau                                    */
static const uint64_t pipe_top_level_pipes_mau_address = 0x200000000000ull;
static const uint64_t pipe_top_level_pipes_mau_byte_address = 0x200000000000ull;
static const uint64_t pipe_top_level_pipes_mau_array_element_size = 0x2000000000ull;
static const uint64_t pipe_top_level_pipes_mau_array_count = 0xcull;
static const uint64_t pipe_top_level_pipes_mau_array_index_max = 0xbull;
static const uint64_t pipe_top_level_pipes_mau_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.mau.dummy_register                       */
static const uint64_t pipe_top_level_pipes_mau_dummy_register_address = 0x200000000000ull;
static const uint64_t pipe_top_level_pipes_mau_dummy_register_byte_address = 0x200000000000ull;
/* Addressmap: pipe_top_level.pipes.i_prsr                                 */
static const uint64_t pipe_top_level_pipes_i_prsr_address = 0x21c800000000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_byte_address = 0x21c800000000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_array_element_size = 0x20000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_array_count = 0x12ull;
static const uint64_t pipe_top_level_pipes_i_prsr_array_index_max = 0x11ull;
static const uint64_t pipe_top_level_pipes_i_prsr_array_index_min = 0x0ull;
/* Wide Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word0            */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_address = 0x21c800000000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_byte_address = 0x21c800000000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word0.ml_tcam_row_word0_0_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_0_4_address = 0x21c800000000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_0_4_byte_address = 0x21c800000000ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word0.ml_tcam_row_word0_1_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_1_4_address = 0x21c800000004ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_1_4_byte_address = 0x21c800000004ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word0.ml_tcam_row_word0_2_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_2_4_address = 0x21c800000008ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_2_4_byte_address = 0x21c800000008ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word0.ml_tcam_row_word0_3_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_3_4_address = 0x21c80000000cull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word0_ml_tcam_row_word0_3_4_byte_address = 0x21c80000000cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word1            */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_address = 0x21c800001000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_byte_address = 0x21c800001000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word1.ml_tcam_row_word1_0_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_0_4_address = 0x21c800001000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_0_4_byte_address = 0x21c800001000ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word1.ml_tcam_row_word1_1_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_1_4_address = 0x21c800001004ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_1_4_byte_address = 0x21c800001004ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word1.ml_tcam_row_word1_2_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_2_4_address = 0x21c800001008ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_2_4_byte_address = 0x21c800001008ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_tcam_row_word1.ml_tcam_row_word1_3_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_3_4_address = 0x21c80000100cull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_tcam_row_word1_ml_tcam_row_word1_3_4_byte_address = 0x21c80000100cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.ml_ea_row                    */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_address = 0x21c800002000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_byte_address = 0x21c800002000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ea_row.ml_ea_row_0_4           */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_0_4_address = 0x21c800002000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_0_4_byte_address = 0x21c800002000ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ea_row.ml_ea_row_1_4           */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_1_4_address = 0x21c800002004ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_1_4_byte_address = 0x21c800002004ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ea_row.ml_ea_row_2_4           */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_2_4_address = 0x21c800002008ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_2_4_byte_address = 0x21c800002008ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ea_row.ml_ea_row_3_4           */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_3_4_address = 0x21c80000200cull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ea_row_ml_ea_row_3_4_byte_address = 0x21c80000200cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.po_action_row                */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_address = 0x21c800004000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_byte_address = 0x21c800004000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_array_element_size = 0x20ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_0_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_0_8_address = 0x21c800004000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_0_8_byte_address = 0x21c800004000ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_1_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_1_8_address = 0x21c800004004ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_1_8_byte_address = 0x21c800004004ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_2_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_2_8_address = 0x21c800004008ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_2_8_byte_address = 0x21c800004008ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_3_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_3_8_address = 0x21c80000400cull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_3_8_byte_address = 0x21c80000400cull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_4_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_4_8_address = 0x21c800004010ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_4_8_byte_address = 0x21c800004010ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_5_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_5_8_address = 0x21c800004014ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_5_8_byte_address = 0x21c800004014ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_6_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_6_8_address = 0x21c800004018ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_6_8_byte_address = 0x21c800004018ull;
/* Register: pipe_top_level.pipes.i_prsr.po_action_row.po_action_row_7_8   */
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_7_8_address = 0x21c80000401cull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_action_row_po_action_row_7_8_byte_address = 0x21c80000401cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.ml_ctr_init_ram              */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_address = 0x21c800006000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_byte_address = 0x21c800006000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_array_count = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_array_index_max = 0xfull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ctr_init_ram.ml_ctr_init_ram_0_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_0_4_address = 0x21c800006000ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_0_4_byte_address = 0x21c800006000ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ctr_init_ram.ml_ctr_init_ram_1_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_1_4_address = 0x21c800006004ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_1_4_byte_address = 0x21c800006004ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ctr_init_ram.ml_ctr_init_ram_2_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_2_4_address = 0x21c800006008ull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_2_4_byte_address = 0x21c800006008ull;
/* Register: pipe_top_level.pipes.i_prsr.ml_ctr_init_ram.ml_ctr_init_ram_3_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_3_4_address = 0x21c80000600cull;
static const uint64_t pipe_top_level_pipes_i_prsr_ml_ctr_init_ram_ml_ctr_init_ram_3_4_byte_address = 0x21c80000600cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_0_row           */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_address = 0x21c800006200ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_byte_address = 0x21c800006200ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_array_count = 0x20ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_array_index_max = 0x1full;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_0_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_0_4_address = 0x21c800006200ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_0_4_byte_address = 0x21c800006200ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_1_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_1_4_address = 0x21c800006204ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_1_4_byte_address = 0x21c800006204ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_2_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_2_4_address = 0x21c800006208ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_2_4_byte_address = 0x21c800006208ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_3_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_3_4_address = 0x21c80000620cull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_3_4_byte_address = 0x21c80000620cull;
/* Wide Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_1_row           */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_address = 0x21c800006400ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_byte_address = 0x21c800006400ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_array_count = 0x20ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_array_index_max = 0x1full;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_0_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_0_4_address = 0x21c800006400ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_0_4_byte_address = 0x21c800006400ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_1_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_1_4_address = 0x21c800006404ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_1_4_byte_address = 0x21c800006404ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_2_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_2_4_address = 0x21c800006408ull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_2_4_byte_address = 0x21c800006408ull;
/* Register: pipe_top_level.pipes.i_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_3_4 */
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_3_4_address = 0x21c80000640cull;
static const uint64_t pipe_top_level_pipes_i_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_3_4_byte_address = 0x21c80000640cull;
/* Addressmap: pipe_top_level.pipes.party_pgr                              */
static const uint64_t pipe_top_level_pipes_party_pgr_address = 0x21c8003c0000ull;
static const uint64_t pipe_top_level_pipes_party_pgr_byte_address = 0x21c8003c0000ull;
/* Wide Register: pipe_top_level.pipes.party_pgr.buffer_mem_word           */
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_address = 0x21c8003c0000ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_byte_address = 0x21c8003c0000ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_array_count = 0x400ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_array_index_max = 0x3ffull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.party_pgr.buffer_mem_word.buffer_mem_word_0_4 */
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_0_4_address = 0x21c8003c0000ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_0_4_byte_address = 0x21c8003c0000ull;
/* Register: pipe_top_level.pipes.party_pgr.buffer_mem_word.buffer_mem_word_1_4 */
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_1_4_address = 0x21c8003c0004ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_1_4_byte_address = 0x21c8003c0004ull;
/* Register: pipe_top_level.pipes.party_pgr.buffer_mem_word.buffer_mem_word_2_4 */
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_2_4_address = 0x21c8003c0008ull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_2_4_byte_address = 0x21c8003c0008ull;
/* Register: pipe_top_level.pipes.party_pgr.buffer_mem_word.buffer_mem_word_3_4 */
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_3_4_address = 0x21c8003c000cull;
static const uint64_t pipe_top_level_pipes_party_pgr_buffer_mem_word_buffer_mem_word_3_4_byte_address = 0x21c8003c000cull;
/* Addressmap: pipe_top_level.pipes.e_prsr                                 */
static const uint64_t pipe_top_level_pipes_e_prsr_address = 0x21c800400000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_byte_address = 0x21c800400000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_array_element_size = 0x20000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_array_count = 0x12ull;
static const uint64_t pipe_top_level_pipes_e_prsr_array_index_max = 0x11ull;
static const uint64_t pipe_top_level_pipes_e_prsr_array_index_min = 0x0ull;
/* Wide Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word0            */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_address = 0x21c800400000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_byte_address = 0x21c800400000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word0.ml_tcam_row_word0_0_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_0_4_address = 0x21c800400000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_0_4_byte_address = 0x21c800400000ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word0.ml_tcam_row_word0_1_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_1_4_address = 0x21c800400004ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_1_4_byte_address = 0x21c800400004ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word0.ml_tcam_row_word0_2_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_2_4_address = 0x21c800400008ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_2_4_byte_address = 0x21c800400008ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word0.ml_tcam_row_word0_3_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_3_4_address = 0x21c80040000cull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word0_ml_tcam_row_word0_3_4_byte_address = 0x21c80040000cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word1            */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_address = 0x21c800401000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_byte_address = 0x21c800401000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word1.ml_tcam_row_word1_0_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_0_4_address = 0x21c800401000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_0_4_byte_address = 0x21c800401000ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word1.ml_tcam_row_word1_1_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_1_4_address = 0x21c800401004ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_1_4_byte_address = 0x21c800401004ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word1.ml_tcam_row_word1_2_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_2_4_address = 0x21c800401008ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_2_4_byte_address = 0x21c800401008ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_tcam_row_word1.ml_tcam_row_word1_3_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_3_4_address = 0x21c80040100cull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_tcam_row_word1_ml_tcam_row_word1_3_4_byte_address = 0x21c80040100cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.ml_ea_row                    */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_address = 0x21c800402000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_byte_address = 0x21c800402000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ea_row.ml_ea_row_0_4           */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_0_4_address = 0x21c800402000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_0_4_byte_address = 0x21c800402000ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ea_row.ml_ea_row_1_4           */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_1_4_address = 0x21c800402004ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_1_4_byte_address = 0x21c800402004ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ea_row.ml_ea_row_2_4           */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_2_4_address = 0x21c800402008ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_2_4_byte_address = 0x21c800402008ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ea_row.ml_ea_row_3_4           */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_3_4_address = 0x21c80040200cull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ea_row_ml_ea_row_3_4_byte_address = 0x21c80040200cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.po_action_row                */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_address = 0x21c800404000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_byte_address = 0x21c800404000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_array_element_size = 0x20ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_array_count = 0x100ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_array_index_max = 0xffull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_0_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_0_8_address = 0x21c800404000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_0_8_byte_address = 0x21c800404000ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_1_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_1_8_address = 0x21c800404004ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_1_8_byte_address = 0x21c800404004ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_2_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_2_8_address = 0x21c800404008ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_2_8_byte_address = 0x21c800404008ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_3_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_3_8_address = 0x21c80040400cull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_3_8_byte_address = 0x21c80040400cull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_4_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_4_8_address = 0x21c800404010ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_4_8_byte_address = 0x21c800404010ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_5_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_5_8_address = 0x21c800404014ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_5_8_byte_address = 0x21c800404014ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_6_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_6_8_address = 0x21c800404018ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_6_8_byte_address = 0x21c800404018ull;
/* Register: pipe_top_level.pipes.e_prsr.po_action_row.po_action_row_7_8   */
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_7_8_address = 0x21c80040401cull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_action_row_po_action_row_7_8_byte_address = 0x21c80040401cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.ml_ctr_init_ram              */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_address = 0x21c800406000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_byte_address = 0x21c800406000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_array_count = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_array_index_max = 0xfull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ctr_init_ram.ml_ctr_init_ram_0_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_0_4_address = 0x21c800406000ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_0_4_byte_address = 0x21c800406000ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ctr_init_ram.ml_ctr_init_ram_1_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_1_4_address = 0x21c800406004ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_1_4_byte_address = 0x21c800406004ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ctr_init_ram.ml_ctr_init_ram_2_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_2_4_address = 0x21c800406008ull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_2_4_byte_address = 0x21c800406008ull;
/* Register: pipe_top_level.pipes.e_prsr.ml_ctr_init_ram.ml_ctr_init_ram_3_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_3_4_address = 0x21c80040600cull;
static const uint64_t pipe_top_level_pipes_e_prsr_ml_ctr_init_ram_ml_ctr_init_ram_3_4_byte_address = 0x21c80040600cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_0_row           */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_address = 0x21c800406200ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_byte_address = 0x21c800406200ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_array_count = 0x20ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_array_index_max = 0x1full;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_0_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_0_4_address = 0x21c800406200ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_0_4_byte_address = 0x21c800406200ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_1_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_1_4_address = 0x21c800406204ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_1_4_byte_address = 0x21c800406204ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_2_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_2_4_address = 0x21c800406208ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_2_4_byte_address = 0x21c800406208ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_0_row.po_csum_ctrl_0_row_3_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_3_4_address = 0x21c80040620cull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_0_row_po_csum_ctrl_0_row_3_4_byte_address = 0x21c80040620cull;
/* Wide Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_1_row           */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_address = 0x21c800406400ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_byte_address = 0x21c800406400ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_array_element_size = 0x10ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_array_count = 0x20ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_array_index_max = 0x1full;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_array_index_min = 0x0ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_0_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_0_4_address = 0x21c800406400ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_0_4_byte_address = 0x21c800406400ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_1_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_1_4_address = 0x21c800406404ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_1_4_byte_address = 0x21c800406404ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_2_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_2_4_address = 0x21c800406408ull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_2_4_byte_address = 0x21c800406408ull;
/* Register: pipe_top_level.pipes.e_prsr.po_csum_ctrl_1_row.po_csum_ctrl_1_row_3_4 */
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_3_4_address = 0x21c80040640cull;
static const uint64_t pipe_top_level_pipes_e_prsr_po_csum_ctrl_1_row_po_csum_ctrl_1_row_3_4_byte_address = 0x21c80040640cull;

/* ####################################################################### */
/*        ENUM DEFINITIONS                                                 */
/* ####################################################################### */

/* Enum : prsr_csum_type                                                   */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 43 */
typedef enum _prsr_csum_type {
   PRSR_CSUM_TYPE_VERIFY = 0,
   PRSR_CSUM_TYPE_RESIDUAL = 1
} Prsr_csum_type;


/* ####################################################################### */
/*        POINTER FIELD FUNCTION DECLARATIONS                              */
/* ####################################################################### */

/* Wide Register type: tm_pre_rdm_mem_word                                 */
/* Wide Register template: tm_pre_rdm_mem_word                             */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 27 */
/* Field member: tm_pre_rdm_mem_word.mem_word                              */
static inline uint8_t getp_tm_pre_rdm_mem_word_mem_word (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_rdm_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_rdm_mem_word::rdm_mem_word_0_4                    */
/* Register template: tm_pre_rdm_mem_word::rdm_mem_word_0_4                */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 27 */
/* Field member: tm_pre_rdm_mem_word::rdm_mem_word_0_4.mem_word            */
static inline uint32_t
   getp_tm_pre_rdm_mem_word_rdm_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_rdm_mem_word_rdm_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_rdm_mem_word::rdm_mem_word_1_4                    */
/* Register template: tm_pre_rdm_mem_word::rdm_mem_word_1_4                */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 27 */

/* Register type: tm_pre_rdm_mem_word::rdm_mem_word_2_4                    */
/* Register template: tm_pre_rdm_mem_word::rdm_mem_word_2_4                */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 27 */

/* Register type: tm_pre_rdm_mem_word::rdm_mem_word_3_4                    */
/* Register template: tm_pre_rdm_mem_word::rdm_mem_word_3_4                */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 27 */

/* Wide Register type: tm_pre_mit_mem_word                                 */
/* Wide Register template: tm_pre_mit_mem_word                             */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */
/* Field member: tm_pre_mit_mem_word.mem_word                              */
static inline uint8_t getp_tm_pre_mit_mem_word_mem_word (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_mit_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_mit_mem_word::mit0_mem_word_0_4                   */
/* Register template: tm_pre_mit_mem_word::mit0_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */
/* Field member: tm_pre_mit_mem_word::mit0_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_mit_mem_word_mit0_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_mit_mem_word_mit0_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_mit_mem_word::mit0_mem_word_1_4                   */
/* Register template: tm_pre_mit_mem_word::mit0_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit0_mem_word_2_4                   */
/* Register template: tm_pre_mit_mem_word::mit0_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit0_mem_word_3_4                   */
/* Register template: tm_pre_mit_mem_word::mit0_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit1_mem_word_0_4                   */
/* Register template: tm_pre_mit_mem_word::mit1_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */
/* Field member: tm_pre_mit_mem_word::mit1_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_mit_mem_word_mit1_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_mit_mem_word_mit1_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_mit_mem_word::mit1_mem_word_1_4                   */
/* Register template: tm_pre_mit_mem_word::mit1_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit1_mem_word_2_4                   */
/* Register template: tm_pre_mit_mem_word::mit1_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit1_mem_word_3_4                   */
/* Register template: tm_pre_mit_mem_word::mit1_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit2_mem_word_0_4                   */
/* Register template: tm_pre_mit_mem_word::mit2_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */
/* Field member: tm_pre_mit_mem_word::mit2_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_mit_mem_word_mit2_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_mit_mem_word_mit2_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_mit_mem_word::mit2_mem_word_1_4                   */
/* Register template: tm_pre_mit_mem_word::mit2_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit2_mem_word_2_4                   */
/* Register template: tm_pre_mit_mem_word::mit2_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit2_mem_word_3_4                   */
/* Register template: tm_pre_mit_mem_word::mit2_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit3_mem_word_0_4                   */
/* Register template: tm_pre_mit_mem_word::mit3_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */
/* Field member: tm_pre_mit_mem_word::mit3_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_mit_mem_word_mit3_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_mit_mem_word_mit3_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_mit_mem_word::mit3_mem_word_1_4                   */
/* Register template: tm_pre_mit_mem_word::mit3_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit3_mem_word_2_4                   */
/* Register template: tm_pre_mit_mem_word::mit3_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Register type: tm_pre_mit_mem_word::mit3_mem_word_3_4                   */
/* Register template: tm_pre_mit_mem_word::mit3_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 36 */

/* Wide Register type: tm_pre_pbt_mem_word                                 */
/* Wide Register template: tm_pre_pbt_mem_word                             */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */
/* Field member: tm_pre_pbt_mem_word.mem_word                              */
static inline uint8_t getp_tm_pre_pbt_mem_word_mem_word (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_pbt_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_pbt_mem_word::pbt0_mem_word_0_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt0_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */
/* Field member: tm_pre_pbt_mem_word::pbt0_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_pbt_mem_word_pbt0_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pbt_mem_word_pbt0_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pbt_mem_word::pbt0_mem_word_1_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt0_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Register type: tm_pre_pbt_mem_word::pbt0_mem_word_2_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt0_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Register type: tm_pre_pbt_mem_word::pbt0_mem_word_3_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt0_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Register type: tm_pre_pbt_mem_word::pbt1_mem_word_0_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt1_mem_word_0_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */
/* Field member: tm_pre_pbt_mem_word::pbt1_mem_word_0_4.mem_word           */
static inline uint32_t
   getp_tm_pre_pbt_mem_word_pbt1_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pbt_mem_word_pbt1_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pbt_mem_word::pbt1_mem_word_1_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt1_mem_word_1_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Register type: tm_pre_pbt_mem_word::pbt1_mem_word_2_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt1_mem_word_2_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Register type: tm_pre_pbt_mem_word::pbt1_mem_word_3_4                   */
/* Register template: tm_pre_pbt_mem_word::pbt1_mem_word_3_4               */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 72 */

/* Wide Register type: tm_pre_lit_np_mem_word                              */
/* Wide Register template: tm_pre_lit_np_mem_word                          */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */
/* Field member: tm_pre_lit_np_mem_word.mem_word                           */
static inline uint8_t
   getp_tm_pre_lit_np_mem_word_mem_word (
      void* csr
   )
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_lit_np_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_lit_np_mem_word::lit0_np_mem_word_0_4             */
/* Register template: tm_pre_lit_np_mem_word::lit0_np_mem_word_0_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */
/* Field member: tm_pre_lit_np_mem_word::lit0_np_mem_word_0_4.mem_word     */
static inline uint32_t
   getp_tm_pre_lit_np_mem_word_lit0_np_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_np_mem_word_lit0_np_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_np_mem_word::lit0_np_mem_word_1_4             */
/* Register template: tm_pre_lit_np_mem_word::lit0_np_mem_word_1_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Register type: tm_pre_lit_np_mem_word::lit0_np_mem_word_2_4             */
/* Register template: tm_pre_lit_np_mem_word::lit0_np_mem_word_2_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Register type: tm_pre_lit_np_mem_word::lit0_np_mem_word_3_4             */
/* Register template: tm_pre_lit_np_mem_word::lit0_np_mem_word_3_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Register type: tm_pre_lit_np_mem_word::lit1_np_mem_word_0_4             */
/* Register template: tm_pre_lit_np_mem_word::lit1_np_mem_word_0_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */
/* Field member: tm_pre_lit_np_mem_word::lit1_np_mem_word_0_4.mem_word     */
static inline uint32_t
   getp_tm_pre_lit_np_mem_word_lit1_np_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_np_mem_word_lit1_np_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_np_mem_word::lit1_np_mem_word_1_4             */
/* Register template: tm_pre_lit_np_mem_word::lit1_np_mem_word_1_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Register type: tm_pre_lit_np_mem_word::lit1_np_mem_word_2_4             */
/* Register template: tm_pre_lit_np_mem_word::lit1_np_mem_word_2_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Register type: tm_pre_lit_np_mem_word::lit1_np_mem_word_3_4             */
/* Register template: tm_pre_lit_np_mem_word::lit1_np_mem_word_3_4         */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 54 */

/* Wide Register type: tm_pre_fifo_mem_word                                */
/* Wide Register template: tm_pre_fifo_mem_word                            */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 81 */
/* Field member: tm_pre_fifo_mem_word.mem_word                             */
static inline uint8_t getp_tm_pre_fifo_mem_word_mem_word (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_fifo_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_fifo_mem_word::fifo_mem_word_0_4                  */
/* Register template: tm_pre_fifo_mem_word::fifo_mem_word_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 81 */
/* Field member: tm_pre_fifo_mem_word::fifo_mem_word_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_fifo_mem_word_fifo_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_fifo_mem_word_fifo_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_fifo_mem_word::fifo_mem_word_1_4                  */
/* Register template: tm_pre_fifo_mem_word::fifo_mem_word_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 81 */

/* Register type: tm_pre_fifo_mem_word::fifo_mem_word_2_4                  */
/* Register template: tm_pre_fifo_mem_word::fifo_mem_word_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 81 */

/* Register type: tm_pre_fifo_mem_word::fifo_mem_word_3_4                  */
/* Register template: tm_pre_fifo_mem_word::fifo_mem_word_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 81 */

/* Wide Register type: tm_pre_lit_bm_mem_word                              */
/* Wide Register template: tm_pre_lit_bm_mem_word                          */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word.mem_word                           */
static inline uint8_t
   getp_tm_pre_lit_bm_mem_word_mem_word (
      void* csr
   )
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_lit_bm_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word0_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word0_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word0_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word1_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word1_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word1_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word2_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word2_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word2_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word3_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit0_bm_mem_word3_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit0_bm_mem_word3_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word0_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word0_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word0_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word1_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word1_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word1_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word2_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word2_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word2_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_0_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_0_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */
/* Field member: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_0_4.mem_word    */
static inline uint32_t
   getp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word3_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_lit_bm_mem_word_lit1_bm_mem_word3_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_1_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_1_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_2_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_2_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Register type: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_3_4            */
/* Register template: tm_pre_lit_bm_mem_word::lit1_bm_mem_word3_3_4        */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 45 */

/* Wide Register type: tm_pre_pmt_mem_word                                 */
/* Wide Register template: tm_pre_pmt_mem_word                             */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word.mem_word                              */
static inline uint8_t getp_tm_pre_pmt_mem_word_mem_word (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_tm_pre_pmt_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word0_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word0_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt0_mem_word0_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt0_mem_word0_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt0_mem_word0_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word0_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word0_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word0_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word0_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word0_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word0_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word1_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word1_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt0_mem_word1_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt0_mem_word1_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt0_mem_word1_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word1_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word1_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word1_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word1_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word1_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word1_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word2_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word2_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt0_mem_word2_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt0_mem_word2_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt0_mem_word2_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word2_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word2_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word2_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word2_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word2_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word2_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word3_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word3_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt0_mem_word3_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt0_mem_word3_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt0_mem_word3_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word3_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word3_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word3_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word3_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt0_mem_word3_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt0_mem_word3_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word0_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word0_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt1_mem_word0_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt1_mem_word0_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt1_mem_word0_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word0_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word0_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word0_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word0_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word0_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word0_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word1_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word1_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt1_mem_word1_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt1_mem_word1_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt1_mem_word1_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word1_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word1_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word1_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word1_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word1_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word1_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word2_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word2_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt1_mem_word2_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt1_mem_word2_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt1_mem_word2_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word2_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word2_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word2_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word2_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word2_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word2_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word3_0_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word3_0_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */
/* Field member: tm_pre_pmt_mem_word::pmt1_mem_word3_0_4.mem_word          */
static inline uint32_t
   getp_tm_pre_pmt_mem_word_pmt1_mem_word3_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_tm_pre_pmt_mem_word_pmt1_mem_word3_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word3_1_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word3_1_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word3_2_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word3_2_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: tm_pre_pmt_mem_word::pmt1_mem_word3_3_4                  */
/* Register template: tm_pre_pmt_mem_word::pmt1_mem_word3_3_4              */
/* Source filename: design/rspec/tm_pre_mem_rspec.csr, line: 63 */

/* Register type: mau_addrmap::dummy_register                              */
/* Register template: mau_addrmap::dummy_register                          */
/* Source filename: design/rspec/pipe_top_level.csr, line: 15 */
/* Field member: mau_addrmap::dummy_register.dummy_register                */
static inline uint32_t
   getp_mau_addrmap_dummy_register_dummy_register (
      uint32_t* csr
   )
{
   return (*csr & 0xfffffffful);
}
static inline void
   setp_mau_addrmap_dummy_register_dummy_register (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfffffffful) | (*csr & (~0xfffffffful));
}

/* Wide Register type: prsr_ml_tcam_row                                    */
/* Wide Register template: prsr_ml_tcam_row                                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */
/* Field member: prsr_ml_tcam_row.ver_1                                    */
static inline uint8_t getp_prsr_ml_tcam_row_ver_1 (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 11) & 0x1ul));
}
static inline void
   setp_prsr_ml_tcam_row_ver_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 11) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffff7fful);
}
/* Field member: prsr_ml_tcam_row.ver_0                                    */
static inline uint8_t getp_prsr_ml_tcam_row_ver_0 (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 10) & 0x1ul));
}
static inline void
   setp_prsr_ml_tcam_row_ver_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 10) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffbfful);
}
/* Field member: prsr_ml_tcam_row.ctr_neg                                  */
static inline uint8_t getp_prsr_ml_tcam_row_ctr_neg (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 9) & 0x1ul));
}
static inline void
   setp_prsr_ml_tcam_row_ctr_neg (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 9) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffdfful);
}
/* Field member: prsr_ml_tcam_row.ctr_zero                                 */
static inline uint8_t getp_prsr_ml_tcam_row_ctr_zero (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 8) & 0x1ul));
}
static inline void
   setp_prsr_ml_tcam_row_ctr_zero (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 8) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffefful);
}
/* Field member: prsr_ml_tcam_row.curr_state                               */
static inline uint8_t getp_prsr_ml_tcam_row_curr_state (void* csr)
{
   return ((uint8_t) ((*(((uint32_t *) csr) + 0x1)) & 0xfful));
}
static inline void
   setp_prsr_ml_tcam_row_curr_state (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      (((uint32_t) value)) |
      (*(((uint32_t *) csr) + 0x1) & 0xffffff00ul);
}
/* Field member: prsr_ml_tcam_row.lookup_8                                 */
static inline uint8_t
   getp_prsr_ml_tcam_row_lookup_8 (
      void* csr, unsigned int index
   )
{
   uint8_t data;
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = (index * 8u) + 16u;
   msb = (index * 8) + 23u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            0xfful
         );
   }
   else {
      bit = 32u - (lsb % 32u);
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            (~(0xfffffffful << bit))
         );
      data |= (uint8_t)
         (
            (
               (*(((uint32_t *) csr) + msbCsr)) &
               (~(0xfffffffful << ((msb % 32u) + 1u)))
            ) << bit
         );
   }
   return data;
}
static inline void
   setp_prsr_ml_tcam_row_lookup_8 (
      void* csr, unsigned int index, uint8_t value
   )
{
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = (index * 8u) + 16u;
   msb = (index * 8) + 23u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      *(((uint32_t *) csr) + lsbCsr) =
         ((((uint32_t) value) & 0xfful) << (lsb % 32u)) |
         ((*(((uint32_t *) csr) + lsbCsr)) & (~(0xfful << (lsb % 32u))));
   }
   else {
      bit = 32u - (lsb % 32u);
      *(((uint32_t *) csr) + lsbCsr) =
         (
            (((uint32_t) (value & (~(0xffu << bit))))) <<
            (lsb % 32u)
         ) |
         (
            (*(((uint32_t *) csr) + lsbCsr)) &
            (~(0xfffffffful << (lsb % 32u)))
         );
      *(((uint32_t *) csr) + msbCsr) =
         (
            ((uint32_t) (value >> bit)) &
            (~(0xfffffffful << ((msb % 32u) + 1u)))
         ) |
         (
            (*(((uint32_t *) csr) + msbCsr)) &
            (0xfffffffful << ((msb % 32u) + 1u))
         );
   }
}
/* Field member: prsr_ml_tcam_row.lookup_16                                */
static inline uint16_t getp_prsr_ml_tcam_row_lookup_16 (void* csr)
{
   return ((uint16_t) ((*((uint32_t *) csr)) & 0xfffful));
}
static inline void
   setp_prsr_ml_tcam_row_lookup_16 (
      void* csr, uint16_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value)) |
      (*((uint32_t *) csr) & 0xffff0000ul);
}

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word0_0_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word0_0_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_0_4.lookup_8_1        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_8_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_8_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 24) | (*csr & (~(0xfful << 24)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_0_4.lookup_8_0        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_8_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_8_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 16) | (*csr & (~(0xfful << 16)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_0_4.lookup_16         */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_16 (
      uint32_t* csr
   )
{
   return (*csr & 0xfffful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_0_4_lookup_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfffful) | (*csr & (~0xfffful));
}

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word0_1_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word0_1_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_1_4.ver_1             */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ver_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ver_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_1_4.ver_0             */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ver_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ver_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_1_4.ctr_neg           */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ctr_neg (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ctr_neg (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 9) | (*csr & (~(0x1ul << 9)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_1_4.ctr_zero          */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ctr_zero (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_ctr_zero (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 8) | (*csr & (~(0x1ul << 8)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word0_1_4.curr_state        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_curr_state (
      uint32_t* csr
   )
{
   return (*csr & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word0_1_4_curr_state (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfful) | (*csr & (~0xfful));
}

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word0_2_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word0_2_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word0_3_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word0_3_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word1_0_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word1_0_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_0_4.lookup_8_1        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_8_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_8_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 24) | (*csr & (~(0xfful << 24)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_0_4.lookup_8_0        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_8_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_8_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 16) | (*csr & (~(0xfful << 16)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_0_4.lookup_16         */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_16 (
      uint32_t* csr
   )
{
   return (*csr & 0xfffful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_0_4_lookup_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfffful) | (*csr & (~0xfffful));
}

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word1_1_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word1_1_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_1_4.ver_1             */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ver_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ver_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_1_4.ver_0             */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ver_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ver_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_1_4.ctr_neg           */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ctr_neg (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ctr_neg (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 9) | (*csr & (~(0x1ul << 9)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_1_4.ctr_zero          */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ctr_zero (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x1ul);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_ctr_zero (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 8) | (*csr & (~(0x1ul << 8)));
}
/* Field member: prsr_ml_tcam_row::ml_tcam_row_word1_1_4.curr_state        */
static inline uint32_t
   getp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_curr_state (
      uint32_t* csr
   )
{
   return (*csr & 0xfful);
}
static inline void
   setp_prsr_ml_tcam_row_ml_tcam_row_word1_1_4_curr_state (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfful) | (*csr & (~0xfful));
}

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word1_2_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word1_2_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */

/* Register type: prsr_ml_tcam_row::ml_tcam_row_word1_3_4                  */
/* Register template: prsr_ml_tcam_row::ml_tcam_row_word1_3_4              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 95 */

/* Wide Register type: prsr_ml_ea_row                                      */
/* Wide Register template: prsr_ml_ea_row                                  */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 141 */
/* Field member: prsr_ml_ea_row.buf_req                                    */
static inline uint8_t getp_prsr_ml_ea_row_buf_req (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 22) & 0x3ful));
}
static inline void
   setp_prsr_ml_ea_row_buf_req (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x3ful)) << 22) |
      (*(((uint32_t *) csr) + 0x1) & 0xf03ffffful);
}
/* Field member: prsr_ml_ea_row.nxt_state                                  */
static inline uint8_t getp_prsr_ml_ea_row_nxt_state (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 14) & 0xfful));
}
static inline void
   setp_prsr_ml_ea_row_nxt_state (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value)) << 14) |
      (*(((uint32_t *) csr) + 0x1) & 0xffc03ffful);
}
/* Field member: prsr_ml_ea_row.nxt_state_mask                             */
static inline uint8_t getp_prsr_ml_ea_row_nxt_state_mask (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 6) & 0xfful));
}
static inline void
   setp_prsr_ml_ea_row_nxt_state_mask (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value)) << 6) |
      (*(((uint32_t *) csr) + 0x1) & 0xffffc03ful);
}
/* Field member: prsr_ml_ea_row.ld_lookup_8                                */
static inline uint8_t
   getp_prsr_ml_ea_row_ld_lookup_8 (
      void* csr, unsigned int index
   )
{
   return (
         (
            (*(((uint32_t *) csr) + (index + 36u) / 32u)) >>
            ((index + 36u) % 32u)
         ) & 0x1
      );
}
static inline void
   setp_prsr_ml_ea_row_ld_lookup_8 (
      void* csr, unsigned int index, uint8_t value
   )
{
   *(((uint32_t *) csr) + (index + 36u) / 32u) =
      ((value & 0x1u) << ((index + 36u) % 32u)) |
      (
         (*(((uint32_t *) csr) + (index + 36u) / 32u)) &
         (~(0x1u << ((index + 36u) % 32u)))
      );
}
/* Field member: prsr_ml_ea_row.ld_lookup_16                               */
static inline uint8_t getp_prsr_ml_ea_row_ld_lookup_16 (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 3) & 0x1ul));
}
static inline void
   setp_prsr_ml_ea_row_ld_lookup_16 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 3) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffff7ul);
}
/* Field member: prsr_ml_ea_row.lookup_offset_8                            */
static inline uint8_t
   getp_prsr_ml_ea_row_lookup_offset_8 (
      void* csr, unsigned int index
   )
{
   uint8_t data;
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = (index * 6u) + 23u;
   msb = (index * 6) + 28u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            0x3ful
         );
   }
   else {
      bit = 32u - (lsb % 32u);
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            (~(0xfffffffful << bit))
         );
      data |= (uint8_t)
         (
            (
               (*(((uint32_t *) csr) + msbCsr)) &
               (~(0xfffffffful << ((msb % 32u) + 1u)))
            ) << bit
         );
   }
   return data;
}
static inline void
   setp_prsr_ml_ea_row_lookup_offset_8 (
      void* csr, unsigned int index, uint8_t value
   )
{
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = (index * 6u) + 23u;
   msb = (index * 6) + 28u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      *(((uint32_t *) csr) + lsbCsr) =
         ((((uint32_t) value) & 0x3ful) << (lsb % 32u)) |
         ((*(((uint32_t *) csr) + lsbCsr)) & (~(0x3ful << (lsb % 32u))));
   }
   else {
      bit = 32u - (lsb % 32u);
      *(((uint32_t *) csr) + lsbCsr) =
         (
            (((uint32_t) (value & (~(0xffu << bit))))) <<
            (lsb % 32u)
         ) |
         (
            (*(((uint32_t *) csr) + lsbCsr)) &
            (~(0xfffffffful << (lsb % 32u)))
         );
      *(((uint32_t *) csr) + msbCsr) =
         (
            ((uint32_t) (value >> bit)) &
            (~(0xfffffffful << ((msb % 32u) + 1u)))
         ) |
         (
            (*(((uint32_t *) csr) + msbCsr)) &
            (0xfffffffful << ((msb % 32u) + 1u))
         );
   }
}
/* Field member: prsr_ml_ea_row.lookup_offset_16                           */
static inline uint8_t
   getp_prsr_ml_ea_row_lookup_offset_16 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 17) & 0x3ful));
}
static inline void
   setp_prsr_ml_ea_row_lookup_offset_16 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x3ful)) << 17) |
      (*((uint32_t *) csr) & 0xff81fffful);
}
/* Field member: prsr_ml_ea_row.shift_amt                                  */
static inline uint8_t getp_prsr_ml_ea_row_shift_amt (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 11) & 0x3ful));
}
static inline void
   setp_prsr_ml_ea_row_shift_amt (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x3ful)) << 11) |
      (*((uint32_t *) csr) & 0xfffe07fful);
}
/* Field member: prsr_ml_ea_row.done                                       */
static inline uint8_t getp_prsr_ml_ea_row_done (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 10) & 0x1ul));
}
static inline void
   setp_prsr_ml_ea_row_done (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 10) |
      (*((uint32_t *) csr) & 0xfffffbfful);
}
/* Field member: prsr_ml_ea_row.ctr_load                                   */
static inline uint8_t getp_prsr_ml_ea_row_ctr_load (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 9) & 0x1ul));
}
static inline void
   setp_prsr_ml_ea_row_ctr_load (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 9) |
      (*((uint32_t *) csr) & 0xfffffdfful);
}
/* Field member: prsr_ml_ea_row.ctr_ld_src                                 */
static inline uint8_t getp_prsr_ml_ea_row_ctr_ld_src (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 8) & 0x1ul));
}
static inline void
   setp_prsr_ml_ea_row_ctr_ld_src (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 8) |
      (*((uint32_t *) csr) & 0xfffffefful);
}
/* Field member: prsr_ml_ea_row.ctr_amt_idx                                */
static inline uint8_t getp_prsr_ml_ea_row_ctr_amt_idx (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0xfful));
}
static inline void
   setp_prsr_ml_ea_row_ctr_amt_idx (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value)) |
      (*((uint32_t *) csr) & 0xffffff00ul);
}

/* Register type: prsr_ml_ea_row::ml_ea_row_0_4                            */
/* Register template: prsr_ml_ea_row::ml_ea_row_0_4                        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 141 */
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.lookup_offset_8_1_2_0       */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_8_1_2_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x7ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_8_1_2_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x7ul) << 29) | (*csr & (~(0x7ul << 29)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.lookup_offset_8_0           */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_8_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x3ful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_8_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 23) | (*csr & (~(0x3ful << 23)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.lookup_offset_16            */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_16 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x3ful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_lookup_offset_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 17) | (*csr & (~(0x3ful << 17)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.shift_amt                   */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_shift_amt (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x3ful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_shift_amt (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 11) | (*csr & (~(0x3ful << 11)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.done                        */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_done (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_done (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.ctr_load                    */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_load (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_load (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 9) | (*csr & (~(0x1ul << 9)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.ctr_ld_src                  */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_ld_src (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_ld_src (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 8) | (*csr & (~(0x1ul << 8)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_0_4.ctr_amt_idx                 */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_amt_idx (
      uint32_t* csr
   )
{
   return (*csr & 0xfful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_0_4_ctr_amt_idx (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfful) | (*csr & (~0xfful));
}

/* Register type: prsr_ml_ea_row::ml_ea_row_1_4                            */
/* Register template: prsr_ml_ea_row::ml_ea_row_1_4                        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 141 */
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.buf_req                     */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_buf_req (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x3ful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_buf_req (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 22) | (*csr & (~(0x3ful << 22)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.nxt_state                   */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_nxt_state (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0xfful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_nxt_state (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 14) | (*csr & (~(0xfful << 14)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.nxt_state_mask              */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_nxt_state_mask (
      uint32_t* csr
   )
{
   return ((*csr >> 6) & 0xfful);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_nxt_state_mask (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 6) | (*csr & (~(0xfful << 6)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.ld_lookup_8_1               */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_8_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_8_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 5) | (*csr & (~(0x1ul << 5)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.ld_lookup_8_0               */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_8_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 4) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_8_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 4) | (*csr & (~(0x1ul << 4)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.ld_lookup_16                */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_16 (
      uint32_t* csr
   )
{
   return ((*csr >> 3) & 0x1ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_ld_lookup_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 3) | (*csr & (~(0x1ul << 3)));
}
/* Field member: prsr_ml_ea_row::ml_ea_row_1_4.lookup_offset_8_1_5_3       */
static inline uint32_t
   getp_prsr_ml_ea_row_ml_ea_row_1_4_lookup_offset_8_1_5_3 (
      uint32_t* csr
   )
{
   return (*csr & 0x7ul);
}
static inline void
   setp_prsr_ml_ea_row_ml_ea_row_1_4_lookup_offset_8_1_5_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x7ul) | (*csr & (~0x7ul));
}

/* Register type: prsr_ml_ea_row::ml_ea_row_2_4                            */
/* Register template: prsr_ml_ea_row::ml_ea_row_2_4                        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 141 */

/* Register type: prsr_ml_ea_row::ml_ea_row_3_4                            */
/* Register template: prsr_ml_ea_row::ml_ea_row_3_4                        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 141 */

/* Wide Register type: prsr_po_action_row                                  */
/* Wide Register template: prsr_po_action_row                              */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row.pri_upd_val_mask                       */
static inline uint8_t
   getp_prsr_po_action_row_pri_upd_val_mask (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 28) & 0x7ul));
}
static inline void
   setp_prsr_po_action_row_pri_upd_val_mask (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x7ul)) << 28) |
      (*(((uint32_t *) csr) + 0x7) & 0x8ffffffful);
}
/* Field member: prsr_po_action_row.pri_upd_en_shr                         */
static inline uint8_t
   getp_prsr_po_action_row_pri_upd_en_shr (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 24) & 0xful));
}
static inline void
   setp_prsr_po_action_row_pri_upd_en_shr (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0xful)) << 24) |
      (*(((uint32_t *) csr) + 0x7) & 0xf0fffffful);
}
/* Field member: prsr_po_action_row.pri_upd_src                            */
static inline uint8_t
   getp_prsr_po_action_row_pri_upd_src (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 19) & 0x1ful));
}
static inline void
   setp_prsr_po_action_row_pri_upd_src (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ful)) << 19) |
      (*(((uint32_t *) csr) + 0x7) & 0xff07fffful);
}
/* Field member: prsr_po_action_row.pri_upd_type                           */
static inline uint8_t
   getp_prsr_po_action_row_pri_upd_type (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 18) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_pri_upd_type (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 18) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffbfffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_type_3                      */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_type_3 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 17) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_type_3 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 17) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffdfffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_type_2                      */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_type_2 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 16) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_type_2 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 16) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffefffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_type_1                      */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_type_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 15) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_type_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 15) |
      (*(((uint32_t *) csr) + 0x7) & 0xffff7ffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_type_0                      */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_type_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 14) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_type_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 14) |
      (*(((uint32_t *) csr) + 0x7) & 0xffffbffful);
}
/* Field member: prsr_po_action_row.phv_16b_src_type_1                     */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_type_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 13) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_type_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 13) |
      (*(((uint32_t *) csr) + 0x7) & 0xffffdffful);
}
/* Field member: prsr_po_action_row.phv_16b_src_type_0                     */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_type_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 12) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_type_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 12) |
      (*(((uint32_t *) csr) + 0x7) & 0xffffeffful);
}
/* Field member: prsr_po_action_row.phv_32b_src_type_1                     */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_type_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 11) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_type_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 11) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffff7fful);
}
/* Field member: prsr_po_action_row.phv_32b_src_type_0                     */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_type_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 10) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_type_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0x1ul)) << 10) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffffbfful);
}
/* Field member: prsr_po_action_row.phv_8b_src_3                           */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_3 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x7)) >> 2) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_3 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value)) << 2) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffffc03ul);
}
/* Field member: prsr_po_action_row.phv_8b_src_2                           */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_2 (
      void* csr
   )
{
   return ((uint8_t) (
      (((*(((uint32_t *) csr) + 0x7)) & 0x3ul) << 6) |
      (((*(((uint32_t *) csr) + 0x6)) >> 26) & 0x3ful)
      ));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_2 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x7) =
      ((((uint32_t) value & 0xc0ul)) >> 6) |
      (*(((uint32_t *) csr) + 0x7) & 0xfffffffcul);
   *(((uint32_t *) csr) + 0x6) =
      ((((uint32_t) value & 0x3ful)) << 26) |
      (*(((uint32_t *) csr) + 0x6) & 0x3fffffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_1                           */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x6)) >> 18) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x6) =
      ((((uint32_t) value)) << 18) |
      (*(((uint32_t *) csr) + 0x6) & 0xfc03fffful);
}
/* Field member: prsr_po_action_row.phv_8b_src_0                           */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_src_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x6)) >> 10) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_src_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x6) =
      ((((uint32_t) value)) << 10) |
      (*(((uint32_t *) csr) + 0x6) & 0xfffc03fful);
}
/* Field member: prsr_po_action_row.phv_16b_src_3                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_3 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x6)) >> 4) & 0x3ful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_3 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x6) =
      ((((uint32_t) value & 0x3ful)) << 4) |
      (*(((uint32_t *) csr) + 0x6) & 0xfffffc0ful);
}
/* Field member: prsr_po_action_row.phv_16b_src_2                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_2 (
      void* csr
   )
{
   return ((uint8_t) (
      (((*(((uint32_t *) csr) + 0x6)) & 0xful) << 2) |
      (((*(((uint32_t *) csr) + 0x5)) >> 30) & 0x3ul)
      ));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_2 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x6) =
      ((((uint32_t) value & 0x3cul)) >> 2) |
      (*(((uint32_t *) csr) + 0x6) & 0xfffffff0ul);
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value & 0x3ul)) << 30) |
      (*(((uint32_t *) csr) + 0x5) & 0x3ffffffful);
}
/* Field member: prsr_po_action_row.phv_16b_src_1                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x5)) >> 22) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value)) << 22) |
      (*(((uint32_t *) csr) + 0x5) & 0xc03ffffful);
}
/* Field member: prsr_po_action_row.phv_16b_src_0                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_src_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x5)) >> 14) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_src_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value)) << 14) |
      (*(((uint32_t *) csr) + 0x5) & 0xffc03ffful);
}
/* Field member: prsr_po_action_row.phv_32b_src_3                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_3 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x5)) >> 8) & 0x3ful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_3 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value & 0x3ful)) << 8) |
      (*(((uint32_t *) csr) + 0x5) & 0xffffc0fful);
}
/* Field member: prsr_po_action_row.phv_32b_src_2                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_2 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x5)) >> 2) & 0x3ful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_2 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value & 0x3ful)) << 2) |
      (*(((uint32_t *) csr) + 0x5) & 0xffffff03ul);
}
/* Field member: prsr_po_action_row.phv_32b_src_1                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_1 (
      void* csr
   )
{
   return ((uint8_t) (
      (((*(((uint32_t *) csr) + 0x5)) & 0x3ul) << 6) |
      (((*(((uint32_t *) csr) + 0x4)) >> 26) & 0x3ful)
      ));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x5) =
      ((((uint32_t) value & 0xc0ul)) >> 6) |
      (*(((uint32_t *) csr) + 0x5) & 0xfffffffcul);
   *(((uint32_t *) csr) + 0x4) =
      ((((uint32_t) value & 0x3ful)) << 26) |
      (*(((uint32_t *) csr) + 0x4) & 0x3fffffful);
}
/* Field member: prsr_po_action_row.phv_32b_src_0                          */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_src_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x4)) >> 18) & 0xfful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_src_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x4) =
      ((((uint32_t) value)) << 18) |
      (*(((uint32_t *) csr) + 0x4) & 0xfc03fffful);
}
/* Field member: prsr_po_action_row.phv_8b_dst_3                           */
static inline uint16_t
   getp_prsr_po_action_row_phv_8b_dst_3 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x4)) >> 9) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_dst_3 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x4) =
      ((((uint32_t) value & 0x1fful)) << 9) |
      (*(((uint32_t *) csr) + 0x4) & 0xfffc01fful);
}
/* Field member: prsr_po_action_row.phv_8b_dst_2                           */
static inline uint16_t
   getp_prsr_po_action_row_phv_8b_dst_2 (
      void* csr
   )
{
   return ((uint16_t) ((*(((uint32_t *) csr) + 0x4)) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_dst_2 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x4) =
      (((uint32_t) value & 0x1fful)) |
      (*(((uint32_t *) csr) + 0x4) & 0xfffffe00ul);
}
/* Field member: prsr_po_action_row.phv_8b_dst_1                           */
static inline uint16_t
   getp_prsr_po_action_row_phv_8b_dst_1 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x3)) >> 23) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_dst_1 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x3) =
      ((((uint32_t) value & 0x1fful)) << 23) |
      (*(((uint32_t *) csr) + 0x3) & 0x7ffffful);
}
/* Field member: prsr_po_action_row.phv_8b_dst_0                           */
static inline uint16_t
   getp_prsr_po_action_row_phv_8b_dst_0 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x3)) >> 14) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_8b_dst_0 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x3) =
      ((((uint32_t) value & 0x1fful)) << 14) |
      (*(((uint32_t *) csr) + 0x3) & 0xff803ffful);
}
/* Field member: prsr_po_action_row.phv_16b_dst_3                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_16b_dst_3 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x3)) >> 5) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_dst_3 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x3) =
      ((((uint32_t) value & 0x1fful)) << 5) |
      (*(((uint32_t *) csr) + 0x3) & 0xffffc01ful);
}
/* Field member: prsr_po_action_row.phv_16b_dst_2                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_16b_dst_2 (
      void* csr
   )
{
   return ((uint16_t) (
      (((*(((uint32_t *) csr) + 0x3)) & 0x1ful) << 4) |
      (((*(((uint32_t *) csr) + 0x2)) >> 28) & 0xful)
      ));
}
static inline void
   setp_prsr_po_action_row_phv_16b_dst_2 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x3) =
      ((((uint32_t) value & 0x1f0ul)) >> 4) |
      (*(((uint32_t *) csr) + 0x3) & 0xffffffe0ul);
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0xful)) << 28) |
      (*(((uint32_t *) csr) + 0x2) & 0xffffffful);
}
/* Field member: prsr_po_action_row.phv_16b_dst_1                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_16b_dst_1 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x2)) >> 19) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_dst_1 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1fful)) << 19) |
      (*(((uint32_t *) csr) + 0x2) & 0xf007fffful);
}
/* Field member: prsr_po_action_row.phv_16b_dst_0                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_16b_dst_0 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x2)) >> 10) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_16b_dst_0 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1fful)) << 10) |
      (*(((uint32_t *) csr) + 0x2) & 0xfff803fful);
}
/* Field member: prsr_po_action_row.phv_32b_dst_3                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_32b_dst_3 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x2)) >> 1) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_dst_3 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1fful)) << 1) |
      (*(((uint32_t *) csr) + 0x2) & 0xfffffc01ul);
}
/* Field member: prsr_po_action_row.phv_32b_dst_2                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_32b_dst_2 (
      void* csr
   )
{
   return ((uint16_t) (
      (((*(((uint32_t *) csr) + 0x2)) & 0x1ul) << 8) |
      (((*(((uint32_t *) csr) + 0x1)) >> 24) & 0xfful)
      ));
}
static inline void
   setp_prsr_po_action_row_phv_32b_dst_2 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x100ul)) >> 8) |
      (*(((uint32_t *) csr) + 0x2) & 0xfffffffeul);
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0xfful)) << 24) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffful);
}
/* Field member: prsr_po_action_row.phv_32b_dst_1                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_32b_dst_1 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x1)) >> 15) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_dst_1 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1fful)) << 15) |
      (*(((uint32_t *) csr) + 0x1) & 0xff007ffful);
}
/* Field member: prsr_po_action_row.phv_32b_dst_0                          */
static inline uint16_t
   getp_prsr_po_action_row_phv_32b_dst_0 (
      void* csr
   )
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x1)) >> 6) & 0x1fful));
}
static inline void
   setp_prsr_po_action_row_phv_32b_dst_0 (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1fful)) << 6) |
      (*(((uint32_t *) csr) + 0x1) & 0xffff803ful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_rot_imm_3                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_rot_imm_3 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 5) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_rot_imm_3 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 5) |
      (*(((uint32_t *) csr) + 0x1) & 0xffffffdful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_rot_imm_2                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_rot_imm_2 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 4) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_rot_imm_2 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 4) |
      (*(((uint32_t *) csr) + 0x1) & 0xffffffeful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_rot_imm_1                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_rot_imm_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 3) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_rot_imm_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 3) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffff7ul);
}
/* Field member: prsr_po_action_row.phv_8b_offset_rot_imm_0                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_rot_imm_0 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 2) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_rot_imm_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 2) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffffbul);
}
/* Field member: prsr_po_action_row.phv_16b_offset_rot_imm_1               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_rot_imm_1 (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 1) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_rot_imm_1 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 1) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffffdul);
}
/* Field member: prsr_po_action_row.phv_16b_offset_rot_imm_0               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_rot_imm_0 (
      void* csr
   )
{
   return ((uint8_t) ((*(((uint32_t *) csr) + 0x1)) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_rot_imm_0 (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      (((uint32_t) value & 0x1ul)) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffffeul);
}
/* Field member: prsr_po_action_row.phv_32b_offset_rot_imm_1               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_rot_imm_1 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 31) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_rot_imm_1 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 31) |
      (*((uint32_t *) csr) & 0x7ffffffful);
}
/* Field member: prsr_po_action_row.phv_32b_offset_rot_imm_0               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_rot_imm_0 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 30) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_rot_imm_0 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 30) |
      (*((uint32_t *) csr) & 0xbffffffful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_add_dst_3                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_add_dst_3 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 29) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_add_dst_3 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 29) |
      (*((uint32_t *) csr) & 0xdffffffful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_add_dst_2                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_add_dst_2 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 28) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_add_dst_2 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 28) |
      (*((uint32_t *) csr) & 0xeffffffful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_add_dst_1                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_add_dst_1 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 27) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_add_dst_1 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 27) |
      (*((uint32_t *) csr) & 0xf7fffffful);
}
/* Field member: prsr_po_action_row.phv_8b_offset_add_dst_0                */
static inline uint8_t
   getp_prsr_po_action_row_phv_8b_offset_add_dst_0 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 26) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_8b_offset_add_dst_0 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 26) |
      (*((uint32_t *) csr) & 0xfbfffffful);
}
/* Field member: prsr_po_action_row.phv_16b_offset_add_dst_3               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_add_dst_3 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 25) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_add_dst_3 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 25) |
      (*((uint32_t *) csr) & 0xfdfffffful);
}
/* Field member: prsr_po_action_row.phv_16b_offset_add_dst_2               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_add_dst_2 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 24) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_add_dst_2 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 24) |
      (*((uint32_t *) csr) & 0xfefffffful);
}
/* Field member: prsr_po_action_row.phv_16b_offset_add_dst_1               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_add_dst_1 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 23) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_add_dst_1 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 23) |
      (*((uint32_t *) csr) & 0xff7ffffful);
}
/* Field member: prsr_po_action_row.phv_16b_offset_add_dst_0               */
static inline uint8_t
   getp_prsr_po_action_row_phv_16b_offset_add_dst_0 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 22) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_16b_offset_add_dst_0 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 22) |
      (*((uint32_t *) csr) & 0xffbffffful);
}
/* Field member: prsr_po_action_row.phv_32b_offset_add_dst_3               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_add_dst_3 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 21) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_add_dst_3 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 21) |
      (*((uint32_t *) csr) & 0xffdffffful);
}
/* Field member: prsr_po_action_row.phv_32b_offset_add_dst_2               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_add_dst_2 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 20) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_add_dst_2 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 20) |
      (*((uint32_t *) csr) & 0xffeffffful);
}
/* Field member: prsr_po_action_row.phv_32b_offset_add_dst_1               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_add_dst_1 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 19) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_add_dst_1 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 19) |
      (*((uint32_t *) csr) & 0xfff7fffful);
}
/* Field member: prsr_po_action_row.phv_32b_offset_add_dst_0               */
static inline uint8_t
   getp_prsr_po_action_row_phv_32b_offset_add_dst_0 (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 18) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_phv_32b_offset_add_dst_0 (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 18) |
      (*((uint32_t *) csr) & 0xfffbfffful);
}
/* Field member: prsr_po_action_row.dst_offset_rst                         */
static inline uint8_t
   getp_prsr_po_action_row_dst_offset_rst (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 17) & 0x1ul));
}
static inline void
   setp_prsr_po_action_row_dst_offset_rst (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ul)) << 17) |
      (*((uint32_t *) csr) & 0xfffdfffful);
}
/* Field member: prsr_po_action_row.dst_offset_inc                         */
static inline uint8_t
   getp_prsr_po_action_row_dst_offset_inc (
      void* csr
   )
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 12) & 0x1ful));
}
static inline void
   setp_prsr_po_action_row_dst_offset_inc (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x1ful)) << 12) |
      (*((uint32_t *) csr) & 0xfffe0ffful);
}
/* Field member: prsr_po_action_row.csum_en                                */
static inline uint8_t
   getp_prsr_po_action_row_csum_en (
      void* csr, unsigned int index
   )
{
   return (
         (
            (*(((uint32_t *) csr) + (index + 10u) / 32u)) >>
            ((index + 10u) % 32u)
         ) & 0x1
      );
}
static inline void
   setp_prsr_po_action_row_csum_en (
      void* csr, unsigned int index, uint8_t value
   )
{
   *(((uint32_t *) csr) + (index + 10u) / 32u) =
      ((value & 0x1u) << ((index + 10u) % 32u)) |
      (
         (*(((uint32_t *) csr) + (index + 10u) / 32u)) &
         (~(0x1u << ((index + 10u) % 32u)))
      );
}
/* Field member: prsr_po_action_row.csum_addr                              */
static inline uint8_t
   getp_prsr_po_action_row_csum_addr (
      void* csr, unsigned int index
   )
{
   uint8_t data;
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = index * 5u;
   msb = (index * 5) + 4u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            0x1ful
         );
   }
   else {
      bit = 32u - (lsb % 32u);
      data = (uint8_t)
         (
            ((*(((uint32_t *) csr) + lsbCsr)) >> (lsb % 32u)) &
            (~(0xfffffffful << bit))
         );
      data |= (uint8_t)
         (
            (
               (*(((uint32_t *) csr) + msbCsr)) &
               (~(0xfffffffful << ((msb % 32u) + 1u)))
            ) << bit
         );
   }
   return data;
}
static inline void
   setp_prsr_po_action_row_csum_addr (
      void* csr, unsigned int index, uint8_t value
   )
{
   unsigned int lsb;
   unsigned int msb;
   unsigned int lsbCsr;
   unsigned int msbCsr;
   unsigned int bit;

   lsb = index * 5u;
   msb = (index * 5) + 4u;
   lsbCsr = lsb / 32u;
   msbCsr = msb / 32u;
   if (lsbCsr == msbCsr) {
      *(((uint32_t *) csr) + lsbCsr) =
         ((((uint32_t) value) & 0x1ful) << (lsb % 32u)) |
         ((*(((uint32_t *) csr) + lsbCsr)) & (~(0x1ful << (lsb % 32u))));
   }
   else {
      bit = 32u - (lsb % 32u);
      *(((uint32_t *) csr) + lsbCsr) =
         (
            (((uint32_t) (value & (~(0xffu << bit))))) <<
            (lsb % 32u)
         ) |
         (
            (*(((uint32_t *) csr) + lsbCsr)) &
            (~(0xfffffffful << (lsb % 32u)))
         );
      *(((uint32_t *) csr) + msbCsr) =
         (
            ((uint32_t) (value >> bit)) &
            (~(0xfffffffful << ((msb % 32u) + 1u)))
         ) |
         (
            (*(((uint32_t *) csr) + msbCsr)) &
            (0xfffffffful << ((msb % 32u) + 1u))
         );
   }
}

/* Register type: prsr_po_action_row::po_action_row_0_8                    */
/* Register template: prsr_po_action_row::po_action_row_0_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_rot_imm_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_rot_imm_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 31) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_rot_imm_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 31) | (*csr & (~(0x1ul << 31)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_rot_imm_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_rot_imm_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_rot_imm_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 30) | (*csr & (~(0x1ul << 30)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_8b_offset_add_dst_3 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 29) | (*csr & (~(0x1ul << 29)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_8b_offset_add_dst_2 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 28) | (*csr & (~(0x1ul << 28)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_8b_offset_add_dst_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 27) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 27) | (*csr & (~(0x1ul << 27)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_8b_offset_add_dst_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_8b_offset_add_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 26) | (*csr & (~(0x1ul << 26)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_16b_offset_add_dst_3 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 25) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 25) | (*csr & (~(0x1ul << 25)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_16b_offset_add_dst_2 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 24) | (*csr & (~(0x1ul << 24)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_16b_offset_add_dst_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 23) | (*csr & (~(0x1ul << 23)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_16b_offset_add_dst_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_16b_offset_add_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 22) | (*csr & (~(0x1ul << 22)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_add_dst_3 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 21) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 21) | (*csr & (~(0x1ul << 21)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_add_dst_2 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 20) | (*csr & (~(0x1ul << 20)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_add_dst_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.phv_32b_offset_add_dst_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_phv_32b_offset_add_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.dst_offset_rst      */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_dst_offset_rst (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_dst_offset_rst (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.dst_offset_inc      */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_dst_offset_inc (
      uint32_t* csr
   )
{
   return ((*csr >> 12) & 0x1ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_dst_offset_inc (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 12) | (*csr & (~(0x1ful << 12)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.csum_en_1           */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_csum_en_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_csum_en_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.csum_en_0           */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_csum_en_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_csum_en_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.csum_addr_1         */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_csum_addr_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_csum_addr_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 5) | (*csr & (~(0x1ful << 5)));
}
/* Field member: prsr_po_action_row::po_action_row_0_8.csum_addr_0         */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_0_8_csum_addr_0 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_0_8_csum_addr_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ful) | (*csr & (~0x1ful));
}

/* Register type: prsr_po_action_row::po_action_row_1_8                    */
/* Register template: prsr_po_action_row::po_action_row_1_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_32b_dst_2_7_0   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_2_7_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_2_7_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 24) | (*csr & (~(0xfful << 24)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_32b_dst_1       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 15) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 15) | (*csr & (~(0x1fful << 15)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_32b_dst_0       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 6) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_32b_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 6) | (*csr & (~(0x1fful << 6)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_8b_offset_rot_imm_3 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 5) | (*csr & (~(0x1ul << 5)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_8b_offset_rot_imm_2 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 4) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 4) | (*csr & (~(0x1ul << 4)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_8b_offset_rot_imm_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 3) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 3) | (*csr & (~(0x1ul << 3)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_8b_offset_rot_imm_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_8b_offset_rot_imm_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 2) | (*csr & (~(0x1ul << 2)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_16b_offset_rot_imm_1 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_16b_offset_rot_imm_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_16b_offset_rot_imm_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 1) | (*csr & (~(0x1ul << 1)));
}
/* Field member: prsr_po_action_row::po_action_row_1_8.phv_16b_offset_rot_imm_0 */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_1_8_phv_16b_offset_rot_imm_0 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_1_8_phv_16b_offset_rot_imm_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_action_row::po_action_row_2_8                    */
/* Register template: prsr_po_action_row::po_action_row_2_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_2_8.phv_16b_dst_2_3_0   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_2_3_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0xful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_2_3_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xful) << 28) | (*csr & (~(0xful << 28)));
}
/* Field member: prsr_po_action_row::po_action_row_2_8.phv_16b_dst_1       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 19) | (*csr & (~(0x1fful << 19)));
}
/* Field member: prsr_po_action_row::po_action_row_2_8.phv_16b_dst_0       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_2_8_phv_16b_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 10) | (*csr & (~(0x1fful << 10)));
}
/* Field member: prsr_po_action_row::po_action_row_2_8.phv_32b_dst_3       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_2_8_phv_32b_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_2_8_phv_32b_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 1) | (*csr & (~(0x1fful << 1)));
}
/* Field member: prsr_po_action_row::po_action_row_2_8.phv_32b_dst_2_8_8   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_2_8_phv_32b_dst_2_8_8 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_2_8_phv_32b_dst_2_8_8 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_action_row::po_action_row_3_8                    */
/* Register template: prsr_po_action_row::po_action_row_3_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_3_8.phv_8b_dst_1        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_3_8_phv_8b_dst_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_3_8_phv_8b_dst_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 23) | (*csr & (~(0x1fful << 23)));
}
/* Field member: prsr_po_action_row::po_action_row_3_8.phv_8b_dst_0        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_3_8_phv_8b_dst_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_3_8_phv_8b_dst_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 14) | (*csr & (~(0x1fful << 14)));
}
/* Field member: prsr_po_action_row::po_action_row_3_8.phv_16b_dst_3       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_3_8_phv_16b_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_3_8_phv_16b_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 5) | (*csr & (~(0x1fful << 5)));
}
/* Field member: prsr_po_action_row::po_action_row_3_8.phv_16b_dst_2_8_4   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_3_8_phv_16b_dst_2_8_4 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_3_8_phv_16b_dst_2_8_4 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ful) | (*csr & (~0x1ful));
}

/* Register type: prsr_po_action_row::po_action_row_4_8                    */
/* Register template: prsr_po_action_row::po_action_row_4_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_4_8.phv_32b_src_1_5_0   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_4_8_phv_32b_src_1_5_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x3ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_4_8_phv_32b_src_1_5_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 26) | (*csr & (~(0x3ful << 26)));
}
/* Field member: prsr_po_action_row::po_action_row_4_8.phv_32b_src_0       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_4_8_phv_32b_src_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_4_8_phv_32b_src_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 18) | (*csr & (~(0xfful << 18)));
}
/* Field member: prsr_po_action_row::po_action_row_4_8.phv_8b_dst_3        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_4_8_phv_8b_dst_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_4_8_phv_8b_dst_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 9) | (*csr & (~(0x1fful << 9)));
}
/* Field member: prsr_po_action_row::po_action_row_4_8.phv_8b_dst_2        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_4_8_phv_8b_dst_2 (
      uint32_t* csr
   )
{
   return (*csr & 0x1fful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_4_8_phv_8b_dst_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1fful) | (*csr & (~0x1fful));
}

/* Register type: prsr_po_action_row::po_action_row_5_8                    */
/* Register template: prsr_po_action_row::po_action_row_5_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_16b_src_2_1_0   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_2_1_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x3ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_2_1_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ul) << 30) | (*csr & (~(0x3ul << 30)));
}
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_16b_src_1       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 22) | (*csr & (~(0xfful << 22)));
}
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_16b_src_0       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_16b_src_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 14) | (*csr & (~(0xfful << 14)));
}
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_32b_src_3       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x3ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 8) | (*csr & (~(0x3ful << 8)));
}
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_32b_src_2       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x3ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 2) | (*csr & (~(0x3ful << 2)));
}
/* Field member: prsr_po_action_row::po_action_row_5_8.phv_32b_src_1_7_6   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_1_7_6 (
      uint32_t* csr
   )
{
   return (*csr & 0x3ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_5_8_phv_32b_src_1_7_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x3ul) | (*csr & (~0x3ul));
}

/* Register type: prsr_po_action_row::po_action_row_6_8                    */
/* Register template: prsr_po_action_row::po_action_row_6_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_6_8.phv_8b_src_2_5_0    */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_2_5_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x3ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_2_5_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 26) | (*csr & (~(0x3ful << 26)));
}
/* Field member: prsr_po_action_row::po_action_row_6_8.phv_8b_src_1        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 18) | (*csr & (~(0xfful << 18)));
}
/* Field member: prsr_po_action_row::po_action_row_6_8.phv_8b_src_0        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_6_8_phv_8b_src_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 10) | (*csr & (~(0xfful << 10)));
}
/* Field member: prsr_po_action_row::po_action_row_6_8.phv_16b_src_3       */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_6_8_phv_16b_src_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 4) & 0x3ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_6_8_phv_16b_src_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ful) << 4) | (*csr & (~(0x3ful << 4)));
}
/* Field member: prsr_po_action_row::po_action_row_6_8.phv_16b_src_2_5_2   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_6_8_phv_16b_src_2_5_2 (
      uint32_t* csr
   )
{
   return (*csr & 0xful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_6_8_phv_16b_src_2_5_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xful) | (*csr & (~0xful));
}

/* Register type: prsr_po_action_row::po_action_row_7_8                    */
/* Register template: prsr_po_action_row::po_action_row_7_8                */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 280 */
/* Field member: prsr_po_action_row::po_action_row_7_8.pri_upd_val_mask    */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_pri_upd_val_mask (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x7ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_pri_upd_val_mask (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x7ul) << 28) | (*csr & (~(0x7ul << 28)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.pri_upd_en_shr      */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_pri_upd_en_shr (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0xful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_pri_upd_en_shr (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xful) << 24) | (*csr & (~(0xful << 24)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.pri_upd_src         */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_pri_upd_src (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_pri_upd_src (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 19) | (*csr & (~(0x1ful << 19)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.pri_upd_type        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_pri_upd_type (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_pri_upd_type (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_type_3   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_type_2   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_type_1   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 15) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 15) | (*csr & (~(0x1ul << 15)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_type_0   */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_type_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 14) | (*csr & (~(0x1ul << 14)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_16b_src_type_1  */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_16b_src_type_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 13) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_16b_src_type_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 13) | (*csr & (~(0x1ul << 13)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_16b_src_type_0  */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_16b_src_type_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 12) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_16b_src_type_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 12) | (*csr & (~(0x1ul << 12)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_32b_src_type_1  */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_32b_src_type_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_32b_src_type_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_32b_src_type_0  */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_32b_src_type_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_32b_src_type_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_3        */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0xfful);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 2) | (*csr & (~(0xfful << 2)));
}
/* Field member: prsr_po_action_row::po_action_row_7_8.phv_8b_src_2_7_6    */
static inline uint32_t
   getp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_2_7_6 (
      uint32_t* csr
   )
{
   return (*csr & 0x3ul);
}
static inline void
   setp_prsr_po_action_row_po_action_row_7_8_phv_8b_src_2_7_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x3ul) | (*csr & (~0x3ul));
}

/* Wide Register type: prsr_ml_ctr_init_ram_m                              */
/* Wide Register template: prsr_ml_ctr_init_ram_m                          */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 416 */
/* Field member: prsr_ml_ctr_init_ram_m.src                                */
static inline uint8_t getp_prsr_ml_ctr_init_ram_m_src (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 22) & 0x3ul));
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_src (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x3ul)) << 22) |
      (*((uint32_t *) csr) & 0xff3ffffful);
}
/* Field member: prsr_ml_ctr_init_ram_m.max                                */
static inline uint8_t getp_prsr_ml_ctr_init_ram_m_max (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 14) & 0xfful));
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_max (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value)) << 14) |
      (*((uint32_t *) csr) & 0xffc03ffful);
}
/* Field member: prsr_ml_ctr_init_ram_m.rotate                             */
static inline uint8_t getp_prsr_ml_ctr_init_ram_m_rotate (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 11) & 0x7ul));
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_rotate (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x7ul)) << 11) |
      (*((uint32_t *) csr) & 0xffffc7fful);
}
/* Field member: prsr_ml_ctr_init_ram_m.mask                               */
static inline uint8_t getp_prsr_ml_ctr_init_ram_m_mask (void* csr)
{
   return ((uint8_t) (((*((uint32_t *) csr)) >> 8) & 0x7ul));
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_mask (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      ((((uint32_t) value & 0x7ul)) << 8) |
      (*((uint32_t *) csr) & 0xfffff8fful);
}
/* Field member: prsr_ml_ctr_init_ram_m.add                                */
static inline uint8_t getp_prsr_ml_ctr_init_ram_m_add (void* csr)
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0xfful));
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_add (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value)) |
      (*((uint32_t *) csr) & 0xffffff00ul);
}

/* Register type: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4              */
/* Register template: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4          */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 416 */
/* Field member: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4.src           */
static inline uint32_t
   getp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_src (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x3ul);
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_src (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x3ul) << 22) | (*csr & (~(0x3ul << 22)));
}
/* Field member: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4.max           */
static inline uint32_t
   getp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_max (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0xfful);
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_max (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0xfful) << 14) | (*csr & (~(0xfful << 14)));
}
/* Field member: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4.rotate        */
static inline uint32_t
   getp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_rotate (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x7ul);
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_rotate (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x7ul) << 11) | (*csr & (~(0x7ul << 11)));
}
/* Field member: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4.mask          */
static inline uint32_t
   getp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_mask (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x7ul);
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_mask (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x7ul) << 8) | (*csr & (~(0x7ul << 8)));
}
/* Field member: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_0_4.add           */
static inline uint32_t
   getp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_add (
      uint32_t* csr
   )
{
   return (*csr & 0xfful);
}
static inline void
   setp_prsr_ml_ctr_init_ram_m_ml_ctr_init_ram_0_4_add (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfful) | (*csr & (~0xfful));
}

/* Register type: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_1_4              */
/* Register template: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_1_4          */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 416 */

/* Register type: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_2_4              */
/* Register template: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_2_4          */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 416 */

/* Register type: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_3_4              */
/* Register template: prsr_ml_ctr_init_ram_m::ml_ctr_init_ram_3_4          */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 416 */

/* Wide Register type: prsr_po_csum_ctrl_row                               */
/* Wide Register template: prsr_po_csum_ctrl_row                           */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row.zeros_as_ones_pos                   */
static inline uint8_t
   getp_prsr_po_csum_ctrl_row_zeros_as_ones_pos (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 20) & 0x1ful));
}
static inline void
   setp_prsr_po_csum_ctrl_row_zeros_as_ones_pos (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ful)) << 20) |
      (*(((uint32_t *) csr) + 0x2) & 0xfe0ffffful);
}
/* Field member: prsr_po_csum_ctrl_row.zeros_as_ones                       */
static inline uint8_t
   getp_prsr_po_csum_ctrl_row_zeros_as_ones (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 19) & 0x1ul));
}
static inline void
   setp_prsr_po_csum_ctrl_row_zeros_as_ones (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ul)) << 19) |
      (*(((uint32_t *) csr) + 0x2) & 0xfff7fffful);
}
/* Field member: prsr_po_csum_ctrl_row.start                               */
static inline uint8_t getp_prsr_po_csum_ctrl_row_start (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 18) & 0x1ul));
}
static inline void
   setp_prsr_po_csum_ctrl_row_start (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ul)) << 18) |
      (*(((uint32_t *) csr) + 0x2) & 0xfffbfffful);
}
/* Field member: prsr_po_csum_ctrl_row.type                                */
static inline uint8_t getp_prsr_po_csum_ctrl_row_type (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 17) & 0x1ul));
}
static inline void
   setp_prsr_po_csum_ctrl_row_type (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ul)) << 17) |
      (*(((uint32_t *) csr) + 0x2) & 0xfffdfffful);
}
/* Field member: prsr_po_csum_ctrl_row.hdr_end                             */
static inline uint8_t getp_prsr_po_csum_ctrl_row_hdr_end (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 16) & 0x1ul));
}
static inline void
   setp_prsr_po_csum_ctrl_row_hdr_end (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ul)) << 16) |
      (*(((uint32_t *) csr) + 0x2) & 0xfffefffful);
}
/* Field member: prsr_po_csum_ctrl_row.dst                                 */
static inline uint16_t getp_prsr_po_csum_ctrl_row_dst (void* csr)
{
   return ((uint16_t) (((*(((uint32_t *) csr) + 0x2)) >> 7) & 0x1fful));
}
static inline void
   setp_prsr_po_csum_ctrl_row_dst (
      void* csr, uint16_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1fful)) << 7) |
      (*(((uint32_t *) csr) + 0x2) & 0xffff007ful);
}
/* Field member: prsr_po_csum_ctrl_row.dst_bit_hdr_end_pos                 */
static inline uint8_t
   getp_prsr_po_csum_ctrl_row_dst_bit_hdr_end_pos (
      void* csr
   )
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x2)) >> 2) & 0x1ful));
}
static inline void
   setp_prsr_po_csum_ctrl_row_dst_bit_hdr_end_pos (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x2) =
      ((((uint32_t) value & 0x1ful)) << 2) |
      (*(((uint32_t *) csr) + 0x2) & 0xffffff83ul);
}
/* Field member: prsr_po_csum_ctrl_row.mask                                */
static inline uint8_t
   getp_prsr_po_csum_ctrl_row_mask (
      void* csr, unsigned int index
   )
{
   return (
         (
            (*(((uint32_t *) csr) + (index + 34u) / 32u)) >>
            ((index + 34u) % 32u)
         ) & 0x1
      );
}
static inline void
   setp_prsr_po_csum_ctrl_row_mask (
      void* csr, unsigned int index, uint8_t value
   )
{
   *(((uint32_t *) csr) + (index + 34u) / 32u) =
      ((value & 0x1u) << ((index + 34u) % 32u)) |
      (
         (*(((uint32_t *) csr) + (index + 34u) / 32u)) &
         (~(0x1u << ((index + 34u) % 32u)))
      );
}
/* Field member: prsr_po_csum_ctrl_row.shr                                 */
static inline uint8_t getp_prsr_po_csum_ctrl_row_shr (void* csr)
{
   return ((uint8_t) (((*(((uint32_t *) csr) + 0x1)) >> 1) & 0x1ul));
}
static inline void
   setp_prsr_po_csum_ctrl_row_shr (
      void* csr, uint8_t value
   )
{
   *(((uint32_t *) csr) + 0x1) =
      ((((uint32_t) value & 0x1ul)) << 1) |
      (*(((uint32_t *) csr) + 0x1) & 0xfffffffdul);
}
/* Field member: prsr_po_csum_ctrl_row.swap                                */
static inline uint8_t
   getp_prsr_po_csum_ctrl_row_swap (
      void* csr, unsigned int index
   )
{
   return (
         (
            (*(((uint32_t *) csr) + (index + 16u) / 32u)) >>
            ((index + 16u) % 32u)
         ) & 0x1
      );
}
static inline void
   setp_prsr_po_csum_ctrl_row_swap (
      void* csr, unsigned int index, uint8_t value
   )
{
   *(((uint32_t *) csr) + (index + 16u) / 32u) =
      ((value & 0x1u) << ((index + 16u) % 32u)) |
      (
         (*(((uint32_t *) csr) + (index + 16u) / 32u)) &
         (~(0x1u << ((index + 16u) % 32u)))
      );
}
/* Field member: prsr_po_csum_ctrl_row.add                                 */
static inline uint16_t getp_prsr_po_csum_ctrl_row_add (void* csr)
{
   return ((uint16_t) ((*((uint32_t *) csr)) & 0xfffful));
}
static inline void
   setp_prsr_po_csum_ctrl_row_add (
      void* csr, uint16_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value)) |
      (*((uint32_t *) csr) & 0xffff0000ul);
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_15     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_15 (
      uint32_t* csr
   )
{
   return ((*csr >> 31) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_15 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 31) | (*csr & (~(0x1ul << 31)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_14     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_14 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_14 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 30) | (*csr & (~(0x1ul << 30)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_13     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_13 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_13 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 29) | (*csr & (~(0x1ul << 29)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_12     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_12 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_12 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 28) | (*csr & (~(0x1ul << 28)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_11     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_11 (
      uint32_t* csr
   )
{
   return ((*csr >> 27) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_11 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 27) | (*csr & (~(0x1ul << 27)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_10     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_10 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_10 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 26) | (*csr & (~(0x1ul << 26)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_9      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_9 (
      uint32_t* csr
   )
{
   return ((*csr >> 25) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_9 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 25) | (*csr & (~(0x1ul << 25)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_8      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_8 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_8 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 24) | (*csr & (~(0x1ul << 24)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_7      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_7 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_7 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 23) | (*csr & (~(0x1ul << 23)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_6      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_6 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 22) | (*csr & (~(0x1ul << 22)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_5      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_5 (
      uint32_t* csr
   )
{
   return ((*csr >> 21) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_5 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 21) | (*csr & (~(0x1ul << 21)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_4      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_4 (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_4 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 20) | (*csr & (~(0x1ul << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_3      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_2      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_1      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.swap_0      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_swap_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_0_4.add         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_add (
      uint32_t* csr
   )
{
   return (*csr & 0xfffful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_0_4_add (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfffful) | (*csr & (~0xfffful));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_29     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_29 (
      uint32_t* csr
   )
{
   return ((*csr >> 31) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_29 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 31) | (*csr & (~(0x1ul << 31)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_28     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_28 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_28 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 30) | (*csr & (~(0x1ul << 30)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_27     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_27 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_27 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 29) | (*csr & (~(0x1ul << 29)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_26     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_26 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_26 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 28) | (*csr & (~(0x1ul << 28)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_25     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_25 (
      uint32_t* csr
   )
{
   return ((*csr >> 27) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_25 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 27) | (*csr & (~(0x1ul << 27)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_24     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_24 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_24 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 26) | (*csr & (~(0x1ul << 26)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_23     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_23 (
      uint32_t* csr
   )
{
   return ((*csr >> 25) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_23 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 25) | (*csr & (~(0x1ul << 25)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_22     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_22 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_22 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 24) | (*csr & (~(0x1ul << 24)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_21     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_21 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_21 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 23) | (*csr & (~(0x1ul << 23)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_20     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_20 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_20 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 22) | (*csr & (~(0x1ul << 22)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_19     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_19 (
      uint32_t* csr
   )
{
   return ((*csr >> 21) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_19 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 21) | (*csr & (~(0x1ul << 21)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_18     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_18 (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_18 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 20) | (*csr & (~(0x1ul << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_17     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_17 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_17 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_16     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_16 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_15     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_15 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_15 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_14     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_14 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_14 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_13     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_13 (
      uint32_t* csr
   )
{
   return ((*csr >> 15) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_13 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 15) | (*csr & (~(0x1ul << 15)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_12     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_12 (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_12 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 14) | (*csr & (~(0x1ul << 14)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_11     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_11 (
      uint32_t* csr
   )
{
   return ((*csr >> 13) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_11 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 13) | (*csr & (~(0x1ul << 13)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_10     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_10 (
      uint32_t* csr
   )
{
   return ((*csr >> 12) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_10 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 12) | (*csr & (~(0x1ul << 12)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_9      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_9 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_9 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_8      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_8 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_8 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_7      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_7 (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_7 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 9) | (*csr & (~(0x1ul << 9)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_6      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_6 (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 8) | (*csr & (~(0x1ul << 8)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_5      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_5 (
      uint32_t* csr
   )
{
   return ((*csr >> 7) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_5 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 7) | (*csr & (~(0x1ul << 7)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_4      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_4 (
      uint32_t* csr
   )
{
   return ((*csr >> 6) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_4 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 6) | (*csr & (~(0x1ul << 6)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_3      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 5) | (*csr & (~(0x1ul << 5)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_2      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 4) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 4) | (*csr & (~(0x1ul << 4)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_1      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 3) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 3) | (*csr & (~(0x1ul << 3)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.mask_0      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_mask_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 2) | (*csr & (~(0x1ul << 2)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.shr         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_shr (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_shr (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 1) | (*csr & (~(0x1ul << 1)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_1_4.swap_16     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_swap_16 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_1_4_swap_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.zeros_as_ones_pos */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_zeros_as_ones_pos (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_zeros_as_ones_pos (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 20) | (*csr & (~(0x1ful << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.zeros_as_ones */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_zeros_as_ones (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_zeros_as_ones (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.start       */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_start (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_start (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.type        */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_type (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_type (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.hdr_end     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_hdr_end (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_hdr_end (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.dst         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_dst (
      uint32_t* csr
   )
{
   return ((*csr >> 7) & 0x1fful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_dst (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 7) | (*csr & (~(0x1fful << 7)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.dst_bit_hdr_end_pos */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_dst_bit_hdr_end_pos (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x1ful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_dst_bit_hdr_end_pos (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 2) | (*csr & (~(0x1ful << 2)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.mask_31     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_mask_31 (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_mask_31 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 1) | (*csr & (~(0x1ul << 1)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_2_4.mask_30     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_mask_30 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_0_row_2_4_mask_30 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_3_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_0_row_3_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_15     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_15 (
      uint32_t* csr
   )
{
   return ((*csr >> 31) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_15 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 31) | (*csr & (~(0x1ul << 31)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_14     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_14 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_14 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 30) | (*csr & (~(0x1ul << 30)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_13     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_13 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_13 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 29) | (*csr & (~(0x1ul << 29)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_12     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_12 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_12 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 28) | (*csr & (~(0x1ul << 28)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_11     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_11 (
      uint32_t* csr
   )
{
   return ((*csr >> 27) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_11 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 27) | (*csr & (~(0x1ul << 27)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_10     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_10 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_10 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 26) | (*csr & (~(0x1ul << 26)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_9      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_9 (
      uint32_t* csr
   )
{
   return ((*csr >> 25) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_9 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 25) | (*csr & (~(0x1ul << 25)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_8      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_8 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_8 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 24) | (*csr & (~(0x1ul << 24)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_7      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_7 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_7 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 23) | (*csr & (~(0x1ul << 23)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_6      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_6 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 22) | (*csr & (~(0x1ul << 22)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_5      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_5 (
      uint32_t* csr
   )
{
   return ((*csr >> 21) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_5 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 21) | (*csr & (~(0x1ul << 21)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_4      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_4 (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_4 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 20) | (*csr & (~(0x1ul << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_3      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_2      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_1      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.swap_0      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_swap_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_0_4.add         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_add (
      uint32_t* csr
   )
{
   return (*csr & 0xfffful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_0_4_add (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0xfffful) | (*csr & (~0xfffful));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_29     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_29 (
      uint32_t* csr
   )
{
   return ((*csr >> 31) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_29 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 31) | (*csr & (~(0x1ul << 31)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_28     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_28 (
      uint32_t* csr
   )
{
   return ((*csr >> 30) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_28 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 30) | (*csr & (~(0x1ul << 30)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_27     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_27 (
      uint32_t* csr
   )
{
   return ((*csr >> 29) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_27 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 29) | (*csr & (~(0x1ul << 29)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_26     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_26 (
      uint32_t* csr
   )
{
   return ((*csr >> 28) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_26 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 28) | (*csr & (~(0x1ul << 28)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_25     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_25 (
      uint32_t* csr
   )
{
   return ((*csr >> 27) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_25 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 27) | (*csr & (~(0x1ul << 27)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_24     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_24 (
      uint32_t* csr
   )
{
   return ((*csr >> 26) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_24 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 26) | (*csr & (~(0x1ul << 26)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_23     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_23 (
      uint32_t* csr
   )
{
   return ((*csr >> 25) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_23 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 25) | (*csr & (~(0x1ul << 25)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_22     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_22 (
      uint32_t* csr
   )
{
   return ((*csr >> 24) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_22 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 24) | (*csr & (~(0x1ul << 24)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_21     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_21 (
      uint32_t* csr
   )
{
   return ((*csr >> 23) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_21 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 23) | (*csr & (~(0x1ul << 23)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_20     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_20 (
      uint32_t* csr
   )
{
   return ((*csr >> 22) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_20 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 22) | (*csr & (~(0x1ul << 22)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_19     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_19 (
      uint32_t* csr
   )
{
   return ((*csr >> 21) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_19 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 21) | (*csr & (~(0x1ul << 21)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_18     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_18 (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_18 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 20) | (*csr & (~(0x1ul << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_17     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_17 (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_17 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_16     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_16 (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_15     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_15 (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_15 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_14     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_14 (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_14 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_13     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_13 (
      uint32_t* csr
   )
{
   return ((*csr >> 15) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_13 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 15) | (*csr & (~(0x1ul << 15)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_12     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_12 (
      uint32_t* csr
   )
{
   return ((*csr >> 14) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_12 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 14) | (*csr & (~(0x1ul << 14)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_11     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_11 (
      uint32_t* csr
   )
{
   return ((*csr >> 13) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_11 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 13) | (*csr & (~(0x1ul << 13)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_10     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_10 (
      uint32_t* csr
   )
{
   return ((*csr >> 12) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_10 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 12) | (*csr & (~(0x1ul << 12)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_9      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_9 (
      uint32_t* csr
   )
{
   return ((*csr >> 11) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_9 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 11) | (*csr & (~(0x1ul << 11)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_8      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_8 (
      uint32_t* csr
   )
{
   return ((*csr >> 10) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_8 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 10) | (*csr & (~(0x1ul << 10)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_7      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_7 (
      uint32_t* csr
   )
{
   return ((*csr >> 9) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_7 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 9) | (*csr & (~(0x1ul << 9)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_6      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_6 (
      uint32_t* csr
   )
{
   return ((*csr >> 8) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_6 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 8) | (*csr & (~(0x1ul << 8)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_5      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_5 (
      uint32_t* csr
   )
{
   return ((*csr >> 7) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_5 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 7) | (*csr & (~(0x1ul << 7)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_4      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_4 (
      uint32_t* csr
   )
{
   return ((*csr >> 6) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_4 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 6) | (*csr & (~(0x1ul << 6)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_3      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_3 (
      uint32_t* csr
   )
{
   return ((*csr >> 5) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_3 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 5) | (*csr & (~(0x1ul << 5)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_2      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_2 (
      uint32_t* csr
   )
{
   return ((*csr >> 4) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_2 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 4) | (*csr & (~(0x1ul << 4)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_1      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_1 (
      uint32_t* csr
   )
{
   return ((*csr >> 3) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_1 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 3) | (*csr & (~(0x1ul << 3)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.mask_0      */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_0 (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_mask_0 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 2) | (*csr & (~(0x1ul << 2)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.shr         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_shr (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_shr (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 1) | (*csr & (~(0x1ul << 1)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_1_4.swap_16     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_swap_16 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_1_4_swap_16 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.zeros_as_ones_pos */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_zeros_as_ones_pos (
      uint32_t* csr
   )
{
   return ((*csr >> 20) & 0x1ful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_zeros_as_ones_pos (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 20) | (*csr & (~(0x1ful << 20)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.zeros_as_ones */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_zeros_as_ones (
      uint32_t* csr
   )
{
   return ((*csr >> 19) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_zeros_as_ones (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 19) | (*csr & (~(0x1ul << 19)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.start       */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_start (
      uint32_t* csr
   )
{
   return ((*csr >> 18) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_start (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 18) | (*csr & (~(0x1ul << 18)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.type        */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_type (
      uint32_t* csr
   )
{
   return ((*csr >> 17) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_type (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 17) | (*csr & (~(0x1ul << 17)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.hdr_end     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_hdr_end (
      uint32_t* csr
   )
{
   return ((*csr >> 16) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_hdr_end (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 16) | (*csr & (~(0x1ul << 16)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.dst         */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_dst (
      uint32_t* csr
   )
{
   return ((*csr >> 7) & 0x1fful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_dst (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1fful) << 7) | (*csr & (~(0x1fful << 7)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.dst_bit_hdr_end_pos */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_dst_bit_hdr_end_pos (
      uint32_t* csr
   )
{
   return ((*csr >> 2) & 0x1ful);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_dst_bit_hdr_end_pos (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ful) << 2) | (*csr & (~(0x1ful << 2)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.mask_31     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_mask_31 (
      uint32_t* csr
   )
{
   return ((*csr >> 1) & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_mask_31 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = ((value & 0x1ul) << 1) | (*csr & (~(0x1ul << 1)));
}
/* Field member: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_2_4.mask_30     */
static inline uint32_t
   getp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_mask_30 (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_prsr_po_csum_ctrl_row_po_csum_ctrl_1_row_2_4_mask_30 (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_3_4            */
/* Register template: prsr_po_csum_ctrl_row::po_csum_ctrl_1_row_3_4        */
/* Source filename: design/rspec/prsr_mem_main_rspec.csr, line: 471 */

/* Wide Register type: party_pgr_buffer_mem_word                           */
/* Wide Register template: party_pgr_buffer_mem_word                       */
/* Source filename: design/rspec/party_pgr_mem_rspec.csr, line: 27 */
/* Field member: party_pgr_buffer_mem_word.mem_word                        */
static inline uint8_t
   getp_party_pgr_buffer_mem_word_mem_word (
      void* csr
   )
{
   return ((uint8_t) ((*((uint32_t *) csr)) & 0x1ul));
}
static inline void
   setp_party_pgr_buffer_mem_word_mem_word (
      void* csr, uint8_t value
   )
{
   *((uint32_t *) csr) =
      (((uint32_t) value & 0x1ul)) |
      (*((uint32_t *) csr) & 0xfffffffeul);
}

/* Register type: party_pgr_buffer_mem_word::buffer_mem_word_0_4           */
/* Register template: party_pgr_buffer_mem_word::buffer_mem_word_0_4       */
/* Source filename: design/rspec/party_pgr_mem_rspec.csr, line: 27 */
/* Field member: party_pgr_buffer_mem_word::buffer_mem_word_0_4.mem_word   */
static inline uint32_t
   getp_party_pgr_buffer_mem_word_buffer_mem_word_0_4_mem_word (
      uint32_t* csr
   )
{
   return (*csr & 0x1ul);
}
static inline void
   setp_party_pgr_buffer_mem_word_buffer_mem_word_0_4_mem_word (
      uint32_t* csr, uint32_t value
   )
{
   *csr = (value & 0x1ul) | (*csr & (~0x1ul));
}

/* Register type: party_pgr_buffer_mem_word::buffer_mem_word_1_4           */
/* Register template: party_pgr_buffer_mem_word::buffer_mem_word_1_4       */
/* Source filename: design/rspec/party_pgr_mem_rspec.csr, line: 27 */

/* Register type: party_pgr_buffer_mem_word::buffer_mem_word_2_4           */
/* Register template: party_pgr_buffer_mem_word::buffer_mem_word_2_4       */
/* Source filename: design/rspec/party_pgr_mem_rspec.csr, line: 27 */

/* Register type: party_pgr_buffer_mem_word::buffer_mem_word_3_4           */
/* Register template: party_pgr_buffer_mem_word::buffer_mem_word_3_4       */
/* Source filename: design/rspec/party_pgr_mem_rspec.csr, line: 27 */

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
#endif
/* clang-format on */
