 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : top
Version: V-2023.12-SP5
Date   : Wed Apr 23 15:05:20 2025
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: deHuffer_ibuff_tail_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_tail_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                               0.20       0.20
  deHuffer_ibuff_tail_reg_5_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_tail_reg_5_/Q (DFFX1_RVT)        0.01      0.09       0.29 r
  deHuffer_ibuff_tail_5_ (net)          2                   0.00       0.29 r
  U74767/Y (OA21X1_RVT)                           0.01      0.04       0.34 r
  n60540 (net)                          1                   0.00       0.34 r
  deHuffer_ibuff_tail_reg_5_/D (DFFX1_RVT)        0.01      0.01       0.35 r
  data arrival time                                                    0.35

  clock core_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                               0.20       0.20
  clock uncertainty                                         0.90       1.10
  deHuffer_ibuff_tail_reg_5_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                        -0.01       1.09
  data required time                                                   1.09
  -------------------------------------------------------------------------------------------------
  data required time                                                   1.09
  data arrival time                                                   -0.35
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.74


  Startpoint: deHuffer_start_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_start_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  deHuffer_start_reg/CLK (DFFX1_RVT)       0.08      0.00       0.20 r
  deHuffer_start_reg/Q (DFFX1_RVT)         0.01      0.09       0.29 r
  deHuffer_start (net)           1                   0.00       0.29 r
  U74766/Y (OA21X1_RVT)                    0.01      0.05       0.34 r
  n60546 (net)                   1                   0.00       0.34 r
  deHuffer_start_reg/D (DFFX1_RVT)         0.01      0.01       0.35 r
  data arrival time                                             0.35

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  clock uncertainty                                  0.90       1.10
  deHuffer_start_reg/CLK (DFFX1_RVT)                 0.00       1.10 r
  library hold time                                 -0.01       1.09
  data required time                                            1.09
  ------------------------------------------------------------------------------------------
  data required time                                            1.09
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.74


  Startpoint: deHuffer_block_buff_head_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_block_buff_head_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                    Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  deHuffer_block_buff_head_reg_0_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_block_buff_head_reg_0_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_block_buff_head[0] (net)          3                   0.00       0.30 r
  U74789/Y (AO22X1_RVT)                                0.01      0.05       0.35 r
  n60463 (net)                               1                   0.00       0.35 r
  deHuffer_block_buff_head_reg_0_/D (DFFX1_RVT)        0.01      0.01       0.36 r
  data arrival time                                                         0.36

  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  clock uncertainty                                              0.90       1.10
  deHuffer_block_buff_head_reg_0_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                             -0.01       1.09
  data required time                                                        1.09
  ------------------------------------------------------------------------------------------------------
  data required time                                                        1.09
  data arrival time                                                        -0.36
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.73


  Startpoint: deHuffer_block_buff_head_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_block_buff_head_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                    Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  deHuffer_block_buff_head_reg_5_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_block_buff_head_reg_5_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_block_buff_head[5] (net)          3                   0.00       0.30 r
  U72498/Y (AO22X1_RVT)                                0.01      0.05       0.35 r
  n60458 (net)                               1                   0.00       0.35 r
  deHuffer_block_buff_head_reg_5_/D (DFFX1_RVT)        0.01      0.01       0.36 r
  data arrival time                                                         0.36

  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  clock uncertainty                                              0.90       1.10
  deHuffer_block_buff_head_reg_5_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                             -0.01       1.09
  data required time                                                        1.09
  ------------------------------------------------------------------------------------------------------
  data required time                                                        1.09
  data arrival time                                                        -0.36
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.73


  Startpoint: deHuffer_block_buff_head_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_block_buff_head_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                    Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  deHuffer_block_buff_head_reg_1_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_block_buff_head_reg_1_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_block_buff_head[1] (net)          4                   0.00       0.30 r
  U74791/Y (AO22X1_RVT)                                0.01      0.05       0.35 r
  n60462 (net)                               1                   0.00       0.35 r
  deHuffer_block_buff_head_reg_1_/D (DFFX1_RVT)        0.01      0.01       0.36 r
  data arrival time                                                         0.36

  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  clock uncertainty                                              0.90       1.10
  deHuffer_block_buff_head_reg_1_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                             -0.01       1.09
  data required time                                                        1.09
  ------------------------------------------------------------------------------------------------------
  data required time                                                        1.09
  data arrival time                                                        -0.36
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.73


  Startpoint: deHuffer_block_buff_head_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_block_buff_head_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                    Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  deHuffer_block_buff_head_reg_2_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_block_buff_head_reg_2_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_block_buff_head[2] (net)          2                   0.00       0.30 r
  U74675/Y (AO22X1_RVT)                                0.01      0.05       0.35 r
  n60461 (net)                               1                   0.00       0.35 r
  deHuffer_block_buff_head_reg_2_/D (DFFX1_RVT)        0.01      0.01       0.36 r
  data arrival time                                                         0.36

  clock core_clk (rise edge)                                     0.00       0.00
  clock network delay (ideal)                                    0.20       0.20
  clock uncertainty                                              0.90       1.10
  deHuffer_block_buff_head_reg_2_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                             -0.01       1.09
  data required time                                                        1.09
  ------------------------------------------------------------------------------------------------------
  data required time                                                        1.09
  data arrival time                                                        -0.36
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.73


  Startpoint: deHuffer_ibuff_buffer_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_45_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_45_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[45] (net)          7                   0.00       0.30 r
  U74752/Y (AO22X1_RVT)                              0.01      0.05       0.36 r
  n68043 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_45_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_45_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.73


  Startpoint: deHuffer_ibuff_buffer_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_13_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_13_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[13] (net)          7                   0.00       0.30 r
  U74734/Y (AO22X1_RVT)                              0.01      0.05       0.36 r
  n68034 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_13_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_13_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.73


  Startpoint: deHuffer_ibuff_buffer_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_33_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_33_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[33] (net)          7                   0.00       0.30 r
  U74747/Y (AO22X1_RVT)                              0.01      0.05       0.36 r
  n68038 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_33_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_33_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  deHuffer_ibuff_buffer_reg_1_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_1_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[1] (net)          7                   0.00       0.30 r
  U74729/Y (AO22X1_RVT)                             0.01      0.05       0.36 r
  n68029 (net)                            1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_1_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                      0.37

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           0.90       1.10
  deHuffer_ibuff_buffer_reg_1_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                          -0.01       1.09
  data required time                                                     1.09
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.09
  data arrival time                                                     -0.37
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_34_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_34_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[34] (net)          7                   0.00       0.30 r
  U74779/Y (AO22X1_RVT)                              0.01      0.05       0.36 r
  n60505 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_34_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_34_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  deHuffer_ibuff_buffer_reg_2_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_2_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[2] (net)          7                   0.00       0.30 r
  U74768/Y (AO22X1_RVT)                             0.01      0.05       0.36 r
  n6095 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_2_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                      0.37

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           0.90       1.10
  deHuffer_ibuff_buffer_reg_2_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                          -0.01       1.09
  data required time                                                     1.09
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.09
  data arrival time                                                     -0.37
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_21_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_21_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[21] (net)          8                   0.00       0.30 r
  U74740/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60518 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_21_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_21_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_38_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_38_/Q (DFFX1_RVT)        0.01      0.10       0.30 r
  deHuffer_ibuff_buffer[38] (net)          8                   0.00       0.30 r
  U74749/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n68040 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_38_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_38_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_53_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_53_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[53] (net)          8                   0.00       0.30 r
  U74758/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60486 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_53_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_53_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_62_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_62_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[62] (net)          8                   0.00       0.30 r
  U74763/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60477 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_62_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_62_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_54_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_54_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[54] (net)          8                   0.00       0.30 r
  U74723/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60485 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_54_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_54_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_61_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_61_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[61] (net)          8                   0.00       0.30 r
  U74762/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60478 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_61_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_61_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_29_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_29_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[29] (net)          8                   0.00       0.30 r
  U74745/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60510 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_29_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_29_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_22_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_22_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[22] (net)          8                   0.00       0.30 r
  U74727/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60517 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_22_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_22_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_30_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_30_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[30] (net)          8                   0.00       0.30 r
  U74746/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60509 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_30_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_30_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_41_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_41_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[41] (net)          8                   0.00       0.30 r
  U74750/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n68041 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_41_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_41_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  deHuffer_ibuff_buffer_reg_6_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_6_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[6] (net)          8                   0.00       0.30 r
  U74731/Y (AO22X1_RVT)                             0.01      0.06       0.36 r
  n68031 (net)                            1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_6_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                      0.37

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           0.90       1.10
  deHuffer_ibuff_buffer_reg_6_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                          -0.01       1.09
  data required time                                                     1.09
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.09
  data arrival time                                                     -0.37
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_57_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_57_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[57] (net)          8                   0.00       0.30 r
  U74760/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60482 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_57_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_57_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_58_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_58_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[58] (net)          8                   0.00       0.30 r
  U74787/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60481 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_58_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_58_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_49_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_49_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[49] (net)          8                   0.00       0.30 r
  U74755/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60490 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_49_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_49_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_50_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_50_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[50] (net)          8                   0.00       0.30 r
  U74785/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n5811 (net)                              1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_50_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_50_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  deHuffer_ibuff_buffer_reg_9_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_9_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[9] (net)          8                   0.00       0.30 r
  U74732/Y (AO22X1_RVT)                             0.01      0.06       0.36 r
  n68032 (net)                            1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_9_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                      0.37

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           0.90       1.10
  deHuffer_ibuff_buffer_reg_9_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                          -0.01       1.09
  data required time                                                     1.09
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.09
  data arrival time                                                     -0.37
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_17_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_17_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[17] (net)          8                   0.00       0.30 r
  U74737/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60522 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_17_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_17_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


  Startpoint: deHuffer_ibuff_buffer_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: deHuffer_ibuff_buffer_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  deHuffer_ibuff_buffer_reg_18_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  deHuffer_ibuff_buffer_reg_18_/Q (DFFX1_RVT)        0.02      0.10       0.30 r
  deHuffer_ibuff_buffer[18] (net)          8                   0.00       0.30 r
  U74775/Y (AO22X1_RVT)                              0.01      0.06       0.36 r
  n60521 (net)                             1                   0.00       0.36 r
  deHuffer_ibuff_buffer_reg_18_/D (DFFX1_RVT)        0.01      0.01       0.37 r
  data arrival time                                                       0.37

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            0.90       1.10
  deHuffer_ibuff_buffer_reg_18_/CLK (DFFX1_RVT)                0.00       1.10 r
  library hold time                                           -0.01       1.09
  data required time                                                      1.09
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.09
  data arrival time                                                      -0.37
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.72


1
