dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_10,../../../ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v,
inst_ram.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
