<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='606' type='bool llvm::MCInstrDesc::hasImplicitDefOfPhysReg(unsigned int Reg, const llvm::MCRegisterInfo * MRI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='604'>/// Return true if this instruction implicitly
  /// defines the specified physical register.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='244' u='c' c='_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='128' u='c' c='_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi'/>
<def f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='33' ll='40' type='bool llvm::MCInstrDesc::hasImplicitDefOfPhysReg(unsigned int Reg, const llvm::MCRegisterInfo * MRI = nullptr) const'/>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='53' u='c' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='583' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='584' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4695' u='c' c='_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4725' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='827' u='c' c='_ZNK4llvm14RISCVInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1188' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='146' u='c' c='_ZNK12_GLOBAL__N_113InstrReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='9007' u='c' c='_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='9013' u='c' c='_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
