\select@language {italian}
\select@language {italian}
\contentsline {chapter}{\numberline {1}Introduzione}{2}{chapter.1}
\contentsline {chapter}{Introduzione}{2}{chapter.1}
\contentsline {section}{Logica Programmata}{2}{section*.2}
\contentsline {subsection}{Esecuzione delle istruzioni}{6}{section*.5}
\contentsline {subsection}{Von Neumann migliorato}{8}{section*.8}
\contentsline {section}{Metodi di indirizzamento}{10}{section*.10}
\contentsline {section}{Istanziazione zero}{11}{section*.11}
\contentsline {chapter}{\numberline {2}Prima istanziazione}{13}{chapter.2}
\contentsline {section}{\numberline {2.1}Schema a blocchi e definizione dei segnali IN/OUT}{13}{section.2.1}
\contentsline {section}{\numberline {2.2}Regola protocollare}{14}{section.2.2}
\contentsline {section}{\numberline {2.3}Task eseguibili, set di istruzioni e organizzazione della RAM interna}{14}{section.2.3}
\contentsline {section}{\numberline {2.4}Strategia e problematiche}{16}{section.2.4}
\contentsline {chapter}{\numberline {3}Seconda istanziazione}{19}{chapter.3}
\contentsline {section}{\numberline {3.1}Schema a blocchi e definizione dei segnali IN/OUT}{19}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}Schema a blocchi}{20}{subsection.3.1.1}
\contentsline {subsection}{\numberline {3.1.2}Segnali interni}{21}{subsection.3.1.2}
\contentsline {section}{\numberline {3.2}Ulteriori considerazioni di seconda istanziazione}{21}{section.3.2}
\contentsline {section}{\numberline {3.3}Dimensionamento interno dei blocchi di seconda istanziazione}{22}{section.3.3}
\contentsline {subsection}{\numberline {3.3.1}Register bank}{22}{subsection.3.3.1}
\contentsline {subsection}{\numberline {3.3.2}Registro IN-OUT}{25}{subsection.3.3.2}
\contentsline {subsection}{\numberline {3.3.3}Unit\IeC {\`a} di controllo: CU}{26}{subsection.3.3.3}
\contentsline {subsubsection}{\numberline {3.3.3.1}Segnali interni}{27}{subsubsection.3.3.3.1}
\contentsline {subsubsection}{\numberline {3.3.3.2}Logica di MOVE}{28}{subsubsection.3.3.3.2}
\contentsline {subsubsection}{\numberline {3.3.3.3}Slave RD$\_$RAM}{30}{subsubsection.3.3.3.3}
\contentsline {subsubsection}{\numberline {3.3.3.4}Slave JPA}{31}{subsubsection.3.3.3.4}
\contentsline {subsubsection}{\numberline {3.3.3.5}Slave RD}{32}{subsubsection.3.3.3.5}
\contentsline {subsubsection}{\numberline {3.3.3.6}Slave WR}{33}{subsubsection.3.3.3.6}
\contentsline {subsubsection}{\numberline {3.3.3.7}Slave JPO$\_$JBO}{34}{subsubsection.3.3.3.7}
\contentsline {subsubsection}{\numberline {3.3.3.8}Slave MV}{35}{subsubsection.3.3.3.8}
\contentsline {subsubsection}{\numberline {3.3.3.9}ASM MASTER}{36}{subsubsection.3.3.3.9}
\contentsline {chapter}{\numberline {4}Descrizione e sintesi del progetto in VHDL}{38}{chapter.4}
\contentsline {section}{\numberline {4.1}FPGA: struttura interna}{38}{section.4.1}
\contentsline {subsection}{\numberline {4.1.1}CLB}{39}{subsection.4.1.1}
\contentsline {section}{\numberline {4.2}Ambiente di sviluppo ISE Design Suite}{40}{section.4.2}
\contentsline {section}{\numberline {4.3}Descrizione in VHDL}{42}{section.4.3}
\contentsline {subsection}{\numberline {4.3.1}Top Module}{43}{subsection.4.3.1}
\contentsline {subsection}{\numberline {4.3.2}RAM}{44}{subsection.4.3.2}
\contentsline {subsection}{\numberline {4.3.3}CPU}{47}{subsection.4.3.3}
\contentsline {subsection}{\numberline {4.3.4}Simulazioni}{49}{subsection.4.3.4}
\contentsline {section}{\numberline {4.4}Analisi dei risultati ottenuti}{53}{section.4.4}
\contentsline {subsection}{\numberline {4.4.1}Performance}{54}{subsection.4.4.1}
\contentsline {subsection}{\numberline {4.4.2}Area occupata}{54}{subsection.4.4.2}
\contentsline {subsection}{\numberline {4.4.3}Power}{56}{subsection.4.4.3}
\contentsline {section}{\numberline {4.5}Conclusioni}{56}{section.4.5}
