Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:23:55.041402] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Sun Dec 01 17:23:55 2024
Host:    lnissrv4 (x86_64 w/Linux 4.18.0-553.5.1.el8_10.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB) (526972528KB)
PID:     814478
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[17:23:55.187616] Periodic Lic check successful
[17:23:55.187627] Feature usage summary:
[17:23:55.187627] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 2988.595
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lnissrv4.eng.utah.edu
@file(synthesis.tcl) 14: set DESIGN uart_can_bridge
@file(synthesis.tcl) 15: set GEN_EFF medium
@file(synthesis.tcl) 16: set MAP_OPT_EFF high
@file(synthesis.tcl) 17: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 18: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 19: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 20: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 22: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 23: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 24: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 33: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 40: read_libs { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \ /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib \ /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib }

Threads Configured:8
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_tt' and 'sclib_tsmc180_ss'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_tt' and 'sclib_tsmc180_ff'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sclib_tsmc180_ss_nldm.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'sclib_tsmc180_ff_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/AND2X1 and sclib_tsmc180_ss/AND2X1).  Deleting (sclib_tsmc180_ss/AND2X1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/ANTENNA and sclib_tsmc180_ss/ANTENNA).  Deleting (sclib_tsmc180_ss/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/BUFX1 and sclib_tsmc180_ss/BUFX1).  Deleting (sclib_tsmc180_ss/BUFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQBX1 and sclib_tsmc180_ss/DFFQBX1).  Deleting (sclib_tsmc180_ss/DFFQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQQBX1 and sclib_tsmc180_ss/DFFQQBX1).  Deleting (sclib_tsmc180_ss/DFFQQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQSRX1 and sclib_tsmc180_ss/DFFQSRX1).  Deleting (sclib_tsmc180_ss/DFFQSRX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQX1 and sclib_tsmc180_ss/DFFQX1).  Deleting (sclib_tsmc180_ss/DFFQX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX1 and sclib_tsmc180_ss/INVX1).  Deleting (sclib_tsmc180_ss/INVX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX16 and sclib_tsmc180_ss/INVX16).  Deleting (sclib_tsmc180_ss/INVX16).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX2 and sclib_tsmc180_ss/INVX2).  Deleting (sclib_tsmc180_ss/INVX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX32 and sclib_tsmc180_ss/INVX32).  Deleting (sclib_tsmc180_ss/INVX32).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX4 and sclib_tsmc180_ss/INVX4).  Deleting (sclib_tsmc180_ss/INVX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX8 and sclib_tsmc180_ss/INVX8).  Deleting (sclib_tsmc180_ss/INVX8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/MUX2X1 and sclib_tsmc180_ss/MUX2X1).  Deleting (sclib_tsmc180_ss/MUX2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NAND2X1 and sclib_tsmc180_ss/NAND2X1).  Deleting (sclib_tsmc180_ss/NAND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NAND3X1 and sclib_tsmc180_ss/NAND3X1).  Deleting (sclib_tsmc180_ss/NAND3X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NOR2X1 and sclib_tsmc180_ss/NOR2X1).  Deleting (sclib_tsmc180_ss/NOR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/OR2X1 and sclib_tsmc180_ss/OR2X1).  Deleting (sclib_tsmc180_ss/OR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/TIE0 and sclib_tsmc180_ss/TIE0).  Deleting (sclib_tsmc180_ss/TIE0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/TIE1 and sclib_tsmc180_ss/TIE1).  Deleting (sclib_tsmc180_ss/TIE1).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
@file(synthesis.tcl) 41: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 43: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 50: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 57: read_hdl { /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v \  /home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v \ /home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v \ /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v \ /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v}
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v'
    reg txo = 0; 
               |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 34, column 16.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
    reg cnt = 0;
               |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 35, column 16.
Warning : Cannot open file. [VLOGPT-650]
        : File ' '.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v'
Warning : Cannot open file. [VLOGPT-650]
        : File ' /home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v'.
Warning : Cannot open file. [VLOGPT-650]
        : File ' /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v'.
Warning : Cannot open file. [VLOGPT-650]
        : File ' /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v'.
@file(synthesis.tcl) 58: elaborate $DESIGN
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2X1'.
  Libraries have 14 usable logic and 4 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'uart_can_bridge' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v'.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'uart_rx_inst' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 37.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'can_tx_inst' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 47.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'can_rx' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 29.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'statev' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 42.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 57.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'statev' of instance 'can_rx_inst' of module 'can_rx' inside module 'uart_can_bridge' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 59.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'uart_tx_inst' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 69.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'can_index' [3] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 82.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Load_frame_datareg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 84.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Frame_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 85.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'T_frame' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 86.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Load_XMT_datareg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 90.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'can_index' [3] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 101.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Load_frame_datareg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 106.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Frame_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 107.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'T_frame' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 108.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'can_index' [3] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Load_frame_datareg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 113.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Load_XMT_datareg' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 119.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Byte_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 120.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[0]' in module 'can_rx'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[1]' in module 'can_rx'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[2]' in module 'can_rx'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'uart_can_bridge'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'uart_rx'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'can_tx'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'uart_tx'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: uart_can_bridge, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: uart_can_bridge, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synthesis.tcl) 59: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(synthesis.tcl) 60: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:01 (Dec01) |  274.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:05(00:00:05) | 100.0(100.0) |   17:24:06 (Dec01) |  392.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 64: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
design 'uart_can_bridge' has the following unresolved references
hinst:uart_can_bridge/uart_rx_inst
hinst:uart_can_bridge/can_tx_inst
hinst:uart_can_bridge/uart_tx_inst
Total number of unresolved references in design 'uart_can_bridge' : 3

No empty modules in design 'uart_can_bridge'

  Done Checking the design.
@file(synthesis.tcl) 70: read_sdc /home/u1500738/Projects/uart_can_bridge/genus/SDC/uart_can_bridge.sdc
            Reading file '/home/u1500738/Projects/uart_can_bridge/genus/SDC/uart_can_bridge.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synthesis.tcl) 71: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(synthesis.tcl) 76: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Dec01-17:24:06
@file(synthesis.tcl) 81: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Dec01-17:24:06
@file(synthesis.tcl) 86: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Dec01-17:24:06
@file(synthesis.tcl) 90: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 01 2024  05:24:06 pm
  Module:                 uart_can_bridge
  Technology libraries:   sclib_tsmc180_tt 1.0
                          sclib_tsmc180_ss 1.0
                          sclib_tsmc180_ff 1.0
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:uart_can_bridge/R_byte
hnet:uart_can_bridge/Serial_in
hnet:uart_can_bridge/T_byte
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:uart_can_bridge/Can_rx
port:uart_can_bridge/R_byte
port:uart_can_bridge/Serial_in
  ... 2 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:uart_can_bridge/Bridge_Can_out
port:uart_can_bridge/Bridge_Serial_out
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:uart_can_bridge/Can_rx
port:uart_can_bridge/R_byte
port:uart_can_bridge/Serial_in
  ... 2 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:uart_can_bridge/Bridge_Can_out
port:uart_can_bridge/Bridge_Serial_out
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           5
 Outputs without clocked external delays                          2
 Inputs without external driver/transition                        5
 Outputs without external load                                    2
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         22

@file(synthesis.tcl) 100: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(synthesis.tcl) 109: define_cost_group -name I2O -design $DESIGN
@file(synthesis.tcl) 110: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(synthesis.tcl) 111: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
@file(synthesis.tcl) 128: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synthesis.tcl) 129: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: uart_can_bridge, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 60 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'can_rx_inst/shift_reg_reg[1]', 'can_rx_inst/shift_reg_reg[2]', 
'can_rx_inst/shift_reg_reg[3]', 'can_rx_inst/shift_reg_reg[4]', 
'can_rx_inst/shift_reg_reg[5]', 'can_rx_inst/shift_reg_reg[6]', 
'can_rx_inst/shift_reg_reg[7]', 'can_rx_inst/shift_reg_reg[8]', 
'can_rx_inst/shift_reg_reg[9]', 'can_rx_inst/shift_reg_reg[10]', 
'can_rx_inst/shift_reg_reg[11]', 'can_rx_inst/shift_reg_reg[12]', 
'can_rx_inst/shift_reg_reg[13]', 'can_rx_inst/shift_reg_reg[14]', 
'can_rx_inst/shift_reg_reg[15]', 'can_rx_inst/shift_reg_reg[16]', 
'can_rx_inst/shift_reg_reg[17]', 'can_rx_inst/shift_reg_reg[18]', 
'can_rx_inst/shift_reg_reg[19]', 'can_rx_inst/shift_reg_reg[20]', 
'can_rx_inst/shift_reg_reg[21]', 'can_rx_inst/shift_reg_reg[22]', 
'can_rx_inst/shift_reg_reg[23]', 'can_rx_inst/shift_reg_reg[24]', 
'can_rx_inst/shift_reg_reg[25]', 'can_rx_inst/shift_reg_reg[26]', 
'can_rx_inst/shift_reg_reg[27]', 'can_rx_inst/shift_reg_reg[28]', 
'can_rx_inst/shift_reg_reg[29]', 'can_rx_inst/shift_reg_reg[30]', 
'can_rx_inst/shift_reg_reg[31]', 'can_rx_inst/shift_reg_reg[32]', 
'can_rx_inst/shift_reg_reg[33]', 'can_rx_inst/shift_reg_reg[34]', 
'can_rx_inst/shift_reg_reg[35]', 'can_rx_inst/shift_reg_reg[36]', 
'can_rx_inst/shift_reg_reg[37]', 'can_rx_inst/shift_reg_reg[38]', 
'can_rx_inst/shift_reg_reg[39]', 'can_rx_inst/shift_reg_reg[40]', 
'can_rx_inst/shift_reg_reg[41]', 'can_rx_inst/shift_reg_reg[42]', 
'can_rx_inst/shift_reg_reg[43]', 'can_rx_inst/shift_reg_reg[44]', 
'can_rx_inst/shift_reg_reg[45]', 'can_rx_inst/shift_reg_reg[46]', 
'can_rx_inst/shift_reg_reg[47]', 'can_rx_inst/shift_reg_reg[48]', 
'can_rx_inst/shift_reg_reg[49]', 'can_rx_inst/shift_reg_reg[50]', 
'can_rx_inst/shift_reg_reg[51]', 'can_rx_inst/shift_reg_reg[52]', 
'can_rx_inst/shift_reg_reg[53]', 'can_rx_inst/shift_reg_reg[54]', 
'can_rx_inst/shift_reg_reg[55]', 'can_rx_inst/shift_reg_reg[56]', 
'can_rx_inst/shift_reg_reg[57]', 'can_rx_inst/shift_reg_reg[58]', 
'can_rx_inst/shift_reg_reg[59]', 'can_rx_inst/statev_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'Can_ID_Bus_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'Byte_ready_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'can_rx_inst/next_state_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'can_rx_inst/next_state_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'can_rx_inst/next_state_reg[2]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 12 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Byte_ready_reg', 'Can_ID_Bus_reg[1]', 'Can_ID_Bus_reg[4]', 
'Can_ID_Bus_reg[5]', 'Can_ID_Bus_reg[6]', 'Can_ID_Bus_reg[7]', 
'Can_ID_Bus_reg[8]', 'Can_ID_Bus_reg[10]', 'Can_ID_Bus_reg[11]', 
'can_rx_inst/next_state_reg[0]', 'can_rx_inst/next_state_reg[1]', 
'can_rx_inst/next_state_reg[2]'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'uart_can_bridge' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: uart_can_bridge, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: uart_can_bridge, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[2]' in 'uart_can_bridge' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[3]' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[9]' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Frame_ready_reg' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'T_frame_reg' in 'uart_can_bridge' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 5 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Can_ID_Bus_reg[2]', 'Can_ID_Bus_reg[3]', 'Can_ID_Bus_reg[9]', 
'Frame_ready_reg', 'T_frame_reg'.
Completed infer macro optimization (accepts: 0, rejects: 6, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: uart_can_bridge, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       6 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 9 bmuxes found, 9 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'uart_can_bridge'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'uart_can_bridge'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 110 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing geq_unsigned_45_rtlopto_model_49...
        Done timing geq_unsigned_45_rtlopto_model_49.
      Timing geq_unsigned_43_rtlopto_model_50...
        Done timing geq_unsigned_43_rtlopto_model_50.
      Timing geq_unsigned_41_rtlopto_model_51...
        Done timing geq_unsigned_41_rtlopto_model_51.
      Timing geq_unsigned_39_rtlopto_model_52...
        Done timing geq_unsigned_39_rtlopto_model_52.
      Timing geq_unsigned_rtlopto_model_53...
        Done timing geq_unsigned_rtlopto_model_53.
      Timing increment_unsigned_39_54...
        Done timing increment_unsigned_39_54.
      Timing lt_unsigned_37_rtlopto_model_55...
        Done timing lt_unsigned_37_rtlopto_model_55.
      Timing geq_unsigned_45_rtlopto_model_68...
        Done timing geq_unsigned_45_rtlopto_model_68.
      Timing geq_unsigned_43_rtlopto_model_69...
        Done timing geq_unsigned_43_rtlopto_model_69.
      Timing geq_unsigned_41_rtlopto_model_70...
        Done timing geq_unsigned_41_rtlopto_model_70.
      Timing geq_unsigned_39_rtlopto_model_71...
        Done timing geq_unsigned_39_rtlopto_model_71.
      Timing geq_unsigned_rtlopto_model_72...
        Done timing geq_unsigned_rtlopto_model_72.
      Timing increment_unsigned_39_73...
        Done timing increment_unsigned_39_73.
      Timing lt_unsigned_37_rtlopto_model_74...
        Done timing lt_unsigned_37_rtlopto_model_74.
      Timing geq_unsigned_45_rtlopto_model_87...
        Done timing geq_unsigned_45_rtlopto_model_87.
      Timing geq_unsigned_43_rtlopto_model_88...
        Done timing geq_unsigned_43_rtlopto_model_88.
      Timing geq_unsigned_41_rtlopto_model_89...
        Done timing geq_unsigned_41_rtlopto_model_89.
      Timing geq_unsigned_39_rtlopto_model_90...
        Done timing geq_unsigned_39_rtlopto_model_90.
      Timing geq_unsigned_rtlopto_model_91...
        Done timing geq_unsigned_rtlopto_model_91.
      Timing increment_unsigned_39_92...
        Done timing increment_unsigned_39_92.
      Timing lt_unsigned_37_rtlopto_model_93...
        Done timing lt_unsigned_37_rtlopto_model_93.
      Timing geq_unsigned_45_rtlopto_model_106...
        Done timing geq_unsigned_45_rtlopto_model_106.
      Timing geq_unsigned_43_rtlopto_model_107...
        Done timing geq_unsigned_43_rtlopto_model_107.
      Timing geq_unsigned_41_rtlopto_model_108...
        Done timing geq_unsigned_41_rtlopto_model_108.
      Timing geq_unsigned_39_rtlopto_model_109...
        Done timing geq_unsigned_39_rtlopto_model_109.
      Timing geq_unsigned_rtlopto_model_110...
        Done timing geq_unsigned_rtlopto_model_110.
      Timing increment_unsigned_39_111...
        Done timing increment_unsigned_39_111.
      Timing lt_unsigned_37_rtlopto_model_112...
        Done timing lt_unsigned_37_rtlopto_model_112.
      Timing geq_unsigned_45_rtlopto_model_125...
        Done timing geq_unsigned_45_rtlopto_model_125.
      Timing geq_unsigned_43_rtlopto_model_126...
        Done timing geq_unsigned_43_rtlopto_model_126.
      Timing geq_unsigned_41_rtlopto_model_127...
        Done timing geq_unsigned_41_rtlopto_model_127.
      Timing geq_unsigned_39_rtlopto_model_128...
        Done timing geq_unsigned_39_rtlopto_model_128.
      Timing geq_unsigned_rtlopto_model_129...
        Done timing geq_unsigned_rtlopto_model_129.
      Timing increment_unsigned_39_130...
        Done timing increment_unsigned_39_130.
      Timing lt_unsigned_37_rtlopto_model_131...
        Done timing lt_unsigned_37_rtlopto_model_131.
      Timing geq_unsigned_45_rtlopto_model_144...
        Done timing geq_unsigned_45_rtlopto_model_144.
      Timing geq_unsigned_43_rtlopto_model_145...
        Done timing geq_unsigned_43_rtlopto_model_145.
      Timing geq_unsigned_41_rtlopto_model_146...
        Done timing geq_unsigned_41_rtlopto_model_146.
      Timing geq_unsigned_39_rtlopto_model_147...
        Done timing geq_unsigned_39_rtlopto_model_147.
      Timing geq_unsigned_rtlopto_model_148...
        Done timing geq_unsigned_rtlopto_model_148.
      Timing increment_unsigned_39_149...
        Done timing increment_unsigned_39_149.
      Timing lt_unsigned_37_rtlopto_model_150...
        Done timing lt_unsigned_37_rtlopto_model_150.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in can_rx: area: 8137142860 ,dp = 7 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in can_rx: area: 13899119696 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  971  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6333776064.  Fastest config wns;  966
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       8137142860         6333776064         6333776064         6333776064         6333776064         6333776064         6333776064        13899119696  
##>            WNS           -96.60             -96.60             -96.60             -96.60             -96.60             -96.60             -96.60             -96.60  
##>            TNS              966                966                966                966                966                966                966                971  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             8137142860 (      )    107374085.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8137142860 ( +0.00)    214748364.70 (+107374278.90)             0 (       0)              
##>                                  END             8049173748 ( -1.08)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( -1.08)    214748364.70 (+107374278.90)             0 (       0)           0  
##>canonicalize_by_names           START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             7873235524 ( -2.19)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 (-19.55)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             6333776064 ( +0.00)      -96.60 (-214748461.30)           966 (     966)              
##>                                  END             6333776064 ( +0.00)      -96.60 (   +0.00)           966 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 6 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_155...
        Done timing increment_unsigned_155.
      Timing increment_unsigned_157_160...
        Done timing increment_unsigned_157_160.
      Timing increment_unsigned_157_166...
        Done timing increment_unsigned_157_166.
      Timing increment_unsigned_157_172...
        Done timing increment_unsigned_157_172.
      Timing increment_unsigned_157_178...
        Done timing increment_unsigned_157_178.
      Timing increment_unsigned_157_184...
        Done timing increment_unsigned_157_184.
      Timing increment_unsigned_157_190...
        Done timing increment_unsigned_157_190.
      Timing increment_unsigned_157_196...
        Done timing increment_unsigned_157_196.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in uart_can_bridge: area: 1143598456 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1011644788.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1143598456         1011644788         1011644788         1011644788         1011644788         1011644788         1011644788         1011644788  
##>            WNS          +830.40            +830.40            +830.40            +830.40            +830.40            +830.40            +830.40            +830.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1143598456 (      )      830.40 (        )             0 (        )              
##> rewrite                        START             1539459460 (+34.62)      728.90 ( -101.50)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             2419150580 (+57.14)      728.90 (   +0.00)             0 (       0)           0  
##>                                  END             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +7.69)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +7.69)      830.40 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1055629344 (-14.29)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( -4.17)      830.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>create_score                    START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'uart_can_bridge'.
      Removing temporary intermediate hierarchies under uart_can_bridge
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: uart_can_bridge, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: uart_can_bridge, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'uart_can_bridge'.
              Optimizing muxes in design 'can_rx'.
              Post blast muxes in design 'uart_can_bridge'.
              Post blast muxes in design 'can_rx'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: uart_can_bridge, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.024s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        24.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-372    |Info    |   21 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-428    |Warning |    3 |In legacy_ui mode, Genus creates a blackbox as  |
|             |        |      | description for a module is not found. Black   |
|             |        |      | boxes represent unresolved references in the   |
|             |        |      | design and are usually not expected. Another   |
|             |        |      | possible reason is, some libraries are not     |
|             |        |      | read and the tool could not get the content    |
|             |        |      | for some macros or lib_cells.                  |
|             |        |      |Check the kind of module a black box is. If it  |
|             |        |      | is a lib_cell or a macro, check why the        |
|             |        |      | corresponding .lib was not read in. This could |
|             |        |      | be either due to a missing or faulty file or   |
|             |        |      | due to an incomplete init_lib_search_path      |
|             |        |      | attribute value making restricting access to   |
|             |        |      | the missing file. If it is a module of your    |
|             |        |      | design, verify whether the path to this module |
|             |        |      | is a part of the files you read or else check  |
|             |        |      | that the init_hdl_search_path attribute is not |
|             |        |      | missing some paths.                            |
| CDFG2G-622  |Warning |    3 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CWD-19      |Info    |   36 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    1 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-132 |Info    |    1 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GB-6        |Info    |   12 |A datapath component has been ungrouped.        |
| GLO-12      |Info    |   11 |Replacing a flip-flop with a logic constant 0.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_0_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance  |
|             |        |      | attribute to 'false'. You can also see the     |
|             |        |      | complete list of deleted sequential with       |
|             |        |      | command 'report sequential -deleted'           |
|             |        |      | (on Reason 'constant0').                       |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_1_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_1_seq' instance  |
|             |        |      | attribute to 'false'.                          |
| GLO-32      |Info    |    3 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| GLO-42      |Info    |    5 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-9       |Warning |    6 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| LBR-22      |Warning |   42 |Multiply-defined library cell.                  |
|             |        |      |Library cell names must be unique.  Any         |
|             |        |      | duplicates will be deleted.  Only the first    |
|             |        |      | (as determined by the order of libraries)      |
|             |        |      | will be retained.                              |
| LBR-38      |Warning |    2 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-162     |Info    |    3 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-412     |Info    |    3 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-785     |Info    |   42 |Stored shadowed libcells.                       |
|             |        |      |Before deleting duplicate libcells, their names |
|             |        |      | are stored.                                    |
| PHYS-20     |Warning |    1 |None of the loaded LEF files have MACRO         |
|             |        |      | statements.                                    |
|             |        |      |The LEF file containing the cell specific       |
|             |        |      | information was not loaded. The LEF MACRO      |
|             |        |      | construct is used to set the physical data on  |
|             |        |      | cells in the timing library. It is likely that |
|             |        |      | only the technology LEF file was loaded. Load  |
|             |        |      | all the associated LEF files.                  |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
| TUI-273     |Warning |    3 |Black-boxes are represented as unresolved       |
|             |        |      | references in the design.                      |
|             |        |      |Run check_design to get all unresolved          |
|             |        |      | instance. To resolve the reference, either     |
|             |        |      | load a technology library containing the cell  |
|             |        |      | by appending to the 'library' attribute, or    |
|             |        |      | read in the hdl file containing the module     |
|             |        |      | before performing elaboration. As the design   |
|             |        |      | is incomplete, synthesis results may not       |
|             |        |      | correspond to the entire design.               |
| VLOGPT-37   |Warning |    2 |Ignoring unsynthesizable construct.             |
|             |        |      |For example, the following constructs will be   |
|             |        |      | ignored:
    - initial block
    - final       |
|             |        |      | block
    - program block
    - property       |
|             |        |      | block
    - sequence block
    - covergroup
   |
|             |        |      | - checker block
    - gate drive strength
     |
|             |        |      | - system task enable
    - reg declaration     |
|             |        |      | with initial value
    - specify block.        |
| VLOGPT-650  |Warning |    4 |Cannot open file.                               |
|             |        |      |The specified file could not be opened.  Check  |
|             |        |      | the value of the init_hdl_search_path          |
|             |        |      | attribute.                                     |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'uart_can_bridge'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'can_rx_inst' in module 'uart_can_bridge' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
          There are 1 hierarchical instances automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) uart_can_bridge...
          Done structuring (delay-based) uart_can_bridge
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |Sev  |Count |                     Message Text                       |
--------------------------------------------------------------------------------
| GB-6   |Info |    8 |A datapath component has been ungrouped.                |
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.          |
|        |     |      |Hierarchical instances can be automatically ungrouped   |
|        |     |      | to allow for better area or timing optimization. To    |
|        |     |      | prevent this ungroup, set the root-level attribute     |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent         |
|        |     |      | individual ungroup with setting the attribute          |
|        |     |      | 'ungroup_ok' of instances or modules to 'false'.       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    54 ps
Target path end-point (Pin: can_rx_inst_bit_count_reg[6]/d)

               Pin                           Type          Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clock)                      <<<  launch                               0 R 
cb_seqi
  can_rx_inst_bit_count_reg[0]/clk                                               
  can_rx_inst_bit_count_reg[0]/q   (u)  unmapped_d_flop         5 20.0           
cb_seqi/can_rx_inst_g27_in_1 
cb_oseqi/cb_seqi_can_rx_inst_g27_in_1 
  g1732/in_1                                                                     
  g1732/z                          (u)  unmapped_nand2          6 24.0           
  g1701/in_1                                                                     
  g1701/z                          (u)  unmapped_or2            5 20.0           
  g1683/in_1                                                                     
  g1683/z                          (u)  unmapped_or2            2  8.0           
  g1644/in_0                                                                     
  g1644/z                          (u)  unmapped_or2            1  4.0           
  g1645/in_1                                                                     
  g1645/z                          (u)  unmapped_nand2          1  4.0           
  g1492/in_0                                                                     
  g1492/z                          (u)  unmapped_complex2       1  4.0           
  g1481/in_0                                                                     
  g1481/z                          (u)  unmapped_nand2          1  4.0           
cb_oseqi/cb_seqi_can_rx_inst_g365_g481_z 
cb_seqi/can_rx_inst_g365_g481_z 
  can_rx_inst_bit_count_reg[6]/d   <<<  unmapped_d_flop                          
  can_rx_inst_bit_count_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                           capture                           2000 R 
---------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/can_rx_inst_bit_count_reg[0]/clk
End-point    : cb_seqi/can_rx_inst_bit_count_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 377ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   146        100.0
Excluded from State Retention     146        100.0
    - Will not convert            146        100.0
      - Preserved                   0          0.0
      - Power intent excluded     146        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.7628450000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) | 100.0(100.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) | 100.0(100.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       478     18902       392
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       432     17516       392
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'uart_can_bridge' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synthesis.tcl) 130: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(synthesis.tcl) 131: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:01 (Dec01) |  274.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:05(00:00:05) |  57.2( 55.6) |   17:24:06 (Dec01) |  392.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:04) |  42.8( 44.4) |   17:24:10 (Dec01) |  392.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 132: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(synthesis.tcl) 133: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (12/01 17:24:10, mem=1527.08M)
%# Begin qos_stats (12/01 17:24:10, mem=1562.91M)
        Computing arrivals and requireds.
%# End qos_stats (12/01 17:24:10, total cpu=01:00:00, real=01:00:00, peak res=392.60M, current mem=1562.91M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       429
  R2R (ps):                       429
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     18,030
Total Cell Area:               18,030
Leaf Instances:                   432
Total Instances:                  432
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:09
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:12
Memory (MB):                  1562.91
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:09
Total Memory (MB):     1570.92
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:uart_can_bridge should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:uart_can_bridge has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : uart_can_bridge
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec01-17:24:06/generic_uart_can_bridge.db' for 'uart_can_bridge' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (12/01 17:24:11, total cpu=01:00:00, real=01:00:01, peak res=718.10M, current mem=1570.92M)
@file(synthesis.tcl) 134: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       429
  R2R (ps):                       429
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     18,030
Total Cell Area:               18,030
Leaf Instances:                   432
Total Instances:                  432
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:09
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:12
Memory (MB):                  1562.91
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:10
Total Memory (MB):     1570.92
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 145: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesis.tcl) 146: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'uart_can_bridge' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) | 100.6( 75.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.6( 25.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) | 100.6( 75.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.6( 25.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'uart_can_bridge'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) uart_can_bridge...
          Done structuring (delay-based) uart_can_bridge
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) logic partition in uart_can_bridge...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_can_bridge
        Mapping logic partition in uart_can_bridge...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    54 ps
Target path end-point (Pin: can_rx_inst_bit_count_reg[6]/d)

               Pin                           Type          Fanout Load Arrival   
                                                                  (fF)   (ps)    
---------------------------------------------------------------------------------
(clock clock)                      <<<  launch                               0 R 
cb_seqi
  can_rx_inst_bit_count_reg[0]/clk                                               
  can_rx_inst_bit_count_reg[0]/q   (u)  unmapped_d_flop         5 20.0           
cb_seqi/g1732_in_1 
cb_oseqi/cb_seqi_g1732_in_1 
  g1732/in_1                                                                     
  g1732/z                          (u)  unmapped_nand2          6 24.0           
  g1887/in_1                                                                     
  g1887/z                          (u)  unmapped_or2            5 20.0           
cb_oseqi/cb_seqi_g1701_z 
cb_seqi/g1701_z 
  g2491/in_1                                                                     
  g2491/z                          (u)  unmapped_or2            2  8.0           
  g2469/in_1                                                                     
  g2469/z                          (u)  unmapped_or2            1  4.0           
  g2470/in_1                                                                     
  g2470/z                          (u)  unmapped_nand2          1  4.0           
  g2463/in_0                                                                     
  g2463/z                          (u)  unmapped_complex2       1  4.0           
  g2313/in_0                                                                     
  g2313/z                          (u)  unmapped_nand2          1  4.0           
  can_rx_inst_bit_count_reg[6]/d   <<<  unmapped_d_flop                          
  can_rx_inst_bit_count_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                           capture                           2000 R 
---------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/can_rx_inst_bit_count_reg[0]/clk
End-point    : cb_seqi/can_rx_inst_bit_count_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 390ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in uart_can_bridge...
          Done restructuring (delay-based) logic partition in uart_can_bridge
        Optimizing logic partition in uart_can_bridge...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                       Type     Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock)                           launch                                 0 R 
cb_seqi
  can_rx_inst_state_reg[1]/CLK                                   0    +0       0 R 
  can_rx_inst_state_reg[1]/Q            DFFQSRX1       4 21.2  324  +301     301 R 
cb_seqi/g839_in_0 
cb_oseqi/cb_seqi_g839_in_0 
  g2113/A                                                             +0     301   
  g2113/Z                               INVX2          2 11.4  130  +106     406 F 
  g2106/B                                                             +0     406   
  g2106/Z                               NAND2X1        3 16.6  285  +212     618 R 
  g2090/B                                                             +0     618   
  g2090/Z                               OR2X1          4 20.3  312  +253     871 R 
cb_oseqi/cb_seqi_g1695_z 
cb_seqi/g1695_z 
  g3555/A                                                             +0     871   
  g3555/Z                               NAND2X1        1  6.9  128   +97     968 F 
  g3511/A                                                             +0     968   
  g3511/Z                               NAND2X1        7 31.7  505  +322    1290 R 
  g3435/A                                                             +0    1290   
  g3435/Z                               NAND2X1        1  6.9  158  +106    1396 F 
  g3310/A                                                             +0    1396   
  g3310/Z                               NAND2X1        1  6.4  137  +122    1519 R 
  can_rx_inst_bit_count_reg[1]/D   <<<  DFFQSRX1                      +0    1519   
  can_rx_inst_bit_count_reg[1]/CLK      setup                    0  +203    1722 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                           capture                             2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     278ps 
Start-point  : cb_seqi/can_rx_inst_state_reg[1]/CLK
End-point    : cb_seqi/can_rx_inst_bit_count_reg[1]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                22960        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C                54      278              2000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack:    36 ps
Target path end-point (Pin: can_rx_inst_bit_count_reg[6]/D (DFFQSRX1/D))

               Pin                       Type     Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clock)                      <<<  launch                      0 R 
cb_seqi
  can_rx_inst_state_reg[1]/CLK                                          
  can_rx_inst_state_reg[1]/Q            DFFQSRX1       4 21.2           
cb_seqi/g839_in_0 
cb_oseqi/cb_seqi_g839_in_0 
  g2113/A                                                               
  g2113/Z                               INVX2          2 11.4           
  g2106/B                                                               
  g2106/Z                               NAND2X1        3 16.6           
  g2090/B                                                               
  g2090/Z                               OR2X1          4 20.3           
cb_oseqi/cb_seqi_g1695_z 
cb_seqi/g1695_z 
  g3555/A                                                               
  g3555/Z                               NAND2X1        1  6.9           
  g3511/A                                                               
  g3511/Z                               NAND2X1        7 31.7           
  g3430/A                                                               
  g3430/Z                               NAND2X1        1  6.9           
  g3279/A                                                               
  g3279/Z                               NAND2X1        1  6.4           
  can_rx_inst_bit_count_reg[6]/D   <<<  DFFQSRX1                        
  can_rx_inst_bit_count_reg[6]/CLK      setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                           capture                  2000 R 
------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/can_rx_inst_state_reg[1]/CLK
End-point    : cb_seqi/can_rx_inst_bit_count_reg[6]/D

The global mapper estimates a slack for this path of 195ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock)                            launch                                  0 R 
cb_seqi
  can_rx_inst_state_reg[1]/CLK                                     0    +0       0 R 
  can_rx_inst_state_reg[1]/Q             DFFQSRX1       4  21.2  324  +301     301 R 
cb_seqi/g839_in_0 
cb_oseqi/cb_seqi_g839_in_0 
  g2113/A                                                               +0     301   
  g2113/Z                                INVX2          3  15.5  153  +128     428 F 
  g2106_0/B                                                             +0     428   
  g2106_0/Z                              NAND2X1        1   7.3  156  +143     571 R 
  g2090/B                                                               +0     571   
  g2090/Z                                OR2X1          4  20.3  312  +242     814 R 
cb_oseqi/cb_seqi_g1695_z 
cb_seqi/g1695_z 
  g3470/A                                                               +0     814   
  g3470/Z                                NAND3X1        1  24.9  264  +206    1019 F 
  g3427/A                                                               +0    1019   
  g3427/Z                                INVX16        36 212.8  223  +194    1213 R 
  g3426/A                                                               +0    1213   
  g3426/Z                                INVX8          4  29.0   91   +78    1291 F 
  g3425/A                                                               +0    1291   
  g3425/Z                                INVX8         16  96.2  184  +135    1426 R 
  g3323/S                                                               +0    1426   
  g3323/Z                                MUX2X1         1   6.4   72  +172    1598 F 
  can_rx_inst_shift_reg_reg[70]/D   <<<  DFFQSRX1                       +0    1598   
  can_rx_inst_shift_reg_reg[70]/CLK      setup                     0  +207    1805 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                            capture                              2000 R 
-------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     195ps 
Start-point  : cb_seqi/can_rx_inst_state_reg[1]/CLK
End-point    : cb_seqi/can_rx_inst_shift_reg_reg[70]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               22526        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C                36      195              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   146        100.0
Excluded from State Retention     146        100.0
    - Will not convert            146        100.0
      - Preserved                   0          0.0
      - Power intent excluded     146        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.5495609999999989
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  71.1( 50.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.4( 16.7) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  29.3( 33.3) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/uart_can_bridge/fv_map.fv.json' for netlist 'fv/uart_can_bridge/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/uart_can_bridge/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  59.8( 42.9) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.3( 14.3) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  24.6( 28.6) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:01(00:00:01) |  15.9( 14.3) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006370000000000431
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  59.9( 42.9) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.3( 14.3) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  24.7( 28.6) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:01(00:00:01) |  15.9( 14.3) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:uart_can_bridge ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  59.9( 42.9) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.3( 14.3) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  24.7( 28.6) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:01(00:00:01) |  15.9( 14.3) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0062819999999987886
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  59.9( 42.9) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.3( 14.3) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  24.7( 28.6) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:01(00:00:01) |  15.9( 14.3) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:07 (Dec01) |  392.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:03) |  59.9( 42.9) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:10 (Dec01) |  392.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:01) |  -0.3( 14.3) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:11 (Dec01) |  718.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:02) |  24.7( 28.6) |   17:24:13 (Dec01) |  718.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:01(00:00:01) |  15.9( 14.3) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  -0.1(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:14 (Dec01) |  718.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       432     17516       718
##>M:Pre Cleanup                        0         -         -       432     17516       718
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       390     18805       718
##>M:Const Prop                         0       195         0       390     18805       718
##>M:Cleanup                            0       195         0       390     18805       718
##>M:MBCI                               0         -         -       390     18805       718
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'uart_can_bridge'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synthesis.tcl) 147: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(synthesis.tcl) 148: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:01 (Dec01) |  274.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:05(00:00:05) |  44.4( 38.5) |   17:24:06 (Dec01) |  392.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:04) |  33.3( 30.8) |   17:24:10 (Dec01) |  392.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:04) |  22.3( 30.8) |   17:24:14 (Dec01) |  718.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 149: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (12/01 17:24:14, mem=1566.84M)
%# Begin qos_stats (12/01 17:24:14, mem=1566.84M)
        Computing arrivals and requireds.
%# End qos_stats (12/01 17:24:14, total cpu=01:00:00, real=01:00:00, peak res=718.10M, current mem=1566.84M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       429             195
  R2R (ps):                       429             195
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     18,030          22,526
Total Cell Area:               18,030          22,526
Leaf Instances:                   432             390
Total Instances:                  432             390
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03
Real Runtime (h:m:s):        00:00:09        00:00:04
CPU  Elapsed (h:m:s):        00:00:13        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:16
Memory (MB):                  1562.91         1566.84
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:13
Total Memory (MB):     1574.84
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : uart_can_bridge
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec01-17:24:06/map_uart_can_bridge.db' for 'uart_can_bridge' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (12/01 17:24:14, total cpu=01:00:00, real=01:00:00, peak res=718.10M, current mem=1574.84M)
@file(synthesis.tcl) 150: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       429             195
  R2R (ps):                       429             195
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     18,030          22,526
Total Cell Area:               18,030          22,526
Leaf Instances:                   432             390
Total Instances:                  432             390
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03
Real Runtime (h:m:s):        00:00:09        00:00:04
CPU  Elapsed (h:m:s):        00:00:13        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:16
Memory (MB):                  1562.91         1566.84
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:13
Total Memory (MB):     1574.84
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 151: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 154: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(synthesis.tcl) 159: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Dec01-17:24:06/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 171: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesis.tcl) 172: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'uart_can_bridge' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 22526        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                22526        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  22526        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 22526        0         0         0        0
 undup                     22505        0         0         0        0
 rem_buf                   22486        0         0         0        0
 rem_inv                   22463        0         0         0        0
 merge_bi                  22388        0         0         0        0
 io_phase                  22372        0         0         0        0
 area_down                 22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.00
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         2  (        1 /        1 )  0.00
        merge_bi         5  (        5 /        5 )  0.01
      rem_inv_qb         5  (        0 /        0 )  0.00
    seq_res_area         4  (        0 /        0 )  0.89
        io_phase         1  (        1 /        1 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         1  (        1 /        1 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         5  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         5  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         1  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  22361        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as  |
|            |        |      | there is no power intent loaded.                |
| PA-7       |Info    |    4 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'uart_can_bridge'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synthesis.tcl) 173: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (12/01 17:24:16, mem=1530.82M)
%# Begin qos_stats (12/01 17:24:16, mem=1566.66M)
        Computing arrivals and requireds.
%# End qos_stats (12/01 17:24:16, total cpu=01:00:00, real=01:00:00, peak res=724.90M, current mem=1566.66M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       429             195              46
  R2R (ps):                       429             195              46
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     18,030          22,526          22,361
Total Cell Area:               18,030          22,526          22,361
Leaf Instances:                   432             390             381
Total Instances:                  432             390             381
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02
Real Runtime (h:m:s):        00:00:09        00:00:04        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:18
Real Elapsed (h:m:s):        00:00:12        00:00:16        00:00:18
Memory (MB):                  1562.91         1566.84         1566.66
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1574.66
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : uart_can_bridge
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec01-17:24:06/syn_opt_uart_can_bridge.db' for 'uart_can_bridge' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (12/01 17:24:16, total cpu=01:00:00, real=01:00:00, peak res=724.90M, current mem=1574.66M)
@file(synthesis.tcl) 174: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       429             195              46
  R2R (ps):                       429             195              46
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     18,030          22,526          22,361
Total Cell Area:               18,030          22,526          22,361
Leaf Instances:                   432             390             381
Total Instances:                  432             390             381
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02
Real Runtime (h:m:s):        00:00:09        00:00:04        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:18
Real Elapsed (h:m:s):        00:00:12        00:00:16        00:00:18
Memory (MB):                  1562.91         1566.84         1566.66
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1574.66
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 176: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(synthesis.tcl) 177: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:01 (Dec01) |  274.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:05(00:00:05) |  37.8( 33.3) |   17:24:06 (Dec01) |  392.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:04) |  28.3( 26.7) |   17:24:10 (Dec01) |  392.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:04) |  19.0( 26.7) |   17:24:14 (Dec01) |  718.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:15) |  00:00:01(00:00:02) |  14.8( 13.3) |   17:24:16 (Dec01) |  724.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 179: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(synthesis.tcl) 191: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 192: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(synthesis.tcl) 193: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (12/01 17:24:17, mem=1574.66M)
%# Begin qos_stats (12/01 17:24:17, mem=1574.66M)
        Computing arrivals and requireds.
%# End qos_stats (12/01 17:24:17, total cpu=01:00:00, real=01:00:00, peak res=724.90M, current mem=1574.66M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       429             195              46              46
  R2R (ps):                       429             195              46              46
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     18,030          22,526          22,361          22,361
Total Cell Area:               18,030          22,526          22,361          22,361
Leaf Instances:                   432             390             381             381
Total Instances:                  432             390             381             381
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:09        00:00:04        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:18        00:00:18
Real Elapsed (h:m:s):        00:00:12        00:00:16        00:00:18        00:00:19
Memory (MB):                  1562.91         1566.84         1566.66         1574.66
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:16
Total Memory (MB):     1574.66
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : uart_can_bridge
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec01-17:24:06/final_uart_can_bridge.db' for 'uart_can_bridge' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (12/01 17:24:17, total cpu=01:00:00, real=01:00:00, peak res=724.90M, current mem=1574.66M)
@file(synthesis.tcl) 194: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for uart_can_bridge
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       429             195              46              46
  R2R (ps):                       429             195              46              46
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     18,030          22,526          22,361          22,361
Total Cell Area:               18,030          22,526          22,361          22,361
Leaf Instances:                   432             390             381             381
Total Instances:                  432             390             381             381
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:09        00:00:04        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:18        00:00:18
Real Elapsed (h:m:s):        00:00:12        00:00:16        00:00:18        00:00:19
Memory (MB):                  1562.91         1566.84         1566.66         1574.66
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:16
Total Memory (MB):     1574.66
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 195: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(synthesis.tcl) 197: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesis.tcl) 198: report_power > $_REPORTS_PATH/${DESIGN}_power.rpt
Warning: Library 'sclib_tsmc180_ff' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ff' in domain '-1'
Warning: Library 'sclib_tsmc180_ss' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ss' in domain '-1'
Warning: Library 'sclib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_tt' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : uart_can_bridge
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports_Dec01-17:24:06/uart_can_bridge_power.rpt
@file(synthesis.tcl) 205: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/uart_can_bridge/uart_can_bridge_mv.fv.json' for netlist 'outputs_Dec01-17:24:06/uart_can_bridge_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Dec01-17:24:06/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 209: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(synthesis.tcl) 210: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:01 (Dec01) |  274.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:05(00:00:05) |  37.9( 29.4) |   17:24:06 (Dec01) |  392.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:09) |  00:00:03(00:00:04) |  28.4( 23.5) |   17:24:10 (Dec01) |  392.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:04) |  19.0( 23.5) |   17:24:14 (Dec01) |  718.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:15) |  00:00:01(00:00:02) |  14.8( 11.8) |   17:24:16 (Dec01) |  724.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:17) |  00:00:00(00:00:02) |  -0.1( 11.8) |   17:24:18 (Dec01) |  724.9 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 211: puts "============================"
============================
@file(synthesis.tcl) 212: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synthesis.tcl) 213: puts "============================"
============================
@file(synthesis.tcl) 215: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source ./synthesis.tcl
WARNING: This version of the tool is 800 days old.

Lic Summary:
[17:24:43.277379] Cdslmd servers: chickasaw
[17:24:43.277385] Feature usage summary:
[17:24:43.277385] Genus_Synthesis

Normal exit.