\chapter{Summary}
\hypertarget{md_api}{}\label{md_api}\index{Summary@{Summary}}
\label{md_api_autotoc_md0}%
\Hypertarget{md_api_autotoc_md0}%
 Members \texorpdfstring{$\vert$}{|} Descriptions ~\newline
 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\texorpdfstring{$\vert$}{|}-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/--- {\ttfamily struct}\`{}\+ADC\+\_\+\+Common\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} {\ttfamily struct}\`{}\+ADC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Analog to Digital Converter {\ttfamily struct}\`{}\+CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Controller Area Network FIFOMail\+Box. {\ttfamily struct}\`{}\+CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Controller Area Network Filter\+Register. {\ttfamily struct}\`{}\+CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Controller Area Network Tx\+Mail\+Box. {\ttfamily struct}\`{}\+CAN\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Controller Area Network. {\ttfamily struct}\`{}\+CRC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} CRC calculation unit. {\ttfamily struct}\`{}\+DAC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Digital to Analog Converter. {\ttfamily struct}\`{}\+DBGMCU\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Debug MCU. {\ttfamily struct}\`{}\+DCMI\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} DCMI. {\ttfamily struct}\`{}\+DMA2\+D\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} DMA2D Controller. {\ttfamily struct}\`{}\+DMA\+\_\+\+Stream\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} DMA Controller. {\ttfamily struct}\`{}\+DMA\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} {\ttfamily struct}\`{}\+ETH\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Ethernet MAC. {\ttfamily struct}\`{}\+EXTI\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} External Interrupt/\+Event Controller. {\ttfamily struct}\`{}\+FLASH\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} FLASH Registers. {\ttfamily struct}\`{}\+FMC\+\_\+\+Bank1\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Flexible Memory Controller. {\ttfamily struct}\`{}\+FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Flexible Memory Controller Bank1E. {\ttfamily struct}\`{}\+FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Flexible Memory Controller Bank2. {\ttfamily struct}\`{}\+FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Flexible Memory Controller Bank4. {\ttfamily struct}\`{}\+FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Flexible Memory Controller Bank5\+\_\+6. {\ttfamily struct}\`{}\+GPIO\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} General Purpose I/O. {\ttfamily struct}\`{}\+I2\+C\+\_\+\+Handle\+\_\+t\`{} \texorpdfstring{$\vert$}{|} {\ttfamily struct}\`{}\+I2\+C\+\_\+\+Pin\+Config\+\_\+t\`{} \texorpdfstring{$\vert$}{|} {\ttfamily struct}\`{}\+I2\+C\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Inter-\/integrated Circuit Interface. {\ttfamily struct}\`{}\+IWDG\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Independent WATCHDOG. {\ttfamily struct}\`{}\+LTDC\+\_\+\+Layer\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} LCD-\/\+TFT Display layer x Controller. {\ttfamily struct}\`{}\+LTDC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} LCD-\/\+TFT Display Controller. {\ttfamily struct}\`{}\+PWR\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Power Control. {\ttfamily struct}\`{}\+RCC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Reset and Clock Control. {\ttfamily struct}\`{}\+RNG\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} RNG. {\ttfamily struct}\`{}\+RTC\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Real-\/\+Time Clock. {\ttfamily struct}\`{}\+SAI\+\_\+\+Block\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} {\ttfamily struct}\`{}\+SAI\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Serial Audio Interface. {\ttfamily struct}\`{}\+SDIO\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} SD host Interface. {\ttfamily struct}\`{}\+SPI\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Serial Peripheral Interface. {\ttfamily struct}\`{}\+SYSCFG\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} System configuration controller. {\ttfamily struct}\`{}\+TIM\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} TIM. {\ttfamily struct}\`{}\+USART\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Universal Synchronous Asynchronous Receiver Transmitter. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. {\ttfamily struct}\`{}\+USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. {\ttfamily struct}\`{}\+WWDG\+\_\+\+Type\+Def\`{} \texorpdfstring{$\vert$}{|} Window WATCHDOG.\hypertarget{md_api_autotoc_md1}{}\doxysection{\texorpdfstring{struct {\ttfamily ADC\+\_\+\+Common\+\_\+\+Type\+Def}}{struct {\ttfamily ADC\+\_\+\+Common\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md1}
\hypertarget{md_api_autotoc_md2}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md2}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}   &ADC Common status register, Address offset\+: ADC1 base address + 0x300    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}   &ADC common control register, Address offset\+: ADC1 base address + 0x304    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDR\`{}   &ADC common regular data register for dual AND triple modes, Address offset\+: ADC1 base address + 0x308   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md3}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md3}
\hypertarget{md_api_autotoc_md4}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}}\label{md_api_autotoc_md4}
ADC Common status register, Address offset\+: ADC1 base address + 0x300\hypertarget{md_api_autotoc_md5}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}}}\label{md_api_autotoc_md5}
ADC common control register, Address offset\+: ADC1 base address + 0x304\hypertarget{md_api_autotoc_md6}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDR\`{}}}\label{md_api_autotoc_md6}
ADC common regular data register for dual AND triple modes, Address offset\+: ADC1 base address + 0x308\hypertarget{md_api_autotoc_md7}{}\doxysection{\texorpdfstring{struct {\ttfamily ADC\+\_\+\+Type\+Def}}{struct {\ttfamily ADC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md7}
Analog to Digital Converter\hypertarget{md_api_autotoc_md8}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md8}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &ADC status register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &ADC control register 1, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &ADC control register 2, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR1\`{}   &ADC sample time register 1, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR2\`{}   &ADC sample time register 2, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR1\`{}   &ADC injected channel data offset register 1, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR2\`{}   &ADC injected channel data offset register 2, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR3\`{}   &ADC injected channel data offset register 3, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR4\`{}   &ADC injected channel data offset register 4, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HTR\`{}   &ADC watchdog higher threshold register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LTR\`{}   &ADC watchdog lower threshold register, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR1\`{}   &ADC regular sequence register 1, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR2\`{}   &ADC regular sequence register 2, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR3\`{}   &ADC regular sequence register 3, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JSQR\`{}   &ADC injected sequence register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR1\`{}   &ADC injected data register 1, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR2\`{}   &ADC injected data register 2, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR3\`{}   &ADC injected data register 3, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR4\`{}   &ADC injected data register 4, Address offset\+: 0x48    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &ADC regular data register, Address offset\+: 0x4C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md9}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md9}
\hypertarget{md_api_autotoc_md10}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md10}
ADC status register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md11}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md11}
ADC control register 1, Address offset\+: 0x04\hypertarget{md_api_autotoc_md12}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md12}
ADC control register 2, Address offset\+: 0x08\hypertarget{md_api_autotoc_md13}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR1\`{}}}\label{md_api_autotoc_md13}
ADC sample time register 1, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md14}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMPR2\`{}}}\label{md_api_autotoc_md14}
ADC sample time register 2, Address offset\+: 0x10\hypertarget{md_api_autotoc_md15}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR1\`{}}}\label{md_api_autotoc_md15}
ADC injected channel data offset register 1, Address offset\+: 0x14\hypertarget{md_api_autotoc_md16}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR2\`{}}}\label{md_api_autotoc_md16}
ADC injected channel data offset register 2, Address offset\+: 0x18\hypertarget{md_api_autotoc_md17}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR3\`{}}}\label{md_api_autotoc_md17}
ADC injected channel data offset register 3, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md18}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JOFR4\`{}}}\label{md_api_autotoc_md18}
ADC injected channel data offset register 4, Address offset\+: 0x20\hypertarget{md_api_autotoc_md19}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HTR\`{}}}\label{md_api_autotoc_md19}
ADC watchdog higher threshold register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md20}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LTR\`{}}}\label{md_api_autotoc_md20}
ADC watchdog lower threshold register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md21}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR1\`{}}}\label{md_api_autotoc_md21}
ADC regular sequence register 1, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md22}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR2\`{}}}\label{md_api_autotoc_md22}
ADC regular sequence register 2, Address offset\+: 0x30\hypertarget{md_api_autotoc_md23}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SQR3\`{}}}\label{md_api_autotoc_md23}
ADC regular sequence register 3, Address offset\+: 0x34\hypertarget{md_api_autotoc_md24}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JSQR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JSQR\`{}}}\label{md_api_autotoc_md24}
ADC injected sequence register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md25}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR1\`{}}}\label{md_api_autotoc_md25}
ADC injected data register 1, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md26}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR2\`{}}}\label{md_api_autotoc_md26}
ADC injected data register 2, Address offset\+: 0x40\hypertarget{md_api_autotoc_md27}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR3\`{}}}\label{md_api_autotoc_md27}
ADC injected data register 3, Address offset\+: 0x44\hypertarget{md_api_autotoc_md28}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+JDR4\`{}}}\label{md_api_autotoc_md28}
ADC injected data register 4, Address offset\+: 0x48\hypertarget{md_api_autotoc_md29}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md29}
ADC regular data register, Address offset\+: 0x4C\hypertarget{md_api_autotoc_md30}{}\doxysection{\texorpdfstring{struct {\ttfamily CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}{struct {\ttfamily CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md30}
Controller Area Network FIFOMail\+Box.\hypertarget{md_api_autotoc_md31}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md31}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RIR\`{}   &CAN receive FIFO mailbox identifier register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDTR\`{}   &CAN receive FIFO mailbox data length control and time stamp register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDLR\`{}   &CAN receive FIFO mailbox data low register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDHR\`{}   &CAN receive FIFO mailbox data high register   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md32}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md32}
\hypertarget{md_api_autotoc_md33}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RIR\`{}}}\label{md_api_autotoc_md33}
CAN receive FIFO mailbox identifier register\hypertarget{md_api_autotoc_md34}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDTR\`{}}}\label{md_api_autotoc_md34}
CAN receive FIFO mailbox data length control and time stamp register\hypertarget{md_api_autotoc_md35}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDLR\`{}}}\label{md_api_autotoc_md35}
CAN receive FIFO mailbox data low register\hypertarget{md_api_autotoc_md36}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDHR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RDHR\`{}}}\label{md_api_autotoc_md36}
CAN receive FIFO mailbox data high register\hypertarget{md_api_autotoc_md37}{}\doxysection{\texorpdfstring{struct {\ttfamily CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}{struct {\ttfamily CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md37}
Controller Area Network Filter\+Register.\hypertarget{md_api_autotoc_md38}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md38}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR1\`{}   &CAN Filter bank register 1    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR2\`{}   &CAN Filter bank register 1   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md39}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md39}
\hypertarget{md_api_autotoc_md40}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR1\`{}}}\label{md_api_autotoc_md40}
CAN Filter bank register 1\hypertarget{md_api_autotoc_md41}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FR2\`{}}}\label{md_api_autotoc_md41}
CAN Filter bank register 1\hypertarget{md_api_autotoc_md42}{}\doxysection{\texorpdfstring{struct {\ttfamily CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}{struct {\ttfamily CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md42}
Controller Area Network Tx\+Mail\+Box.\hypertarget{md_api_autotoc_md43}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md43}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TIR\`{}   &CAN TX mailbox identifier register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDTR\`{}   &CAN mailbox data length control and time stamp register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDLR\`{}   &CAN mailbox data low register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDHR\`{}   &CAN mailbox data high register   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md44}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md44}
\hypertarget{md_api_autotoc_md45}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TIR\`{}}}\label{md_api_autotoc_md45}
CAN TX mailbox identifier register\hypertarget{md_api_autotoc_md46}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDTR\`{}}}\label{md_api_autotoc_md46}
CAN mailbox data length control and time stamp register\hypertarget{md_api_autotoc_md47}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDLR\`{}}}\label{md_api_autotoc_md47}
CAN mailbox data low register\hypertarget{md_api_autotoc_md48}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDHR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TDHR\`{}}}\label{md_api_autotoc_md48}
CAN mailbox data high register\hypertarget{md_api_autotoc_md49}{}\doxysection{\texorpdfstring{struct {\ttfamily CAN\+\_\+\+Type\+Def}}{struct {\ttfamily CAN\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md49}
Controller Area Network.\hypertarget{md_api_autotoc_md50}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md50}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MCR\`{}   &CAN master control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MSR\`{}   &CAN master status register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSR\`{}   &CAN transmit status register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF0\+R\`{}   &CAN receive FIFO 0 register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF1\+R\`{}   &CAN receive FIFO 1 register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}   &CAN interrupt enable register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESR\`{}   &CAN error status register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTR\`{}   &CAN bit timing register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x020 -\/ 0x17F    \\\cline{1-2}
{\ttfamily public}\`{}\+CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+Tx\+Mail\+Box\`{}   &CAN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC    \\\cline{1-2}
{\ttfamily public}\`{}\+CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+FIFOMail\+Box\`{}   &CAN FIFO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x1\+D0 -\/ 0x1\+FF    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FMR\`{}   &CAN filter master register, Address offset\+: 0x200    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FM1\+R\`{}   &CAN filter mode register, Address offset\+: 0x204    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}   &Reserved, 0x208    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FS1\+R\`{}   &CAN filter scale register, Address offset\+: 0x20C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}   &Reserved, 0x210    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FFA1\+R\`{}   &CAN filter FIFO assignment register, Address offset\+: 0x214    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}   &Reserved, 0x218    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FA1\+R\`{}   &CAN filter activation register, Address offset\+: 0x21C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}   &Reserved, 0x220-\/0x23F    \\\cline{1-2}
{\ttfamily public}\`{}\+CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\`{}\`{}s\+Filter\+Register\`{}   &CAN Filter Register, Address offset\+: 0x240-\/0x31C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md51}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md51}
\hypertarget{md_api_autotoc_md52}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MCR\`{}}}\label{md_api_autotoc_md52}
CAN master control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md53}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MSR\`{}}}\label{md_api_autotoc_md53}
CAN master status register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md54}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSR\`{}}}\label{md_api_autotoc_md54}
CAN transmit status register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md55}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF0\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF0\+R\`{}}}\label{md_api_autotoc_md55}
CAN receive FIFO 0 register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md56}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RF1\+R\`{}}}\label{md_api_autotoc_md56}
CAN receive FIFO 1 register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md57}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}}\label{md_api_autotoc_md57}
CAN interrupt enable register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md58}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESR\`{}}}\label{md_api_autotoc_md58}
CAN error status register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md59}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTR\`{}}}\label{md_api_autotoc_md59}
CAN bit timing register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md60}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md60}
Reserved, 0x020 -\/ 0x17F\hypertarget{md_api_autotoc_md61}{}\doxyparagraph{\texorpdfstring{{\ttfamily public}\`{}\+CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+Tx\+Mail\+Box\`{}}{{\ttfamily public}\`{}\+CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+Tx\+Mail\+Box\`{}}}\label{md_api_autotoc_md61}
CAN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC\hypertarget{md_api_autotoc_md62}{}\doxyparagraph{\texorpdfstring{{\ttfamily public}\`{}\+CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+FIFOMail\+Box\`{}}{{\ttfamily public}\`{}\+CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\`{}\`{}s\+FIFOMail\+Box\`{}}}\label{md_api_autotoc_md62}
CAN FIFO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC\hypertarget{md_api_autotoc_md63}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md63}
Reserved, 0x1\+D0 -\/ 0x1\+FF\hypertarget{md_api_autotoc_md64}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FMR\`{}}}\label{md_api_autotoc_md64}
CAN filter master register, Address offset\+: 0x200\hypertarget{md_api_autotoc_md65}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FM1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FM1\+R\`{}}}\label{md_api_autotoc_md65}
CAN filter mode register, Address offset\+: 0x204\hypertarget{md_api_autotoc_md66}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}}\label{md_api_autotoc_md66}
Reserved, 0x208\hypertarget{md_api_autotoc_md67}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FS1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FS1\+R\`{}}}\label{md_api_autotoc_md67}
CAN filter scale register, Address offset\+: 0x20C\hypertarget{md_api_autotoc_md68}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}}\label{md_api_autotoc_md68}
Reserved, 0x210\hypertarget{md_api_autotoc_md69}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FFA1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FFA1\+R\`{}}}\label{md_api_autotoc_md69}
CAN filter FIFO assignment register, Address offset\+: 0x214\hypertarget{md_api_autotoc_md70}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}}\label{md_api_autotoc_md70}
Reserved, 0x218\hypertarget{md_api_autotoc_md71}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FA1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FA1\+R\`{}}}\label{md_api_autotoc_md71}
CAN filter activation register, Address offset\+: 0x21C\hypertarget{md_api_autotoc_md72}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}}\label{md_api_autotoc_md72}
Reserved, 0x220-\/0x23F\hypertarget{md_api_autotoc_md73}{}\doxyparagraph{\texorpdfstring{{\ttfamily public}\`{}\+CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\`{}\`{}s\+Filter\+Register\`{}}{{\ttfamily public}\`{}\+CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\`{}\`{}s\+Filter\+Register\`{}}}\label{md_api_autotoc_md73}
CAN Filter Register, Address offset\+: 0x240-\/0x31C\hypertarget{md_api_autotoc_md74}{}\doxysection{\texorpdfstring{struct {\ttfamily CRC\+\_\+\+Type\+Def}}{struct {\ttfamily CRC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md74}
CRC calculation unit.\hypertarget{md_api_autotoc_md75}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md75}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &CRC Data register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint8\+\_\+t}\`{}\+IDR\`{}   &CRC Independent data register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public uint8\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x05    \\\cline{1-2}
{\ttfamily public uint16\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x06    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &CRC Control register, Address offset\+: 0x08   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md76}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md76}
\hypertarget{md_api_autotoc_md77}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md77}
CRC Data register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md78}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint8\+\_\+t}\`{}\+IDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint8\+\_\+t}\`{}\+IDR\`{}}}\label{md_api_autotoc_md78}
CRC Independent data register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md79}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint8\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint8\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md79}
Reserved, 0x05\hypertarget{md_api_autotoc_md80}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint16\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint16\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md80}
Reserved, 0x06\hypertarget{md_api_autotoc_md81}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md81}
CRC Control register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md82}{}\doxysection{\texorpdfstring{struct {\ttfamily DAC\+\_\+\+Type\+Def}}{struct {\ttfamily DAC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md82}
Digital to Analog Converter.\hypertarget{md_api_autotoc_md83}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md83}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &DAC control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWTRIGR\`{}   &DAC software trigger register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R1\`{}   &DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L1\`{}   &DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R1\`{}   &DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R2\`{}   &DAC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L2\`{}   &DAC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R2\`{}   &DAC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+RD\`{}   &Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+LD\`{}   &DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+RD\`{}   &DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR1\`{}   &DAC channel1 data output register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR2\`{}   &DAC channel2 data output register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &DAC status register, Address offset\+: 0x34   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md84}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md84}
\hypertarget{md_api_autotoc_md85}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md85}
DAC control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md86}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWTRIGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWTRIGR\`{}}}\label{md_api_autotoc_md86}
DAC software trigger register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md87}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R1\`{}}}\label{md_api_autotoc_md87}
DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md88}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L1\`{}}}\label{md_api_autotoc_md88}
DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md89}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R1\`{}}}\label{md_api_autotoc_md89}
DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md90}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+R2\`{}}}\label{md_api_autotoc_md90}
DAC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md91}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+L2\`{}}}\label{md_api_autotoc_md91}
DAC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md92}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+R2\`{}}}\label{md_api_autotoc_md92}
DAC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md93}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+RD\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+RD\`{}}}\label{md_api_autotoc_md93}
Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md94}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+LD\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR12\+LD\`{}}}\label{md_api_autotoc_md94}
DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md95}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+RD\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DHR8\+RD\`{}}}\label{md_api_autotoc_md95}
DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md96}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR1\`{}}}\label{md_api_autotoc_md96}
DAC channel1 data output register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md97}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOR2\`{}}}\label{md_api_autotoc_md97}
DAC channel2 data output register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md98}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md98}
DAC status register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md99}{}\doxysection{\texorpdfstring{struct {\ttfamily DBGMCU\+\_\+\+Type\+Def}}{struct {\ttfamily DBGMCU\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md99}
Debug MCU.\hypertarget{md_api_autotoc_md100}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md100}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDCODE\`{}   &MCU device ID code, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &Debug MCU configuration register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+FZ\`{}   &Debug MCU APB1 freeze register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+FZ\`{}   &Debug MCU APB2 freeze register, Address offset\+: 0x0C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md101}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md101}
\hypertarget{md_api_autotoc_md102}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDCODE\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDCODE\`{}}}\label{md_api_autotoc_md102}
MCU device ID code, Address offset\+: 0x00\hypertarget{md_api_autotoc_md103}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md103}
Debug MCU configuration register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md104}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+FZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+FZ\`{}}}\label{md_api_autotoc_md104}
Debug MCU APB1 freeze register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md105}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+FZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+FZ\`{}}}\label{md_api_autotoc_md105}
Debug MCU APB2 freeze register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md106}{}\doxysection{\texorpdfstring{struct {\ttfamily DCMI\+\_\+\+Type\+Def}}{struct {\ttfamily DCMI\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md106}
DCMI.\hypertarget{md_api_autotoc_md107}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md107}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &DCMI control register 1, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &DCMI status register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RISR\`{}   &DCMI raw interrupt status register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}   &DCMI interrupt enable register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MISR\`{}   &DCMI masked interrupt status register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}   &DCMI interrupt clear register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESCR\`{}   &DCMI embedded synchronization code register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESUR\`{}   &DCMI embedded synchronization unmask register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSTRTR\`{}   &DCMI crop window start, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSIZER\`{}   &DCMI crop window size, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &DCMI data register, Address offset\+: 0x28   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md108}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md108}
\hypertarget{md_api_autotoc_md109}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md109}
DCMI control register 1, Address offset\+: 0x00\hypertarget{md_api_autotoc_md110}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md110}
DCMI status register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md111}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RISR\`{}}}\label{md_api_autotoc_md111}
DCMI raw interrupt status register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md112}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}}\label{md_api_autotoc_md112}
DCMI interrupt enable register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md113}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MISR\`{}}}\label{md_api_autotoc_md113}
DCMI masked interrupt status register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md114}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}}\label{md_api_autotoc_md114}
DCMI interrupt clear register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md115}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESCR\`{}}}\label{md_api_autotoc_md115}
DCMI embedded synchronization code register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md116}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESUR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ESUR\`{}}}\label{md_api_autotoc_md116}
DCMI embedded synchronization unmask register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md117}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSTRTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSTRTR\`{}}}\label{md_api_autotoc_md117}
DCMI crop window start, Address offset\+: 0x20\hypertarget{md_api_autotoc_md118}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSIZER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CWSIZER\`{}}}\label{md_api_autotoc_md118}
DCMI crop window size, Address offset\+: 0x24\hypertarget{md_api_autotoc_md119}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md119}
DCMI data register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md120}{}\doxysection{\texorpdfstring{struct {\ttfamily DMA2\+D\+\_\+\+Type\+Def}}{struct {\ttfamily DMA2\+D\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md120}
DMA2D Controller.\hypertarget{md_api_autotoc_md121}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md121}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &DMA2D Control Register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}   &DMA2D Interrupt Status Register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IFCR\`{}   &DMA2D Interrupt Flag Clear Register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGMAR\`{}   &DMA2D Foreground Memory Address Register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGOR\`{}   &DMA2D Foreground Offset Register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGMAR\`{}   &DMA2D Background Memory Address Register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGOR\`{}   &DMA2D Background Offset Register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGPFCCR\`{}   &DMA2D Foreground PFC Control Register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCOLR\`{}   &DMA2D Foreground Color Register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGPFCCR\`{}   &DMA2D Background PFC Control Register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCOLR\`{}   &DMA2D Background Color Register, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCMAR\`{}   &DMA2D Foreground CLUT Memory Address Register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCMAR\`{}   &DMA2D Background CLUT Memory Address Register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPFCCR\`{}   &DMA2D Output PFC Control Register, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OCOLR\`{}   &DMA2D Output Color Register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OMAR\`{}   &DMA2D Output Memory Address Register, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OOR\`{}   &DMA2D Output Offset Register, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NLR\`{}   &DMA2D Number of Line Register, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LWR\`{}   &DMA2D Line Watermark Register, Address offset\+: 0x48    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AMTCR\`{}   &DMA2D AHB Master Timer Configuration Register, Address offset\+: 0x4C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}   &Reserved, 0x50-\/0x3\+FF    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCLUT\`{}   &DMA2D Foreground CLUT, Address offset\+:400-\/7FF    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCLUT\`{}   &DMA2D Background CLUT, Address offset\+:800-\/BFF   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md122}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md122}
\hypertarget{md_api_autotoc_md123}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md123}
DMA2D Control Register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md124}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}}\label{md_api_autotoc_md124}
DMA2D Interrupt Status Register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md125}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IFCR\`{}}}\label{md_api_autotoc_md125}
DMA2D Interrupt Flag Clear Register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md126}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGMAR\`{}}}\label{md_api_autotoc_md126}
DMA2D Foreground Memory Address Register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md127}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGOR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGOR\`{}}}\label{md_api_autotoc_md127}
DMA2D Foreground Offset Register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md128}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGMAR\`{}}}\label{md_api_autotoc_md128}
DMA2D Background Memory Address Register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md129}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGOR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGOR\`{}}}\label{md_api_autotoc_md129}
DMA2D Background Offset Register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md130}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGPFCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGPFCCR\`{}}}\label{md_api_autotoc_md130}
DMA2D Foreground PFC Control Register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md131}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCOLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCOLR\`{}}}\label{md_api_autotoc_md131}
DMA2D Foreground Color Register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md132}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGPFCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGPFCCR\`{}}}\label{md_api_autotoc_md132}
DMA2D Background PFC Control Register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md133}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCOLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCOLR\`{}}}\label{md_api_autotoc_md133}
DMA2D Background Color Register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md134}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCMAR\`{}}}\label{md_api_autotoc_md134}
DMA2D Foreground CLUT Memory Address Register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md135}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCMAR\`{}}}\label{md_api_autotoc_md135}
DMA2D Background CLUT Memory Address Register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md136}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPFCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPFCCR\`{}}}\label{md_api_autotoc_md136}
DMA2D Output PFC Control Register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md137}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OCOLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OCOLR\`{}}}\label{md_api_autotoc_md137}
DMA2D Output Color Register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md138}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OMAR\`{}}}\label{md_api_autotoc_md138}
DMA2D Output Memory Address Register, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md139}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OOR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OOR\`{}}}\label{md_api_autotoc_md139}
DMA2D Output Offset Register, Address offset\+: 0x40\hypertarget{md_api_autotoc_md140}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NLR\`{}}}\label{md_api_autotoc_md140}
DMA2D Number of Line Register, Address offset\+: 0x44\hypertarget{md_api_autotoc_md141}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LWR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LWR\`{}}}\label{md_api_autotoc_md141}
DMA2D Line Watermark Register, Address offset\+: 0x48\hypertarget{md_api_autotoc_md142}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AMTCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AMTCR\`{}}}\label{md_api_autotoc_md142}
DMA2D AHB Master Timer Configuration Register, Address offset\+: 0x4C\hypertarget{md_api_autotoc_md143}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}}}\label{md_api_autotoc_md143}
Reserved, 0x50-\/0x3\+FF\hypertarget{md_api_autotoc_md144}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCLUT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FGCLUT\`{}}}\label{md_api_autotoc_md144}
DMA2D Foreground CLUT, Address offset\+:400-\/7FF\hypertarget{md_api_autotoc_md145}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCLUT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BGCLUT\`{}}}\label{md_api_autotoc_md145}
DMA2D Background CLUT, Address offset\+:800-\/BFF\hypertarget{md_api_autotoc_md146}{}\doxysection{\texorpdfstring{struct {\ttfamily DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}{struct {\ttfamily DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md146}
DMA Controller.\hypertarget{md_api_autotoc_md147}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md147}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &DMA stream x configuration register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NDTR\`{}   &DMA stream x number of data register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PAR\`{}   &DMA stream x peripheral address register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M0\+AR\`{}   &DMA stream x memory 0 address register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M1\+AR\`{}   &DMA stream x memory 1 address register    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FCR\`{}   &DMA stream x FIFO control register   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md148}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md148}
\hypertarget{md_api_autotoc_md149}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md149}
DMA stream x configuration register\hypertarget{md_api_autotoc_md150}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NDTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+NDTR\`{}}}\label{md_api_autotoc_md150}
DMA stream x number of data register\hypertarget{md_api_autotoc_md151}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PAR\`{}}}\label{md_api_autotoc_md151}
DMA stream x peripheral address register\hypertarget{md_api_autotoc_md152}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M0\+AR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M0\+AR\`{}}}\label{md_api_autotoc_md152}
DMA stream x memory 0 address register\hypertarget{md_api_autotoc_md153}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M1\+AR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+M1\+AR\`{}}}\label{md_api_autotoc_md153}
DMA stream x memory 1 address register\hypertarget{md_api_autotoc_md154}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FCR\`{}}}\label{md_api_autotoc_md154}
DMA stream x FIFO control register\hypertarget{md_api_autotoc_md155}{}\doxysection{\texorpdfstring{struct {\ttfamily DMA\+\_\+\+Type\+Def}}{struct {\ttfamily DMA\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md155}
\hypertarget{md_api_autotoc_md156}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md156}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LISR\`{}   &DMA low interrupt status register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HISR\`{}   &DMA high interrupt status register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIFCR\`{}   &DMA low interrupt flag clear register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HIFCR\`{}   &DMA high interrupt flag clear register, Address offset\+: 0x0C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md157}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md157}
\hypertarget{md_api_autotoc_md158}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LISR\`{}}}\label{md_api_autotoc_md158}
DMA low interrupt status register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md159}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HISR\`{}}}\label{md_api_autotoc_md159}
DMA high interrupt status register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md160}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIFCR\`{}}}\label{md_api_autotoc_md160}
DMA low interrupt flag clear register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md161}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HIFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HIFCR\`{}}}\label{md_api_autotoc_md161}
DMA high interrupt flag clear register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md162}{}\doxysection{\texorpdfstring{struct {\ttfamily ETH\+\_\+\+Type\+Def}}{struct {\ttfamily ETH\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md162}
Ethernet MAC.\hypertarget{md_api_autotoc_md163}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md163}
Members \texorpdfstring{$\vert$}{|} Descriptions ~\newline
 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\texorpdfstring{$\vert$}{|}-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/--- {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFFR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTHR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTLR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIAR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIDR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACVLANTR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACRWUFFR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACPMTCSR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACDBGR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACSR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACIMR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+HR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+LR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+HR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+LR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+HR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+LR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+HR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+LR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIMR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIMR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFSCCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFMSCCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFCECR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFAECR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRGUFCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPSSIR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHUR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLUR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSAR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTHR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTLR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RESERVED8\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSSR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED9\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMABMR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATPDR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARPDR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARDLAR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATDLAR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMASR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAOMR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAIER\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAMFBOCR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARSWTR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public uint32\+\_\+t}\`{}\+RESERVED10\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTDR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRDR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTBAR\`{} \texorpdfstring{$\vert$}{|} {\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRBAR\`{} \texorpdfstring{$\vert$}{|}\hypertarget{md_api_autotoc_md164}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md164}
\hypertarget{md_api_autotoc_md165}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACCR\`{}}}\label{md_api_autotoc_md165}
\hypertarget{md_api_autotoc_md166}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFFR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFFR\`{}}}\label{md_api_autotoc_md166}
\hypertarget{md_api_autotoc_md167}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTHR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTHR\`{}}}\label{md_api_autotoc_md167}
\hypertarget{md_api_autotoc_md168}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACHTLR\`{}}}\label{md_api_autotoc_md168}
\hypertarget{md_api_autotoc_md169}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIAR\`{}}}\label{md_api_autotoc_md169}
\hypertarget{md_api_autotoc_md170}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACMIIDR\`{}}}\label{md_api_autotoc_md170}
\hypertarget{md_api_autotoc_md171}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACFCR\`{}}}\label{md_api_autotoc_md171}
\hypertarget{md_api_autotoc_md172}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACVLANTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACVLANTR\`{}}}\label{md_api_autotoc_md172}
\hypertarget{md_api_autotoc_md173}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md173}
\hypertarget{md_api_autotoc_md174}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACRWUFFR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACRWUFFR\`{}}}\label{md_api_autotoc_md174}
\hypertarget{md_api_autotoc_md175}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACPMTCSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACPMTCSR\`{}}}\label{md_api_autotoc_md175}
\hypertarget{md_api_autotoc_md176}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md176}
\hypertarget{md_api_autotoc_md177}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACDBGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACDBGR\`{}}}\label{md_api_autotoc_md177}
\hypertarget{md_api_autotoc_md178}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACSR\`{}}}\label{md_api_autotoc_md178}
\hypertarget{md_api_autotoc_md179}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACIMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACIMR\`{}}}\label{md_api_autotoc_md179}
\hypertarget{md_api_autotoc_md180}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+HR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+HR\`{}}}\label{md_api_autotoc_md180}
\hypertarget{md_api_autotoc_md181}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+LR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA0\+LR\`{}}}\label{md_api_autotoc_md181}
\hypertarget{md_api_autotoc_md182}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+HR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+HR\`{}}}\label{md_api_autotoc_md182}
\hypertarget{md_api_autotoc_md183}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+LR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA1\+LR\`{}}}\label{md_api_autotoc_md183}
\hypertarget{md_api_autotoc_md184}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+HR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+HR\`{}}}\label{md_api_autotoc_md184}
\hypertarget{md_api_autotoc_md185}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+LR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA2\+LR\`{}}}\label{md_api_autotoc_md185}
\hypertarget{md_api_autotoc_md186}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+HR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+HR\`{}}}\label{md_api_autotoc_md186}
\hypertarget{md_api_autotoc_md187}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+LR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MACA3\+LR\`{}}}\label{md_api_autotoc_md187}
\hypertarget{md_api_autotoc_md188}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}}\label{md_api_autotoc_md188}
\hypertarget{md_api_autotoc_md189}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCCR\`{}}}\label{md_api_autotoc_md189}
\hypertarget{md_api_autotoc_md190}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIR\`{}}}\label{md_api_autotoc_md190}
\hypertarget{md_api_autotoc_md191}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIR\`{}}}\label{md_api_autotoc_md191}
\hypertarget{md_api_autotoc_md192}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRIMR\`{}}}\label{md_api_autotoc_md192}
\hypertarget{md_api_autotoc_md193}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTIMR\`{}}}\label{md_api_autotoc_md193}
\hypertarget{md_api_autotoc_md194}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}}\label{md_api_autotoc_md194}
\hypertarget{md_api_autotoc_md195}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFSCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFSCCR\`{}}}\label{md_api_autotoc_md195}
\hypertarget{md_api_autotoc_md196}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFMSCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFMSCCR\`{}}}\label{md_api_autotoc_md196}
\hypertarget{md_api_autotoc_md197}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}}\label{md_api_autotoc_md197}
\hypertarget{md_api_autotoc_md198}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCTGFCR\`{}}}\label{md_api_autotoc_md198}
\hypertarget{md_api_autotoc_md199}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}}\label{md_api_autotoc_md199}
\hypertarget{md_api_autotoc_md200}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFCECR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFCECR\`{}}}\label{md_api_autotoc_md200}
\hypertarget{md_api_autotoc_md201}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFAECR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRFAECR\`{}}}\label{md_api_autotoc_md201}
\hypertarget{md_api_autotoc_md202}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{}}}\label{md_api_autotoc_md202}
\hypertarget{md_api_autotoc_md203}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRGUFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MMCRGUFCR\`{}}}\label{md_api_autotoc_md203}
\hypertarget{md_api_autotoc_md204}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{}}}\label{md_api_autotoc_md204}
\hypertarget{md_api_autotoc_md205}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSCR\`{}}}\label{md_api_autotoc_md205}
\hypertarget{md_api_autotoc_md206}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPSSIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPSSIR\`{}}}\label{md_api_autotoc_md206}
\hypertarget{md_api_autotoc_md207}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHR\`{}}}\label{md_api_autotoc_md207}
\hypertarget{md_api_autotoc_md208}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLR\`{}}}\label{md_api_autotoc_md208}
\hypertarget{md_api_autotoc_md209}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHUR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSHUR\`{}}}\label{md_api_autotoc_md209}
\hypertarget{md_api_autotoc_md210}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLUR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSLUR\`{}}}\label{md_api_autotoc_md210}
\hypertarget{md_api_autotoc_md211}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSAR\`{}}}\label{md_api_autotoc_md211}
\hypertarget{md_api_autotoc_md212}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTHR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTHR\`{}}}\label{md_api_autotoc_md212}
\hypertarget{md_api_autotoc_md213}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTTLR\`{}}}\label{md_api_autotoc_md213}
\hypertarget{md_api_autotoc_md214}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RESERVED8\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RESERVED8\`{}}}\label{md_api_autotoc_md214}
\hypertarget{md_api_autotoc_md215}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PTPTSSR\`{}}}\label{md_api_autotoc_md215}
\hypertarget{md_api_autotoc_md216}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED9\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED9\`{}}}\label{md_api_autotoc_md216}
\hypertarget{md_api_autotoc_md217}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMABMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMABMR\`{}}}\label{md_api_autotoc_md217}
\hypertarget{md_api_autotoc_md218}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATPDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATPDR\`{}}}\label{md_api_autotoc_md218}
\hypertarget{md_api_autotoc_md219}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARPDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARPDR\`{}}}\label{md_api_autotoc_md219}
\hypertarget{md_api_autotoc_md220}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARDLAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARDLAR\`{}}}\label{md_api_autotoc_md220}
\hypertarget{md_api_autotoc_md221}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATDLAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMATDLAR\`{}}}\label{md_api_autotoc_md221}
\hypertarget{md_api_autotoc_md222}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMASR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMASR\`{}}}\label{md_api_autotoc_md222}
\hypertarget{md_api_autotoc_md223}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAOMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAOMR\`{}}}\label{md_api_autotoc_md223}
\hypertarget{md_api_autotoc_md224}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAIER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAIER\`{}}}\label{md_api_autotoc_md224}
\hypertarget{md_api_autotoc_md225}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAMFBOCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAMFBOCR\`{}}}\label{md_api_autotoc_md225}
\hypertarget{md_api_autotoc_md226}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARSWTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMARSWTR\`{}}}\label{md_api_autotoc_md226}
\hypertarget{md_api_autotoc_md227}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED10\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED10\`{}}}\label{md_api_autotoc_md227}
\hypertarget{md_api_autotoc_md228}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTDR\`{}}}\label{md_api_autotoc_md228}
\hypertarget{md_api_autotoc_md229}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRDR\`{}}}\label{md_api_autotoc_md229}
\hypertarget{md_api_autotoc_md230}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTBAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHTBAR\`{}}}\label{md_api_autotoc_md230}
\hypertarget{md_api_autotoc_md231}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRBAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMACHRBAR\`{}}}\label{md_api_autotoc_md231}
\hypertarget{md_api_autotoc_md232}{}\doxysection{\texorpdfstring{struct {\ttfamily EXTI\+\_\+\+Type\+Def}}{struct {\ttfamily EXTI\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md232}
External Interrupt/\+Event Controller.\hypertarget{md_api_autotoc_md233}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md233}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}   &EXTI Interrupt mask register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EMR\`{}   &EXTI Event mask register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RTSR\`{}   &EXTI Rising trigger selection register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FTSR\`{}   &EXTI Falling trigger selection register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWIER\`{}   &EXTI Software interrupt event register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}   &EXTI Pending register, Address offset\+: 0x14   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md234}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md234}
\hypertarget{md_api_autotoc_md235}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}}}\label{md_api_autotoc_md235}
EXTI Interrupt mask register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md236}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EMR\`{}}}\label{md_api_autotoc_md236}
EXTI Event mask register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md237}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RTSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RTSR\`{}}}\label{md_api_autotoc_md237}
EXTI Rising trigger selection register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md238}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FTSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FTSR\`{}}}\label{md_api_autotoc_md238}
EXTI Falling trigger selection register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md239}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWIER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SWIER\`{}}}\label{md_api_autotoc_md239}
EXTI Software interrupt event register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md240}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}}}\label{md_api_autotoc_md240}
EXTI Pending register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md241}{}\doxysection{\texorpdfstring{struct {\ttfamily FLASH\+\_\+\+Type\+Def}}{struct {\ttfamily FLASH\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md241}
FLASH Registers.\hypertarget{md_api_autotoc_md242}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md242}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ACR\`{}   &FLASH access control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KEYR\`{}   &FLASH key register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTKEYR\`{}   &FLASH option key register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &FLASH status register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &FLASH control register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR\`{}   &FLASH option control register , Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR1\`{}   &FLASH option control register 1, Address offset\+: 0x18   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md243}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md243}
\hypertarget{md_api_autotoc_md244}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ACR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ACR\`{}}}\label{md_api_autotoc_md244}
FLASH access control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md245}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KEYR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KEYR\`{}}}\label{md_api_autotoc_md245}
FLASH key register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md246}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTKEYR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTKEYR\`{}}}\label{md_api_autotoc_md246}
FLASH option key register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md247}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md247}
FLASH status register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md248}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md248}
FLASH control register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md249}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR\`{}}}\label{md_api_autotoc_md249}
FLASH option control register , Address offset\+: 0x14\hypertarget{md_api_autotoc_md250}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OPTCR1\`{}}}\label{md_api_autotoc_md250}
FLASH option control register 1, Address offset\+: 0x18\hypertarget{md_api_autotoc_md251}{}\doxysection{\texorpdfstring{struct {\ttfamily FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}{struct {\ttfamily FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md251}
Flexible Memory Controller.\hypertarget{md_api_autotoc_md252}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md252}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTCR\`{}   &NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md253}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md253}
\hypertarget{md_api_autotoc_md254}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BTCR\`{}}}\label{md_api_autotoc_md254}
NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C\hypertarget{md_api_autotoc_md255}{}\doxysection{\texorpdfstring{struct {\ttfamily FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}{struct {\ttfamily FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md255}
Flexible Memory Controller Bank1E.\hypertarget{md_api_autotoc_md256}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md256}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BWTR\`{}   &NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md257}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md257}
\hypertarget{md_api_autotoc_md258}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BWTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BWTR\`{}}}\label{md_api_autotoc_md258}
NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C\hypertarget{md_api_autotoc_md259}{}\doxysection{\texorpdfstring{struct {\ttfamily FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}{struct {\ttfamily FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md259}
Flexible Memory Controller Bank2.\hypertarget{md_api_autotoc_md260}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md260}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR2\`{}   &NAND Flash control register 2, Address offset\+: 0x60    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}   &NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM2\`{}   &NAND Flash Common memory space timing register 2, Address offset\+: 0x68    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT2\`{}   &NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x70    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR2\`{}   &NAND Flash ECC result registers 2, Address offset\+: 0x74    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x78    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}   &Reserved, 0x7C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR3\`{}   &NAND Flash control register 3, Address offset\+: 0x80    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR3\`{}   &NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM3\`{}   &NAND Flash Common memory space timing register 3, Address offset\+: 0x88    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT3\`{}   &NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}   &Reserved, 0x90    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR3\`{}   &NAND Flash ECC result registers 3, Address offset\+: 0x94   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md261}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md261}
\hypertarget{md_api_autotoc_md262}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR2\`{}}}\label{md_api_autotoc_md262}
NAND Flash control register 2, Address offset\+: 0x60\hypertarget{md_api_autotoc_md263}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}}}\label{md_api_autotoc_md263}
NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64\hypertarget{md_api_autotoc_md264}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM2\`{}}}\label{md_api_autotoc_md264}
NAND Flash Common memory space timing register 2, Address offset\+: 0x68\hypertarget{md_api_autotoc_md265}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT2\`{}}}\label{md_api_autotoc_md265}
NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C\hypertarget{md_api_autotoc_md266}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md266}
Reserved, 0x70\hypertarget{md_api_autotoc_md267}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR2\`{}}}\label{md_api_autotoc_md267}
NAND Flash ECC result registers 2, Address offset\+: 0x74\hypertarget{md_api_autotoc_md268}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md268}
Reserved, 0x78\hypertarget{md_api_autotoc_md269}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}}\label{md_api_autotoc_md269}
Reserved, 0x7C\hypertarget{md_api_autotoc_md270}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR3\`{}}}\label{md_api_autotoc_md270}
NAND Flash control register 3, Address offset\+: 0x80\hypertarget{md_api_autotoc_md271}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR3\`{}}}\label{md_api_autotoc_md271}
NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84\hypertarget{md_api_autotoc_md272}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM3\`{}}}\label{md_api_autotoc_md272}
NAND Flash Common memory space timing register 3, Address offset\+: 0x88\hypertarget{md_api_autotoc_md273}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT3\`{}}}\label{md_api_autotoc_md273}
NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C\hypertarget{md_api_autotoc_md274}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}}\label{md_api_autotoc_md274}
Reserved, 0x90\hypertarget{md_api_autotoc_md275}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ECCR3\`{}}}\label{md_api_autotoc_md275}
NAND Flash ECC result registers 3, Address offset\+: 0x94\hypertarget{md_api_autotoc_md276}{}\doxysection{\texorpdfstring{struct {\ttfamily FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}}{struct {\ttfamily FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md276}
Flexible Memory Controller Bank4.\hypertarget{md_api_autotoc_md277}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md277}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR4\`{}   &PC Card control register 4, Address offset\+: 0x\+A0    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR4\`{}   &PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM4\`{}   &PC Card Common memory space timing register 4, Address offset\+: 0x\+A8    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT4\`{}   &PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PIO4\`{}   &PC Card I/O space timing register 4, Address offset\+: 0x\+B0   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md278}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md278}
\hypertarget{md_api_autotoc_md279}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PCR4\`{}}}\label{md_api_autotoc_md279}
PC Card control register 4, Address offset\+: 0x\+A0\hypertarget{md_api_autotoc_md280}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR4\`{}}}\label{md_api_autotoc_md280}
PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4\hypertarget{md_api_autotoc_md281}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMEM4\`{}}}\label{md_api_autotoc_md281}
PC Card Common memory space timing register 4, Address offset\+: 0x\+A8\hypertarget{md_api_autotoc_md282}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PATT4\`{}}}\label{md_api_autotoc_md282}
PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC\hypertarget{md_api_autotoc_md283}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PIO4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PIO4\`{}}}\label{md_api_autotoc_md283}
PC Card I/O space timing register 4, Address offset\+: 0x\+B0\hypertarget{md_api_autotoc_md284}{}\doxysection{\texorpdfstring{struct {\ttfamily FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}{struct {\ttfamily FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md284}
Flexible Memory Controller Bank5\+\_\+6.\hypertarget{md_api_autotoc_md285}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md285}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCR\`{}   &SDRAM Control registers , Address offset\+: 0x140-\/0x144    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDTR\`{}   &SDRAM Timing registers , Address offset\+: 0x148-\/0x14C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCMR\`{}   &SDRAM Command Mode register, Address offset\+: 0x150    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDRTR\`{}   &SDRAM Refresh Timer register, Address offset\+: 0x154    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDSR\`{}   &SDRAM Status register, Address offset\+: 0x158   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md286}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md286}
\hypertarget{md_api_autotoc_md287}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCR\`{}}}\label{md_api_autotoc_md287}
SDRAM Control registers , Address offset\+: 0x140-\/0x144\hypertarget{md_api_autotoc_md288}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDTR\`{}}}\label{md_api_autotoc_md288}
SDRAM Timing registers , Address offset\+: 0x148-\/0x14C\hypertarget{md_api_autotoc_md289}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDCMR\`{}}}\label{md_api_autotoc_md289}
SDRAM Command Mode register, Address offset\+: 0x150\hypertarget{md_api_autotoc_md290}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDRTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDRTR\`{}}}\label{md_api_autotoc_md290}
SDRAM Refresh Timer register, Address offset\+: 0x154\hypertarget{md_api_autotoc_md291}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SDSR\`{}}}\label{md_api_autotoc_md291}
SDRAM Status register, Address offset\+: 0x158\hypertarget{md_api_autotoc_md292}{}\doxysection{\texorpdfstring{struct {\ttfamily GPIO\+\_\+\+Type\+Def}}{struct {\ttfamily GPIO\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md292}
General Purpose I/O.\hypertarget{md_api_autotoc_md293}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md293}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MODER\`{}   &GPIO port mode register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OTYPER\`{}   &GPIO port output type register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OSPEEDR\`{}   &GPIO port output speed register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PUPDR\`{}   &GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDR\`{}   &GPIO port input data register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ODR\`{}   &GPIO port output data register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BSRR\`{}   &GPIO port bit set/reset register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LCKR\`{}   &GPIO port configuration lock register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AFR\`{}   &GPIO alternate function registers, Address offset\+: 0x20-\/0x24   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md294}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md294}
\hypertarget{md_api_autotoc_md295}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MODER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MODER\`{}}}\label{md_api_autotoc_md295}
GPIO port mode register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md296}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OTYPER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OTYPER\`{}}}\label{md_api_autotoc_md296}
GPIO port output type register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md297}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OSPEEDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OSPEEDR\`{}}}\label{md_api_autotoc_md297}
GPIO port output speed register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md298}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PUPDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PUPDR\`{}}}\label{md_api_autotoc_md298}
GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md299}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IDR\`{}}}\label{md_api_autotoc_md299}
GPIO port input data register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md300}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ODR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ODR\`{}}}\label{md_api_autotoc_md300}
GPIO port output data register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md301}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BSRR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BSRR\`{}}}\label{md_api_autotoc_md301}
GPIO port bit set/reset register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md302}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LCKR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LCKR\`{}}}\label{md_api_autotoc_md302}
GPIO port configuration lock register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md303}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AFR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AFR\`{}}}\label{md_api_autotoc_md303}
GPIO alternate function registers, Address offset\+: 0x20-\/0x24\hypertarget{md_api_autotoc_md304}{}\doxysection{\texorpdfstring{struct {\ttfamily I2\+C\+\_\+\+Handle\+\_\+t}}{struct {\ttfamily I2\+C\+\_\+\+Handle\+\_\+t}}}\label{md_api_autotoc_md304}
\hypertarget{md_api_autotoc_md305}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md305}
Members \texorpdfstring{$\vert$}{|} Descriptions ~\newline
 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\texorpdfstring{$\vert$}{|}-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\hypertarget{md_api_autotoc_md306}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md306}
\hypertarget{md_api_autotoc_md307}{}\doxysection{\texorpdfstring{struct {\ttfamily I2\+C\+\_\+\+Pin\+Config\+\_\+t}}{struct {\ttfamily I2\+C\+\_\+\+Pin\+Config\+\_\+t}}}\label{md_api_autotoc_md307}
\hypertarget{md_api_autotoc_md308}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md308}
Members \texorpdfstring{$\vert$}{|} Descriptions ~\newline
 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\texorpdfstring{$\vert$}{|}-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/---\hypertarget{md_api_autotoc_md309}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md309}
\hypertarget{md_api_autotoc_md310}{}\doxysection{\texorpdfstring{struct {\ttfamily I2\+C\+\_\+\+Type\+Def}}{struct {\ttfamily I2\+C\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md310}
Inter-\/integrated Circuit Interface.\hypertarget{md_api_autotoc_md311}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md311}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &I2C Control register 1, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &I2C Control register 2, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR1\`{}   &I2C Own address register 1, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR2\`{}   &I2C Own address register 2, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &I2C Data register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR1\`{}   &I2C Status register 1, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}   &I2C Status register 2, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}   &I2C Clock control register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TRISE\`{}   &I2C TRISE register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FLTR\`{}   &I2C FLTR register, Address offset\+: 0x24   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md312}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md312}
\hypertarget{md_api_autotoc_md313}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md313}
I2C Control register 1, Address offset\+: 0x00\hypertarget{md_api_autotoc_md314}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md314}
I2C Control register 2, Address offset\+: 0x04\hypertarget{md_api_autotoc_md315}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR1\`{}}}\label{md_api_autotoc_md315}
I2C Own address register 1, Address offset\+: 0x08\hypertarget{md_api_autotoc_md316}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OAR2\`{}}}\label{md_api_autotoc_md316}
I2C Own address register 2, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md317}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md317}
I2C Data register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md318}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR1\`{}}}\label{md_api_autotoc_md318}
I2C Status register 1, Address offset\+: 0x14\hypertarget{md_api_autotoc_md319}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR2\`{}}}\label{md_api_autotoc_md319}
I2C Status register 2, Address offset\+: 0x18\hypertarget{md_api_autotoc_md320}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR\`{}}}\label{md_api_autotoc_md320}
I2C Clock control register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md321}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TRISE\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TRISE\`{}}}\label{md_api_autotoc_md321}
I2C TRISE register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md322}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FLTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FLTR\`{}}}\label{md_api_autotoc_md322}
I2C FLTR register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md323}{}\doxysection{\texorpdfstring{struct {\ttfamily IWDG\+\_\+\+Type\+Def}}{struct {\ttfamily IWDG\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md323}
Independent WATCHDOG.\hypertarget{md_api_autotoc_md324}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md324}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KR\`{}   &IWDG Key register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}   &IWDG Prescaler register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RLR\`{}   &IWDG Reload register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &IWDG Status register, Address offset\+: 0x0C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md325}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md325}
\hypertarget{md_api_autotoc_md326}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+KR\`{}}}\label{md_api_autotoc_md326}
IWDG Key register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md327}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PR\`{}}}\label{md_api_autotoc_md327}
IWDG Prescaler register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md328}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RLR\`{}}}\label{md_api_autotoc_md328}
IWDG Reload register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md329}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md329}
IWDG Status register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md330}{}\doxysection{\texorpdfstring{struct {\ttfamily LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}}{struct {\ttfamily LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md330}
LCD-\/\+TFT Display layer x Controller.\hypertarget{md_api_autotoc_md331}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md331}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &LTDC Layerx Control Register Address offset\+: 0x84    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WHPCR\`{}   &LTDC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WVPCR\`{}   &LTDC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CKCR\`{}   &LTDC Layerx Color Keying Configuration Register Address offset\+: 0x90    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PFCR\`{}   &LTDC Layerx Pixel Format Configuration Register Address offset\+: 0x94    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CACR\`{}   &LTDC Layerx Constant Alpha Configuration Register Address offset\+: 0x98    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCCR\`{}   &LTDC Layerx Default Color Configuration Register Address offset\+: 0x9C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BFCR\`{}   &LTDC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBAR\`{}   &LTDC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLR\`{}   &LTDC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLNR\`{}   &LTDC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLUTWR\`{}   &LTDC Layerx CLUT Write Register Address offset\+: 0x144   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md332}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md332}
\hypertarget{md_api_autotoc_md333}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md333}
LTDC Layerx Control Register Address offset\+: 0x84\hypertarget{md_api_autotoc_md334}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WHPCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WHPCR\`{}}}\label{md_api_autotoc_md334}
LTDC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88\hypertarget{md_api_autotoc_md335}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WVPCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WVPCR\`{}}}\label{md_api_autotoc_md335}
LTDC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C\hypertarget{md_api_autotoc_md336}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CKCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CKCR\`{}}}\label{md_api_autotoc_md336}
LTDC Layerx Color Keying Configuration Register Address offset\+: 0x90\hypertarget{md_api_autotoc_md337}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PFCR\`{}}}\label{md_api_autotoc_md337}
LTDC Layerx Pixel Format Configuration Register Address offset\+: 0x94\hypertarget{md_api_autotoc_md338}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CACR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CACR\`{}}}\label{md_api_autotoc_md338}
LTDC Layerx Constant Alpha Configuration Register Address offset\+: 0x98\hypertarget{md_api_autotoc_md339}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCCR\`{}}}\label{md_api_autotoc_md339}
LTDC Layerx Default Color Configuration Register Address offset\+: 0x9C\hypertarget{md_api_autotoc_md340}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BFCR\`{}}}\label{md_api_autotoc_md340}
LTDC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0\hypertarget{md_api_autotoc_md341}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md341}
Reserved\hypertarget{md_api_autotoc_md342}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBAR\`{}}}\label{md_api_autotoc_md342}
LTDC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC\hypertarget{md_api_autotoc_md343}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLR\`{}}}\label{md_api_autotoc_md343}
LTDC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0\hypertarget{md_api_autotoc_md344}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLNR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFBLNR\`{}}}\label{md_api_autotoc_md344}
LTDC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4\hypertarget{md_api_autotoc_md345}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md345}
Reserved\hypertarget{md_api_autotoc_md346}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLUTWR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLUTWR\`{}}}\label{md_api_autotoc_md346}
LTDC Layerx CLUT Write Register Address offset\+: 0x144\hypertarget{md_api_autotoc_md347}{}\doxysection{\texorpdfstring{struct {\ttfamily LTDC\+\_\+\+Type\+Def}}{struct {\ttfamily LTDC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md347}
LCD-\/\+TFT Display Controller.\hypertarget{md_api_autotoc_md348}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md348}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x00-\/0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCR\`{}   &LTDC Synchronization Size Configuration Register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BPCR\`{}   &LTDC Back Porch Configuration Register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AWCR\`{}   &LTDC Active Width Configuration Register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TWCR\`{}   &LTDC Total Width Configuration Register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}   &LTDC Global Control Register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x1\+C-\/0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SRCR\`{}   &LTDC Shadow Reload Configuration Register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}   &Reserved, 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BCCR\`{}   &LTDC Background Color Configuration Register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}   &Reserved, 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}   &LTDC Interrupt Enable Register, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}   &LTDC Interrupt Status Register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}   &LTDC Interrupt Clear Register, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIPCR\`{}   &LTDC Line Interrupt Position Configuration Register, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CPSR\`{}   &LTDC Current Position Status Register, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDSR\`{}   &LTDC Current Display Status Register, Address offset\+: 0x48   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md349}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md349}
\hypertarget{md_api_autotoc_md350}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md350}
Reserved, 0x00-\/0x04\hypertarget{md_api_autotoc_md351}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCR\`{}}}\label{md_api_autotoc_md351}
LTDC Synchronization Size Configuration Register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md352}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BPCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BPCR\`{}}}\label{md_api_autotoc_md352}
LTDC Back Porch Configuration Register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md353}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AWCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AWCR\`{}}}\label{md_api_autotoc_md353}
LTDC Active Width Configuration Register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md354}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TWCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TWCR\`{}}}\label{md_api_autotoc_md354}
LTDC Total Width Configuration Register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md355}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}}}\label{md_api_autotoc_md355}
LTDC Global Control Register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md356}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md356}
Reserved, 0x1\+C-\/0x20\hypertarget{md_api_autotoc_md357}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SRCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SRCR\`{}}}\label{md_api_autotoc_md357}
LTDC Shadow Reload Configuration Register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md358}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}}\label{md_api_autotoc_md358}
Reserved, 0x28\hypertarget{md_api_autotoc_md359}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BCCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BCCR\`{}}}\label{md_api_autotoc_md359}
LTDC Background Color Configuration Register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md360}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}}\label{md_api_autotoc_md360}
Reserved, 0x30\hypertarget{md_api_autotoc_md361}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IER\`{}}}\label{md_api_autotoc_md361}
LTDC Interrupt Enable Register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md362}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}}\label{md_api_autotoc_md362}
LTDC Interrupt Status Register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md363}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}}\label{md_api_autotoc_md363}
LTDC Interrupt Clear Register, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md364}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIPCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+LIPCR\`{}}}\label{md_api_autotoc_md364}
LTDC Line Interrupt Position Configuration Register, Address offset\+: 0x40\hypertarget{md_api_autotoc_md365}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CPSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CPSR\`{}}}\label{md_api_autotoc_md365}
LTDC Current Position Status Register, Address offset\+: 0x44\hypertarget{md_api_autotoc_md366}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CDSR\`{}}}\label{md_api_autotoc_md366}
LTDC Current Display Status Register, Address offset\+: 0x48\hypertarget{md_api_autotoc_md367}{}\doxysection{\texorpdfstring{struct {\ttfamily PWR\+\_\+\+Type\+Def}}{struct {\ttfamily PWR\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md367}
Power Control.\hypertarget{md_api_autotoc_md368}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md368}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &PWR power control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}   &PWR power control/status register, Address offset\+: 0x04   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md369}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md369}
\hypertarget{md_api_autotoc_md370}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md370}
PWR power control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md371}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}}\label{md_api_autotoc_md371}
PWR power control/status register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md372}{}\doxysection{\texorpdfstring{struct {\ttfamily RCC\+\_\+\+Type\+Def}}{struct {\ttfamily RCC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md372}
Reset and Clock Control.\hypertarget{md_api_autotoc_md373}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md373}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &RCC clock control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLCFGR\`{}   &RCC PLL configuration register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFGR\`{}   &RCC clock configuration register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CIR\`{}   &RCC clock interrupt register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+RSTR\`{}   &RCC AHB1 peripheral reset register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+RSTR\`{}   &RCC AHB2 peripheral reset register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+RSTR\`{}   &RCC AHB3 peripheral reset register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+RSTR\`{}   &RCC APB1 peripheral reset register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+RSTR\`{}   &RCC APB2 peripheral reset register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x28-\/0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+ENR\`{}   &RCC AHB1 peripheral clock register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+ENR\`{}   &RCC AHB2 peripheral clock register, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+ENR\`{}   &RCC AHB3 peripheral clock register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}   &Reserved, 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+ENR\`{}   &RCC APB1 peripheral clock enable register, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+ENR\`{}   &RCC APB2 peripheral clock enable register, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}   &Reserved, 0x48-\/0x4C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+LPENR\`{}   &RCC AHB1 peripheral clock enable in low power mode register, Address offset\+: 0x50    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+LPENR\`{}   &RCC AHB2 peripheral clock enable in low power mode register, Address offset\+: 0x54    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+LPENR\`{}   &RCC AHB3 peripheral clock enable in low power mode register, Address offset\+: 0x58    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}   &Reserved, 0x5C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+LPENR\`{}   &RCC APB1 peripheral clock enable in low power mode register, Address offset\+: 0x60    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+LPENR\`{}   &RCC APB2 peripheral clock enable in low power mode register, Address offset\+: 0x64    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}   &Reserved, 0x68-\/0x6C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDCR\`{}   &RCC Backup domain control register, Address offset\+: 0x70    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}   &RCC clock control \& status register, Address offset\+: 0x74    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{}   &Reserved, 0x78-\/0x7C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCGR\`{}   &RCC spread spectrum clock generation register, Address offset\+: 0x80    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLI2\+SCFGR\`{}   &RCC PLLI2S configuration register, Address offset\+: 0x84    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLSAICFGR\`{}   &RCC PLLSAI configuration register, Address offset\+: 0x88    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCKCFGR\`{}   &RCC Dedicated Clocks configuration register, Address offset\+: 0x8C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md374}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md374}
\hypertarget{md_api_autotoc_md375}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md375}
RCC clock control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md376}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLCFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLCFGR\`{}}}\label{md_api_autotoc_md376}
RCC PLL configuration register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md377}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFGR\`{}}}\label{md_api_autotoc_md377}
RCC clock configuration register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md378}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CIR\`{}}}\label{md_api_autotoc_md378}
RCC clock interrupt register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md379}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+RSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+RSTR\`{}}}\label{md_api_autotoc_md379}
RCC AHB1 peripheral reset register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md380}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+RSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+RSTR\`{}}}\label{md_api_autotoc_md380}
RCC AHB2 peripheral reset register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md381}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+RSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+RSTR\`{}}}\label{md_api_autotoc_md381}
RCC AHB3 peripheral reset register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md382}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md382}
Reserved, 0x1C\hypertarget{md_api_autotoc_md383}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+RSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+RSTR\`{}}}\label{md_api_autotoc_md383}
RCC APB1 peripheral reset register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md384}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+RSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+RSTR\`{}}}\label{md_api_autotoc_md384}
RCC APB2 peripheral reset register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md385}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md385}
Reserved, 0x28-\/0x2C\hypertarget{md_api_autotoc_md386}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+ENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+ENR\`{}}}\label{md_api_autotoc_md386}
RCC AHB1 peripheral clock register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md387}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+ENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+ENR\`{}}}\label{md_api_autotoc_md387}
RCC AHB2 peripheral clock register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md388}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+ENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+ENR\`{}}}\label{md_api_autotoc_md388}
RCC AHB3 peripheral clock register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md389}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED2\`{}}}\label{md_api_autotoc_md389}
Reserved, 0x3C\hypertarget{md_api_autotoc_md390}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+ENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+ENR\`{}}}\label{md_api_autotoc_md390}
RCC APB1 peripheral clock enable register, Address offset\+: 0x40\hypertarget{md_api_autotoc_md391}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+ENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+ENR\`{}}}\label{md_api_autotoc_md391}
RCC APB2 peripheral clock enable register, Address offset\+: 0x44\hypertarget{md_api_autotoc_md392}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED3\`{}}}\label{md_api_autotoc_md392}
Reserved, 0x48-\/0x4C\hypertarget{md_api_autotoc_md393}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+LPENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB1\+LPENR\`{}}}\label{md_api_autotoc_md393}
RCC AHB1 peripheral clock enable in low power mode register, Address offset\+: 0x50\hypertarget{md_api_autotoc_md394}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+LPENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB2\+LPENR\`{}}}\label{md_api_autotoc_md394}
RCC AHB2 peripheral clock enable in low power mode register, Address offset\+: 0x54\hypertarget{md_api_autotoc_md395}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+LPENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+AHB3\+LPENR\`{}}}\label{md_api_autotoc_md395}
RCC AHB3 peripheral clock enable in low power mode register, Address offset\+: 0x58\hypertarget{md_api_autotoc_md396}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED4\`{}}}\label{md_api_autotoc_md396}
Reserved, 0x5C\hypertarget{md_api_autotoc_md397}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+LPENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB1\+LPENR\`{}}}\label{md_api_autotoc_md397}
RCC APB1 peripheral clock enable in low power mode register, Address offset\+: 0x60\hypertarget{md_api_autotoc_md398}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+LPENR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+APB2\+LPENR\`{}}}\label{md_api_autotoc_md398}
RCC APB2 peripheral clock enable in low power mode register, Address offset\+: 0x64\hypertarget{md_api_autotoc_md399}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED5\`{}}}\label{md_api_autotoc_md399}
Reserved, 0x68-\/0x6C\hypertarget{md_api_autotoc_md400}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDCR\`{}}}\label{md_api_autotoc_md400}
RCC Backup domain control register, Address offset\+: 0x70\hypertarget{md_api_autotoc_md401}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CSR\`{}}}\label{md_api_autotoc_md401}
RCC clock control \& status register, Address offset\+: 0x74\hypertarget{md_api_autotoc_md402}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED6\`{}}}\label{md_api_autotoc_md402}
Reserved, 0x78-\/0x7C\hypertarget{md_api_autotoc_md403}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSCGR\`{}}}\label{md_api_autotoc_md403}
RCC spread spectrum clock generation register, Address offset\+: 0x80\hypertarget{md_api_autotoc_md404}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLI2\+SCFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLI2\+SCFGR\`{}}}\label{md_api_autotoc_md404}
RCC PLLI2S configuration register, Address offset\+: 0x84\hypertarget{md_api_autotoc_md405}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLSAICFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PLLSAICFGR\`{}}}\label{md_api_autotoc_md405}
RCC PLLSAI configuration register, Address offset\+: 0x88\hypertarget{md_api_autotoc_md406}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCKCFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCKCFGR\`{}}}\label{md_api_autotoc_md406}
RCC Dedicated Clocks configuration register, Address offset\+: 0x8C\hypertarget{md_api_autotoc_md407}{}\doxysection{\texorpdfstring{struct {\ttfamily RNG\+\_\+\+Type\+Def}}{struct {\ttfamily RNG\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md407}
RNG.\hypertarget{md_api_autotoc_md408}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md408}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &RNG control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &RNG status register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &RNG data register, Address offset\+: 0x08   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md409}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md409}
\hypertarget{md_api_autotoc_md410}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md410}
RNG control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md411}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md411}
RNG status register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md412}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md412}
RNG data register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md413}{}\doxysection{\texorpdfstring{struct {\ttfamily RTC\+\_\+\+Type\+Def}}{struct {\ttfamily RTC\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md413}
Real-\/\+Time Clock.\hypertarget{md_api_autotoc_md414}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md414}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TR\`{}   &RTC time register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &RTC date register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &RTC control register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}   &RTC initialization and status register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PRER\`{}   &RTC prescaler register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WUTR\`{}   &RTC wakeup timer register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALIBR\`{}   &RTC calibration register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMAR\`{}   &RTC alarm A register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBR\`{}   &RTC alarm B register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WPR\`{}   &RTC write protection register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSR\`{}   &RTC sub second register, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SHIFTR\`{}   &RTC shift control register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSTR\`{}   &RTC time stamp time register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSDR\`{}   &RTC time stamp date register, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSSSR\`{}   &RTC time-\/stamp sub second register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALR\`{}   &RTC calibration register, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TAFCR\`{}   &RTC tamper and alternate function configuration register, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMASSR\`{}   &RTC alarm A sub second register, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBSSR\`{}   &RTC alarm B sub second register, Address offset\+: 0x48    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{}   &Reserved, 0x4C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP0\+R\`{}   &RTC backup register 1, Address offset\+: 0x50    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP1\+R\`{}   &RTC backup register 1, Address offset\+: 0x54    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP2\+R\`{}   &RTC backup register 2, Address offset\+: 0x58    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP3\+R\`{}   &RTC backup register 3, Address offset\+: 0x5C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP4\+R\`{}   &RTC backup register 4, Address offset\+: 0x60    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP5\+R\`{}   &RTC backup register 5, Address offset\+: 0x64    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP6\+R\`{}   &RTC backup register 6, Address offset\+: 0x68    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP7\+R\`{}   &RTC backup register 7, Address offset\+: 0x6C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP8\+R\`{}   &RTC backup register 8, Address offset\+: 0x70    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP9\+R\`{}   &RTC backup register 9, Address offset\+: 0x74    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP10\+R\`{}   &RTC backup register 10, Address offset\+: 0x78    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP11\+R\`{}   &RTC backup register 11, Address offset\+: 0x7C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP12\+R\`{}   &RTC backup register 12, Address offset\+: 0x80    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP13\+R\`{}   &RTC backup register 13, Address offset\+: 0x84    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP14\+R\`{}   &RTC backup register 14, Address offset\+: 0x88    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP15\+R\`{}   &RTC backup register 15, Address offset\+: 0x8C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP16\+R\`{}   &RTC backup register 16, Address offset\+: 0x90    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP17\+R\`{}   &RTC backup register 17, Address offset\+: 0x94    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP18\+R\`{}   &RTC backup register 18, Address offset\+: 0x98    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP19\+R\`{}   &RTC backup register 19, Address offset\+: 0x9C   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md415}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md415}
\hypertarget{md_api_autotoc_md416}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TR\`{}}}\label{md_api_autotoc_md416}
RTC time register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md417}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md417}
RTC date register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md418}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md418}
RTC control register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md419}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ISR\`{}}}\label{md_api_autotoc_md419}
RTC initialization and status register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md420}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PRER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PRER\`{}}}\label{md_api_autotoc_md420}
RTC prescaler register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md421}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WUTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WUTR\`{}}}\label{md_api_autotoc_md421}
RTC wakeup timer register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md422}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALIBR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALIBR\`{}}}\label{md_api_autotoc_md422}
RTC calibration register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md423}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMAR\`{}}}\label{md_api_autotoc_md423}
RTC alarm A register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md424}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBR\`{}}}\label{md_api_autotoc_md424}
RTC alarm B register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md425}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WPR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+WPR\`{}}}\label{md_api_autotoc_md425}
RTC write protection register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md426}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SSR\`{}}}\label{md_api_autotoc_md426}
RTC sub second register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md427}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SHIFTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SHIFTR\`{}}}\label{md_api_autotoc_md427}
RTC shift control register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md428}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSTR\`{}}}\label{md_api_autotoc_md428}
RTC time stamp time register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md429}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSDR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSDR\`{}}}\label{md_api_autotoc_md429}
RTC time stamp date register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md430}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSSSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TSSSR\`{}}}\label{md_api_autotoc_md430}
RTC time-\/stamp sub second register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md431}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CALR\`{}}}\label{md_api_autotoc_md431}
RTC calibration register, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md432}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TAFCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TAFCR\`{}}}\label{md_api_autotoc_md432}
RTC tamper and alternate function configuration register, Address offset\+: 0x40\hypertarget{md_api_autotoc_md433}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMASSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMASSR\`{}}}\label{md_api_autotoc_md433}
RTC alarm A sub second register, Address offset\+: 0x44\hypertarget{md_api_autotoc_md434}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBSSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ALRMBSSR\`{}}}\label{md_api_autotoc_md434}
RTC alarm B sub second register, Address offset\+: 0x48\hypertarget{md_api_autotoc_md435}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED7\`{}}}\label{md_api_autotoc_md435}
Reserved, 0x4C\hypertarget{md_api_autotoc_md436}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP0\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP0\+R\`{}}}\label{md_api_autotoc_md436}
RTC backup register 1, Address offset\+: 0x50\hypertarget{md_api_autotoc_md437}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP1\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP1\+R\`{}}}\label{md_api_autotoc_md437}
RTC backup register 1, Address offset\+: 0x54\hypertarget{md_api_autotoc_md438}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP2\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP2\+R\`{}}}\label{md_api_autotoc_md438}
RTC backup register 2, Address offset\+: 0x58\hypertarget{md_api_autotoc_md439}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP3\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP3\+R\`{}}}\label{md_api_autotoc_md439}
RTC backup register 3, Address offset\+: 0x5C\hypertarget{md_api_autotoc_md440}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP4\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP4\+R\`{}}}\label{md_api_autotoc_md440}
RTC backup register 4, Address offset\+: 0x60\hypertarget{md_api_autotoc_md441}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP5\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP5\+R\`{}}}\label{md_api_autotoc_md441}
RTC backup register 5, Address offset\+: 0x64\hypertarget{md_api_autotoc_md442}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP6\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP6\+R\`{}}}\label{md_api_autotoc_md442}
RTC backup register 6, Address offset\+: 0x68\hypertarget{md_api_autotoc_md443}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP7\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP7\+R\`{}}}\label{md_api_autotoc_md443}
RTC backup register 7, Address offset\+: 0x6C\hypertarget{md_api_autotoc_md444}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP8\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP8\+R\`{}}}\label{md_api_autotoc_md444}
RTC backup register 8, Address offset\+: 0x70\hypertarget{md_api_autotoc_md445}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP9\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP9\+R\`{}}}\label{md_api_autotoc_md445}
RTC backup register 9, Address offset\+: 0x74\hypertarget{md_api_autotoc_md446}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP10\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP10\+R\`{}}}\label{md_api_autotoc_md446}
RTC backup register 10, Address offset\+: 0x78\hypertarget{md_api_autotoc_md447}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP11\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP11\+R\`{}}}\label{md_api_autotoc_md447}
RTC backup register 11, Address offset\+: 0x7C\hypertarget{md_api_autotoc_md448}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP12\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP12\+R\`{}}}\label{md_api_autotoc_md448}
RTC backup register 12, Address offset\+: 0x80\hypertarget{md_api_autotoc_md449}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP13\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP13\+R\`{}}}\label{md_api_autotoc_md449}
RTC backup register 13, Address offset\+: 0x84\hypertarget{md_api_autotoc_md450}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP14\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP14\+R\`{}}}\label{md_api_autotoc_md450}
RTC backup register 14, Address offset\+: 0x88\hypertarget{md_api_autotoc_md451}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP15\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP15\+R\`{}}}\label{md_api_autotoc_md451}
RTC backup register 15, Address offset\+: 0x8C\hypertarget{md_api_autotoc_md452}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP16\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP16\+R\`{}}}\label{md_api_autotoc_md452}
RTC backup register 16, Address offset\+: 0x90\hypertarget{md_api_autotoc_md453}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP17\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP17\+R\`{}}}\label{md_api_autotoc_md453}
RTC backup register 17, Address offset\+: 0x94\hypertarget{md_api_autotoc_md454}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP18\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP18\+R\`{}}}\label{md_api_autotoc_md454}
RTC backup register 18, Address offset\+: 0x98\hypertarget{md_api_autotoc_md455}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP19\+R\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BKP19\+R\`{}}}\label{md_api_autotoc_md455}
RTC backup register 19, Address offset\+: 0x9C\hypertarget{md_api_autotoc_md456}{}\doxysection{\texorpdfstring{struct {\ttfamily SAI\+\_\+\+Block\+\_\+\+Type\+Def}}{struct {\ttfamily SAI\+\_\+\+Block\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md456}
\hypertarget{md_api_autotoc_md457}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md457}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &SAI block x configuration register 1, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &SAI block x configuration register 2, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FRCR\`{}   &SAI block x frame configuration register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SLOTR\`{}   &SAI block x slot register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}   &SAI block x interrupt mask register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &SAI block x status register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLRFR\`{}   &SAI block x clear flag register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &SAI block x data register, Address offset\+: 0x20   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md458}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md458}
\hypertarget{md_api_autotoc_md459}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md459}
SAI block x configuration register 1, Address offset\+: 0x04\hypertarget{md_api_autotoc_md460}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md460}
SAI block x configuration register 2, Address offset\+: 0x08\hypertarget{md_api_autotoc_md461}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FRCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FRCR\`{}}}\label{md_api_autotoc_md461}
SAI block x frame configuration register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md462}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SLOTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SLOTR\`{}}}\label{md_api_autotoc_md462}
SAI block x slot register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md463}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+IMR\`{}}}\label{md_api_autotoc_md463}
SAI block x interrupt mask register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md464}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md464}
SAI block x status register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md465}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLRFR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLRFR\`{}}}\label{md_api_autotoc_md465}
SAI block x clear flag register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md466}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md466}
SAI block x data register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md467}{}\doxysection{\texorpdfstring{struct {\ttfamily SAI\+\_\+\+Type\+Def}}{struct {\ttfamily SAI\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md467}
Serial Audio Interface.\hypertarget{md_api_autotoc_md468}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md468}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}   &SAI global configuration register, Address offset\+: 0x00   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md469}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md469}
\hypertarget{md_api_autotoc_md470}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCR\`{}}}\label{md_api_autotoc_md470}
SAI global configuration register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md471}{}\doxysection{\texorpdfstring{struct {\ttfamily SDIO\+\_\+\+Type\+Def}}{struct {\ttfamily SDIO\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md471}
SD host Interface.\hypertarget{md_api_autotoc_md472}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md472}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+POWER\`{}   &SDIO power control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLKCR\`{}   &SDI clock control register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARG\`{}   &SDIO argument register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMD\`{}   &SDIO command register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESPCMD\`{}   &SDIO command response register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP1\`{}   &SDIO response 1 register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP2\`{}   &SDIO response 2 register, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP3\`{}   &SDIO response 3 register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP4\`{}   &SDIO response 4 register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTIMER\`{}   &SDIO data timer register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DLEN\`{}   &SDIO data length register, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTRL\`{}   &SDIO data control register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+DCOUNT\`{}   &SDIO data counter register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+STA\`{}   &SDIO status register, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}   &SDIO interrupt clear register, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MASK\`{}   &SDIO mask register, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}   &Reserved, 0x40-\/0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+FIFOCNT\`{}   &SDIO FIFO counter register, Address offset\+: 0x48    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}   &Reserved, 0x4\+C-\/0x7C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FIFO\`{}   &SDIO data FIFO register, Address offset\+: 0x80   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md473}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md473}
\hypertarget{md_api_autotoc_md474}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+POWER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+POWER\`{}}}\label{md_api_autotoc_md474}
SDIO power control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md475}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLKCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CLKCR\`{}}}\label{md_api_autotoc_md475}
SDI clock control register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md476}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARG\`{}}}\label{md_api_autotoc_md476}
SDIO argument register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md477}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMD\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMD\`{}}}\label{md_api_autotoc_md477}
SDIO command register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md478}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESPCMD\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESPCMD\`{}}}\label{md_api_autotoc_md478}
SDIO command response register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md479}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP1\`{}}}\label{md_api_autotoc_md479}
SDIO response 1 register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md480}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP2\`{}}}\label{md_api_autotoc_md480}
SDIO response 2 register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md481}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP3\`{}}}\label{md_api_autotoc_md481}
SDIO response 3 register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md482}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+RESP4\`{}}}\label{md_api_autotoc_md482}
SDIO response 4 register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md483}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTIMER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTIMER\`{}}}\label{md_api_autotoc_md483}
SDIO data timer register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md484}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DLEN\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DLEN\`{}}}\label{md_api_autotoc_md484}
SDIO data length register, Address offset\+: 0x28\hypertarget{md_api_autotoc_md485}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTRL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTRL\`{}}}\label{md_api_autotoc_md485}
SDIO data control register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md486}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+DCOUNT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+DCOUNT\`{}}}\label{md_api_autotoc_md486}
SDIO data counter register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md487}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+STA\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+STA\`{}}}\label{md_api_autotoc_md487}
SDIO status register, Address offset\+: 0x34\hypertarget{md_api_autotoc_md488}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ICR\`{}}}\label{md_api_autotoc_md488}
SDIO interrupt clear register, Address offset\+: 0x38\hypertarget{md_api_autotoc_md489}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MASK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MASK\`{}}}\label{md_api_autotoc_md489}
SDIO mask register, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md490}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED0\`{}}}\label{md_api_autotoc_md490}
Reserved, 0x40-\/0x44\hypertarget{md_api_autotoc_md491}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+FIFOCNT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO const uint32\+\_\+t}\`{}\+FIFOCNT\`{}}}\label{md_api_autotoc_md491}
SDIO FIFO counter register, Address offset\+: 0x48\hypertarget{md_api_autotoc_md492}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED1\`{}}}\label{md_api_autotoc_md492}
Reserved, 0x4\+C-\/0x7C\hypertarget{md_api_autotoc_md493}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FIFO\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+FIFO\`{}}}\label{md_api_autotoc_md493}
SDIO data FIFO register, Address offset\+: 0x80\hypertarget{md_api_autotoc_md494}{}\doxysection{\texorpdfstring{struct {\ttfamily SPI\+\_\+\+Type\+Def}}{struct {\ttfamily SPI\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md494}
Serial Peripheral Interface.\hypertarget{md_api_autotoc_md495}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md495}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &SPI control register 1 (not used in I2S mode), Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &SPI control register 2, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &SPI status register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &SPI data register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CRCPR\`{}   &SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RXCRCR\`{}   &SPI RX CRC register (not used in I2S mode), Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TXCRCR\`{}   &SPI TX CRC register (not used in I2S mode), Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SCFGR\`{}   &SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SPR\`{}   &SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md496}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md496}
\hypertarget{md_api_autotoc_md497}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md497}
SPI control register 1 (not used in I2S mode), Address offset\+: 0x00\hypertarget{md_api_autotoc_md498}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md498}
SPI control register 2, Address offset\+: 0x04\hypertarget{md_api_autotoc_md499}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md499}
SPI status register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md500}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md500}
SPI data register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md501}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CRCPR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CRCPR\`{}}}\label{md_api_autotoc_md501}
SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10\hypertarget{md_api_autotoc_md502}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RXCRCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RXCRCR\`{}}}\label{md_api_autotoc_md502}
SPI RX CRC register (not used in I2S mode), Address offset\+: 0x14\hypertarget{md_api_autotoc_md503}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TXCRCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+TXCRCR\`{}}}\label{md_api_autotoc_md503}
SPI TX CRC register (not used in I2S mode), Address offset\+: 0x18\hypertarget{md_api_autotoc_md504}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SCFGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SCFGR\`{}}}\label{md_api_autotoc_md504}
SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md505}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SPR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+I2\+SPR\`{}}}\label{md_api_autotoc_md505}
SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md506}{}\doxysection{\texorpdfstring{struct {\ttfamily SYSCFG\+\_\+\+Type\+Def}}{struct {\ttfamily SYSCFG\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md506}
System configuration controller.\hypertarget{md_api_autotoc_md507}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md507}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MEMRMP\`{}   &SYSCFG memory remap register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMC\`{}   &SYSCFG peripheral mode configuration register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EXTICR\`{}   &SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}   &Reserved, 0x18-\/0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMPCR\`{}   &SYSCFG Compensation cell control register, Address offset\+: 0x20   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md508}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md508}
\hypertarget{md_api_autotoc_md509}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MEMRMP\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+MEMRMP\`{}}}\label{md_api_autotoc_md509}
SYSCFG memory remap register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md510}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMC\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PMC\`{}}}\label{md_api_autotoc_md510}
SYSCFG peripheral mode configuration register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md511}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EXTICR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EXTICR\`{}}}\label{md_api_autotoc_md511}
SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14\hypertarget{md_api_autotoc_md512}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+RESERVED\`{}}}\label{md_api_autotoc_md512}
Reserved, 0x18-\/0x1C\hypertarget{md_api_autotoc_md513}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMPCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CMPCR\`{}}}\label{md_api_autotoc_md513}
SYSCFG Compensation cell control register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md514}{}\doxysection{\texorpdfstring{struct {\ttfamily TIM\+\_\+\+Type\+Def}}{struct {\ttfamily TIM\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md514}
TIM.\hypertarget{md_api_autotoc_md515}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md515}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &TIM control register 1, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &TIM control register 2, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMCR\`{}   &TIM slave mode control register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIER\`{}   &TIM DMA/interrupt enable register, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &TIM status register, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EGR\`{}   &TIM event generation register, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR1\`{}   &TIM capture/compare mode register 1, Address offset\+: 0x18    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR2\`{}   &TIM capture/compare mode register 2, Address offset\+: 0x1C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCER\`{}   &TIM capture/compare enable register, Address offset\+: 0x20    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CNT\`{}   &TIM counter register, Address offset\+: 0x24    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PSC\`{}   &TIM prescaler, Address offset\+: 0x28    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARR\`{}   &TIM auto-\/reload register, Address offset\+: 0x2C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RCR\`{}   &TIM repetition counter register, Address offset\+: 0x30    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR1\`{}   &TIM capture/compare register 1, Address offset\+: 0x34    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR2\`{}   &TIM capture/compare register 2, Address offset\+: 0x38    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR3\`{}   &TIM capture/compare register 3, Address offset\+: 0x3C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR4\`{}   &TIM capture/compare register 4, Address offset\+: 0x40    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDTR\`{}   &TIM break and dead-\/time register, Address offset\+: 0x44    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCR\`{}   &TIM DMA control register, Address offset\+: 0x48    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAR\`{}   &TIM DMA address for full transfer, Address offset\+: 0x4C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OR\`{}   &TIM option register, Address offset\+: 0x50   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md516}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md516}
\hypertarget{md_api_autotoc_md517}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md517}
TIM control register 1, Address offset\+: 0x00\hypertarget{md_api_autotoc_md518}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md518}
TIM control register 2, Address offset\+: 0x04\hypertarget{md_api_autotoc_md519}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SMCR\`{}}}\label{md_api_autotoc_md519}
TIM slave mode control register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md520}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIER\`{}}}\label{md_api_autotoc_md520}
TIM DMA/interrupt enable register, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md521}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md521}
TIM status register, Address offset\+: 0x10\hypertarget{md_api_autotoc_md522}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EGR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+EGR\`{}}}\label{md_api_autotoc_md522}
TIM event generation register, Address offset\+: 0x14\hypertarget{md_api_autotoc_md523}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR1\`{}}}\label{md_api_autotoc_md523}
TIM capture/compare mode register 1, Address offset\+: 0x18\hypertarget{md_api_autotoc_md524}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCMR2\`{}}}\label{md_api_autotoc_md524}
TIM capture/compare mode register 2, Address offset\+: 0x1C\hypertarget{md_api_autotoc_md525}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCER\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCER\`{}}}\label{md_api_autotoc_md525}
TIM capture/compare enable register, Address offset\+: 0x20\hypertarget{md_api_autotoc_md526}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CNT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CNT\`{}}}\label{md_api_autotoc_md526}
TIM counter register, Address offset\+: 0x24\hypertarget{md_api_autotoc_md527}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PSC\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+PSC\`{}}}\label{md_api_autotoc_md527}
TIM prescaler, Address offset\+: 0x28\hypertarget{md_api_autotoc_md528}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+ARR\`{}}}\label{md_api_autotoc_md528}
TIM auto-\/reload register, Address offset\+: 0x2C\hypertarget{md_api_autotoc_md529}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+RCR\`{}}}\label{md_api_autotoc_md529}
TIM repetition counter register, Address offset\+: 0x30\hypertarget{md_api_autotoc_md530}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR1\`{}}}\label{md_api_autotoc_md530}
TIM capture/compare register 1, Address offset\+: 0x34\hypertarget{md_api_autotoc_md531}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR2\`{}}}\label{md_api_autotoc_md531}
TIM capture/compare register 2, Address offset\+: 0x38\hypertarget{md_api_autotoc_md532}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR3\`{}}}\label{md_api_autotoc_md532}
TIM capture/compare register 3, Address offset\+: 0x3C\hypertarget{md_api_autotoc_md533}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR4\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CCR4\`{}}}\label{md_api_autotoc_md533}
TIM capture/compare register 4, Address offset\+: 0x40\hypertarget{md_api_autotoc_md534}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDTR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BDTR\`{}}}\label{md_api_autotoc_md534}
TIM break and dead-\/time register, Address offset\+: 0x44\hypertarget{md_api_autotoc_md535}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCR\`{}}}\label{md_api_autotoc_md535}
TIM DMA control register, Address offset\+: 0x48\hypertarget{md_api_autotoc_md536}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DMAR\`{}}}\label{md_api_autotoc_md536}
TIM DMA address for full transfer, Address offset\+: 0x4C\hypertarget{md_api_autotoc_md537}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+OR\`{}}}\label{md_api_autotoc_md537}
TIM option register, Address offset\+: 0x50\hypertarget{md_api_autotoc_md538}{}\doxysection{\texorpdfstring{struct {\ttfamily USART\+\_\+\+Type\+Def}}{struct {\ttfamily USART\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md538}
Universal Synchronous Asynchronous Receiver Transmitter.\hypertarget{md_api_autotoc_md539}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md539}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &USART Status register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}   &USART Data register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BRR\`{}   &USART Baud rate register, Address offset\+: 0x08    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}   &USART Control register 1, Address offset\+: 0x0C    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}   &USART Control register 2, Address offset\+: 0x10    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR3\`{}   &USART Control register 3, Address offset\+: 0x14    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GTPR\`{}   &USART Guard time and prescaler register, Address offset\+: 0x18   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md540}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md540}
\hypertarget{md_api_autotoc_md541}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md541}
USART Status register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md542}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DR\`{}}}\label{md_api_autotoc_md542}
USART Data register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md543}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BRR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+BRR\`{}}}\label{md_api_autotoc_md543}
USART Baud rate register, Address offset\+: 0x08\hypertarget{md_api_autotoc_md544}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR1\`{}}}\label{md_api_autotoc_md544}
USART Control register 1, Address offset\+: 0x0C\hypertarget{md_api_autotoc_md545}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR2\`{}}}\label{md_api_autotoc_md545}
USART Control register 2, Address offset\+: 0x10\hypertarget{md_api_autotoc_md546}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR3\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR3\`{}}}\label{md_api_autotoc_md546}
USART Control register 3, Address offset\+: 0x14\hypertarget{md_api_autotoc_md547}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GTPR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GTPR\`{}}}\label{md_api_autotoc_md547}
USART Guard time and prescaler register, Address offset\+: 0x18\hypertarget{md_api_autotoc_md548}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}}\label{md_api_autotoc_md548}
USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers.\hypertarget{md_api_autotoc_md549}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md549}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCFG\`{}   &dev Configuration Register 800h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTL\`{}   &dev Control Register 804h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DSTS\`{}   &dev Status Register (RO) 808h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}   &Reserved 80Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPMSK\`{}   &dev IN Endpoint Mask 810h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPMSK\`{}   &dev OUT Endpoint Mask 814h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINT\`{}   &dev All Endpoints Itr Reg 818h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINTMSK\`{}   &dev All Endpoints Itr Mask 81Ch    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved20\`{}   &Reserved 820h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved9\`{}   &Reserved 824h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSDIS\`{}   &dev VBUS discharge Register 828h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSPULSE\`{}   &dev VBUS Pulse Register 82Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTHRCTL\`{}   &dev threshold 830h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPEMPMSK\`{}   &dev empty msk 834h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHINT\`{}   &dedicated EP interrupt 838h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHMSK\`{}   &dedicated EP msk 83Ch    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}   &dedicated EP mask 840h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DINEP1\+MSK\`{}   &dedicated EP mask 844h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved44\`{}   &Reserved 844-\/87Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOUTEP1\+MSK\`{}   &dedicated EP msk 884h   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md550}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md550}
\hypertarget{md_api_autotoc_md551}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCFG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCFG\`{}}}\label{md_api_autotoc_md551}
dev Configuration Register 800h\hypertarget{md_api_autotoc_md552}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DCTL\`{}}}\label{md_api_autotoc_md552}
dev Control Register 804h\hypertarget{md_api_autotoc_md553}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DSTS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DSTS\`{}}}\label{md_api_autotoc_md553}
dev Status Register (RO) 808h\hypertarget{md_api_autotoc_md554}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}}\label{md_api_autotoc_md554}
Reserved 80Ch\hypertarget{md_api_autotoc_md555}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPMSK\`{}}}\label{md_api_autotoc_md555}
dev IN Endpoint Mask 810h\hypertarget{md_api_autotoc_md556}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPMSK\`{}}}\label{md_api_autotoc_md556}
dev OUT Endpoint Mask 814h\hypertarget{md_api_autotoc_md557}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINT\`{}}}\label{md_api_autotoc_md557}
dev All Endpoints Itr Reg 818h\hypertarget{md_api_autotoc_md558}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINTMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DAINTMSK\`{}}}\label{md_api_autotoc_md558}
dev All Endpoints Itr Mask 81Ch\hypertarget{md_api_autotoc_md559}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved20\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved20\`{}}}\label{md_api_autotoc_md559}
Reserved 820h\hypertarget{md_api_autotoc_md560}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved9\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved9\`{}}}\label{md_api_autotoc_md560}
Reserved 824h\hypertarget{md_api_autotoc_md561}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSDIS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSDIS\`{}}}\label{md_api_autotoc_md561}
dev VBUS discharge Register 828h\hypertarget{md_api_autotoc_md562}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSPULSE\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DVBUSPULSE\`{}}}\label{md_api_autotoc_md562}
dev VBUS Pulse Register 82Ch\hypertarget{md_api_autotoc_md563}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTHRCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTHRCTL\`{}}}\label{md_api_autotoc_md563}
dev threshold 830h\hypertarget{md_api_autotoc_md564}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPEMPMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPEMPMSK\`{}}}\label{md_api_autotoc_md564}
dev empty msk 834h\hypertarget{md_api_autotoc_md565}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHINT\`{}}}\label{md_api_autotoc_md565}
dedicated EP interrupt 838h\hypertarget{md_api_autotoc_md566}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DEACHMSK\`{}}}\label{md_api_autotoc_md566}
dedicated EP msk 83Ch\hypertarget{md_api_autotoc_md567}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}}}\label{md_api_autotoc_md567}
dedicated EP mask 840h\hypertarget{md_api_autotoc_md568}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DINEP1\+MSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DINEP1\+MSK\`{}}}\label{md_api_autotoc_md568}
dedicated EP mask 844h\hypertarget{md_api_autotoc_md569}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved44\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved44\`{}}}\label{md_api_autotoc_md569}
Reserved 844-\/87Ch\hypertarget{md_api_autotoc_md570}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOUTEP1\+MSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOUTEP1\+MSK\`{}}}\label{md_api_autotoc_md570}
dedicated EP msk 884h\hypertarget{md_api_autotoc_md571}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}}\label{md_api_autotoc_md571}
USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers.\hypertarget{md_api_autotoc_md572}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md572}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGCTL\`{}   &USB\+\_\+\+OTG Control and Status Register 000h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGINT\`{}   &USB\+\_\+\+OTG Interrupt Register 004h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GAHBCFG\`{}   &Core AHB Configuration Register 008h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GUSBCFG\`{}   &Core USB Configuration Register 00Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRSTCTL\`{}   &Core Reset Register 010h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTSTS\`{}   &Core Interrupt Register 014h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTMSK\`{}   &Core Interrupt Mask Register 018h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSR\`{}   &Receive Sts Q Read Register 01Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSP\`{}   &Receive Sts Q Read \& POP Register 020h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXFSIZ\`{}   &Receive FIFO Size Register 024h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF0\+\_\+\+HNPTXFSIZ\`{}   &EP0 / Non Periodic Tx FIFO Size Register 028h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HNPTXSTS\`{}   &Non Periodic Tx FIFO/\+Queue Sts reg 02Ch    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved30\`{}   &Reserved 030h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCCFG\`{}   &General Purpose IO Register 038h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CID\`{}   &User ID Register 03Ch    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}   &Reserved 0x40-\/0x\+FF    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXFSIZ\`{}   &Host Periodic Tx FIFO Size Reg 100h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF\`{}   &dev Periodic Transmit FIFO   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md573}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md573}
\hypertarget{md_api_autotoc_md574}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGCTL\`{}}}\label{md_api_autotoc_md574}
USB\+\_\+\+OTG Control and Status Register 000h\hypertarget{md_api_autotoc_md575}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GOTGINT\`{}}}\label{md_api_autotoc_md575}
USB\+\_\+\+OTG Interrupt Register 004h\hypertarget{md_api_autotoc_md576}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GAHBCFG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GAHBCFG\`{}}}\label{md_api_autotoc_md576}
Core AHB Configuration Register 008h\hypertarget{md_api_autotoc_md577}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GUSBCFG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GUSBCFG\`{}}}\label{md_api_autotoc_md577}
Core USB Configuration Register 00Ch\hypertarget{md_api_autotoc_md578}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRSTCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRSTCTL\`{}}}\label{md_api_autotoc_md578}
Core Reset Register 010h\hypertarget{md_api_autotoc_md579}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTSTS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTSTS\`{}}}\label{md_api_autotoc_md579}
Core Interrupt Register 014h\hypertarget{md_api_autotoc_md580}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GINTMSK\`{}}}\label{md_api_autotoc_md580}
Core Interrupt Mask Register 018h\hypertarget{md_api_autotoc_md581}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSR\`{}}}\label{md_api_autotoc_md581}
Receive Sts Q Read Register 01Ch\hypertarget{md_api_autotoc_md582}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSP\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXSTSP\`{}}}\label{md_api_autotoc_md582}
Receive Sts Q Read \& POP Register 020h\hypertarget{md_api_autotoc_md583}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXFSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GRXFSIZ\`{}}}\label{md_api_autotoc_md583}
Receive FIFO Size Register 024h\hypertarget{md_api_autotoc_md584}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF0\+\_\+\+HNPTXFSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF0\+\_\+\+HNPTXFSIZ\`{}}}\label{md_api_autotoc_md584}
EP0 / Non Periodic Tx FIFO Size Register 028h\hypertarget{md_api_autotoc_md585}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HNPTXSTS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HNPTXSTS\`{}}}\label{md_api_autotoc_md585}
Non Periodic Tx FIFO/\+Queue Sts reg 02Ch\hypertarget{md_api_autotoc_md586}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved30\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved30\`{}}}\label{md_api_autotoc_md586}
Reserved 030h\hypertarget{md_api_autotoc_md587}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCCFG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+GCCFG\`{}}}\label{md_api_autotoc_md587}
General Purpose IO Register 038h\hypertarget{md_api_autotoc_md588}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CID\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CID\`{}}}\label{md_api_autotoc_md588}
User ID Register 03Ch\hypertarget{md_api_autotoc_md589}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\`{}}}\label{md_api_autotoc_md589}
Reserved 0x40-\/0x\+FF\hypertarget{md_api_autotoc_md590}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXFSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXFSIZ\`{}}}\label{md_api_autotoc_md590}
Host Periodic Tx FIFO Size Reg 100h\hypertarget{md_api_autotoc_md591}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTXF\`{}}}\label{md_api_autotoc_md591}
dev Periodic Transmit FIFO\hypertarget{md_api_autotoc_md592}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}}\label{md_api_autotoc_md592}
USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers.\hypertarget{md_api_autotoc_md593}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md593}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCCHAR\`{}   &Host Channel Characteristics Register 500h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCSPLT\`{}   &Host Channel Split Control Register 504h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINT\`{}   &Host Channel Interrupt Register 508h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINTMSK\`{}   &Host Channel Interrupt Mask Register 50Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCTSIZ\`{}   &Host Channel Transfer Size Register 510h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCDMA\`{}   &Host Channel DMA Address Register 514h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved\`{}   &Reserved   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md594}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md594}
\hypertarget{md_api_autotoc_md595}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCCHAR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCCHAR\`{}}}\label{md_api_autotoc_md595}
Host Channel Characteristics Register 500h\hypertarget{md_api_autotoc_md596}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCSPLT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCSPLT\`{}}}\label{md_api_autotoc_md596}
Host Channel Split Control Register 504h\hypertarget{md_api_autotoc_md597}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINT\`{}}}\label{md_api_autotoc_md597}
Host Channel Interrupt Register 508h\hypertarget{md_api_autotoc_md598}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINTMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCINTMSK\`{}}}\label{md_api_autotoc_md598}
Host Channel Interrupt Mask Register 50Ch\hypertarget{md_api_autotoc_md599}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCTSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCTSIZ\`{}}}\label{md_api_autotoc_md599}
Host Channel Transfer Size Register 510h\hypertarget{md_api_autotoc_md600}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCDMA\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCDMA\`{}}}\label{md_api_autotoc_md600}
Host Channel DMA Address Register 514h\hypertarget{md_api_autotoc_md601}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved\`{}}}\label{md_api_autotoc_md601}
Reserved\hypertarget{md_api_autotoc_md602}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}}\label{md_api_autotoc_md602}
USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures.\hypertarget{md_api_autotoc_md603}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md603}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCFG\`{}   &Host Configuration Register 400h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFIR\`{}   &Host Frame Interval Register 404h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFNUM\`{}   &Host Frame Nbr/\+Frame Remaining 408h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\+C\`{}   &Reserved 40Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXSTS\`{}   &Host Periodic Tx FIFO/ Queue Status 410h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINT\`{}   &Host All Channels Interrupt Register 414h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINTMSK\`{}   &Host All Channels Interrupt Mask 418h   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md604}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md604}
\hypertarget{md_api_autotoc_md605}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCFG\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HCFG\`{}}}\label{md_api_autotoc_md605}
Host Configuration Register 400h\hypertarget{md_api_autotoc_md606}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFIR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFIR\`{}}}\label{md_api_autotoc_md606}
Host Frame Interval Register 404h\hypertarget{md_api_autotoc_md607}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFNUM\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HFNUM\`{}}}\label{md_api_autotoc_md607}
Host Frame Nbr/\+Frame Remaining 408h\hypertarget{md_api_autotoc_md608}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\+C\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved40\+C\`{}}}\label{md_api_autotoc_md608}
Reserved 40Ch\hypertarget{md_api_autotoc_md609}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXSTS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HPTXSTS\`{}}}\label{md_api_autotoc_md609}
Host Periodic Tx FIFO/ Queue Status 410h\hypertarget{md_api_autotoc_md610}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINT\`{}}}\label{md_api_autotoc_md610}
Host All Channels Interrupt Register 414h\hypertarget{md_api_autotoc_md611}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINTMSK\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+HAINTMSK\`{}}}\label{md_api_autotoc_md611}
Host All Channels Interrupt Mask 418h\hypertarget{md_api_autotoc_md612}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}}\label{md_api_autotoc_md612}
USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register.\hypertarget{md_api_autotoc_md613}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md613}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPCTL\`{}   &dev IN Endpoint Control Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 00h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}   &Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 04h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPINT\`{}   &dev IN Endpoint Itr Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 08h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}   &Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 0Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTSIZ\`{}   &IN Endpoint Txfer Size 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 10h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPDMA\`{}   &IN Endpoint DMA Address Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 14h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTXFSTS\`{}   &IN Endpoint Tx FIFO Status Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 18h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}   &Reserved 900h+(ep\+\_\+num\texorpdfstring{$\ast$}{*}20h)+1Ch-\/900h+ (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 1Ch   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md614}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md614}
\hypertarget{md_api_autotoc_md615}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPCTL\`{}}}\label{md_api_autotoc_md615}
dev IN Endpoint Control Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 00h\hypertarget{md_api_autotoc_md616}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}}}\label{md_api_autotoc_md616}
Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 04h\hypertarget{md_api_autotoc_md617}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPINT\`{}}}\label{md_api_autotoc_md617}
dev IN Endpoint Itr Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 08h\hypertarget{md_api_autotoc_md618}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}}\label{md_api_autotoc_md618}
Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 0Ch\hypertarget{md_api_autotoc_md619}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPTSIZ\`{}}}\label{md_api_autotoc_md619}
IN Endpoint Txfer Size 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 10h\hypertarget{md_api_autotoc_md620}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPDMA\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DIEPDMA\`{}}}\label{md_api_autotoc_md620}
IN Endpoint DMA Address Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 14h\hypertarget{md_api_autotoc_md621}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTXFSTS\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DTXFSTS\`{}}}\label{md_api_autotoc_md621}
IN Endpoint Tx FIFO Status Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 18h\hypertarget{md_api_autotoc_md622}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}}}\label{md_api_autotoc_md622}
Reserved 900h+(ep\+\_\+num\texorpdfstring{$\ast$}{*}20h)+1Ch-\/900h+ (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 1Ch\hypertarget{md_api_autotoc_md623}{}\doxysection{\texorpdfstring{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}{struct {\ttfamily USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}}\label{md_api_autotoc_md623}
USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers.\hypertarget{md_api_autotoc_md624}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md624}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPCTL\`{}   &dev OUT Endpoint Control Reg B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 00h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}   &Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 04h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPINT\`{}   &dev OUT Endpoint Itr Reg B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 08h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}   &Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 0Ch    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPTSIZ\`{}   &dev OUT Endpoint Txfer Size B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 10h    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPDMA\`{}   &dev OUT Endpoint DMA Address B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 14h    \\\cline{1-2}
{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}   &Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 18h -\/ B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 1Ch   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md625}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md625}
\hypertarget{md_api_autotoc_md626}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPCTL\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPCTL\`{}}}\label{md_api_autotoc_md626}
dev OUT Endpoint Control Reg B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 00h\hypertarget{md_api_autotoc_md627}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved04\`{}}}\label{md_api_autotoc_md627}
Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 04h\hypertarget{md_api_autotoc_md628}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPINT\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPINT\`{}}}\label{md_api_autotoc_md628}
dev OUT Endpoint Itr Reg B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 08h\hypertarget{md_api_autotoc_md629}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved0\+C\`{}}}\label{md_api_autotoc_md629}
Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 0Ch\hypertarget{md_api_autotoc_md630}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPTSIZ\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPTSIZ\`{}}}\label{md_api_autotoc_md630}
dev OUT Endpoint Txfer Size B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 10h\hypertarget{md_api_autotoc_md631}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPDMA\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+DOEPDMA\`{}}}\label{md_api_autotoc_md631}
dev OUT Endpoint DMA Address B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 14h\hypertarget{md_api_autotoc_md632}{}\doxyparagraph{\texorpdfstring{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}}{{\ttfamily public uint32\+\_\+t}\`{}\+Reserved18\`{}}}\label{md_api_autotoc_md632}
Reserved B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 18h -\/ B00h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 1Ch\hypertarget{md_api_autotoc_md633}{}\doxysection{\texorpdfstring{struct {\ttfamily WWDG\+\_\+\+Type\+Def}}{struct {\ttfamily WWDG\+\_\+\+Type\+Def}}}\label{md_api_autotoc_md633}
Window WATCHDOG.\hypertarget{md_api_autotoc_md634}{}\doxysubsection{\texorpdfstring{Summary}{Summary}}\label{md_api_autotoc_md634}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Members   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Descriptions    }\\\cline{1-2}
\endhead
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}   &WWDG Control register, Address offset\+: 0x00    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFR\`{}   &WWDG Configuration register, Address offset\+: 0x04    \\\cline{1-2}
{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}   &WWDG Status register, Address offset\+: 0x08   \\\cline{1-2}
\end{longtabu}
\hypertarget{md_api_autotoc_md635}{}\doxysubsection{\texorpdfstring{Members}{Members}}\label{md_api_autotoc_md635}
\hypertarget{md_api_autotoc_md636}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CR\`{}}}\label{md_api_autotoc_md636}
WWDG Control register, Address offset\+: 0x00\hypertarget{md_api_autotoc_md637}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+CFR\`{}}}\label{md_api_autotoc_md637}
WWDG Configuration register, Address offset\+: 0x04\hypertarget{md_api_autotoc_md638}{}\doxyparagraph{\texorpdfstring{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}{{\ttfamily public \+\_\+\+\_\+\+IO uint32\+\_\+t}\`{}\+SR\`{}}}\label{md_api_autotoc_md638}
WWDG Status register, Address offset\+: 0x08

Generated by \href{https://sourcey.com/moxygen}{\texttt{ Moxygen}} 