--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml unitTest.twx unitTest.ncd -o unitTest.twr unitTest.pcf

Design file:              unitTest.ncd
Physical constraint file: unitTest.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.166(R)|      SLOW  |   -0.320(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                        |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination             |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------------+-----------------+------------+-----------------+------------+------------------+--------+
debug_program_counter<0>|         7.184(R)|      SLOW  |         3.712(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<1>|         6.977(R)|      SLOW  |         3.607(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<2>|         6.932(R)|      SLOW  |         3.564(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<3>|         6.932(R)|      SLOW  |         3.564(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<4>|         7.153(R)|      SLOW  |         3.702(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<5>|         6.955(R)|      SLOW  |         3.585(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<6>|         6.904(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<7>|         6.904(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<8>|         7.192(R)|      SLOW  |         3.741(R)|      FAST  |clk_BUFGP         |   0.000|
debug_program_counter<9>|         7.191(R)|      SLOW  |         3.740(R)|      FAST  |clk_BUFGP         |   0.000|
------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.540|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov  2 08:42:38 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



