// Seed: 1338445126
module module_0;
  timeunit 1ps;
  wire id_1;
endmodule
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wand module_1,
    input supply0 id_6
);
  id_8(
      1, 1 == 1, id_1, 1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input logic   id_1
);
  assign id_3 = 1;
  always @(1'h0)
    if (id_0) id_3 <= 1 == id_0 ? 1 : 1;
    else begin : LABEL_0
      id_3 = id_1;
      id_3 <= id_3;
    end
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
