[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TMP112AIDRLT production of TEXAS INSTRUMENTS from the text:Diode\nT emp.\nSensor\n/c68/c83\nA/D\nConverter\nOSCControl\nLogic\nSerial\nInterface\nConfig.\nand□T emp.\nRegister\nTMP112T emperature\nSCL1\n36\n4ALERTSDA\nGND2 5V+\nADD0\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nTMP112x High-Accuracy, Low-Power, Digital Temperature Sensors WithSMBus andTwo-\nWireSerial Interface inSOT563\n11Features\n1•TMP112A Accuracy Without Calibration :\n–0.5°C(Maximum) From 0°Cto+65°C(3.3V)\n–1.0°C(Maximum) From –40°Cto+125 °C\n•TMP112B Accuracy Without Calibration :\n–0.5°C(Maximum) From 0°Cto+65°C(1.8V)\n–1.0°C(Maximum) From –40°Cto+125 °C\n•TMP112N Accuracy Without Calibration:\n–1.0°C(Maximum) From –40°Cto+125 °C\n•SOT563 Package (1.6mm×1.6mm)\n•Low Quiescent Current:\n–10-μAActive (Maximum), 1-μAShutdown\n(Maximum)\n•Supply Range: 1.4Vto3.6V\n•Resolution: 12Bits\n•Digital Output: SMBus ™,Two-Wire, andI2C\nInterface Compatibility\n•NIST Traceable\n2Applications\n•Portable andBattery-Powered Applications\n•Power-Supply Temperature Monitoring\n•Computer Peripheral Thermal Protection\n•Notebook Computers\n•Battery Management\n•Office Machines\n•Thermostat Controls\n•Electromechanical Device Temperatures\n•General Temperature Measurements:\n–Industrial Controls\n–Test Equipment\n–Medical Instrumentation3Description\nTheTMP112 family ofdevices aredigital temperature\nsensors designed for high-accuracy, low-power,\nNTC/PTC thermistor replacements where high\naccuracy isrequired. The TMP112A and TMP112B\noffers 0.5°Caccuracy and areoptimized toprovide\nthe best PSR performance for 3.3V and 1.8V\noperation respectively, while TMP112N offers 1°C\naccuracy. These temperature sensors are highly\nlinear and donotrequire complex calculations or\nlookup tables toderive thetemperature. The on-chip\n12-bit ADC offers resolutions down to0.0625 °C.\nThe 1.6-mm ×1.6-mm SOT563 package is68%\nsmaller footprint than anSOT23 package. The\nTMP112 family features SMBus, two-wire and I2C\ninterface compatibility, and allows uptofour devices\nononebus. The device also features anSMBus alert\nfunction. The device isspecified tooperate over\nsupply voltages from 1.4to3.6Vwith themaximum\nquiescent current of10µAover thefulloperating\nrange.\nThe TMP112 family isdesigned for extended\ntemperature measurement in communication,\ncomputer, consumer, environmental, industrial, and\ninstrumentation applications. The device isspecified\nforoperation over atemperature range of–40°Cto\n+125 °C.\nThe TMP112 family production units are100% tested\nagainst sensors that are NIST-traceable and are\nverified with equipment that are NIST-traceable\nthrough ISO/IEC 17025 accredited calibrations.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTMP112x SOT563 (6) 1.60 mm×1.20 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nBlock Diagram\n2TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements ................................................ 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagrams ..................................... 10\n7.3 Feature Description ................................................. 117.4 Device Functional Modes ........................................ 18\n7.5 Programming .......................................................... 19\n8Application andImplementation ........................ 23\n8.1 Application Information ............................................ 23\n8.2 Typical Application ................................................. 23\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 25\n10.1 Layout Guidelines ................................................. 25\n10.2 Layout Example .................................................... 25\n11Device andDocumentation Support ................. 26\n11.1 Documentation Support ....................................... 26\n11.2 Community Resources .......................................... 26\n11.3 Trademarks ........................................................... 26\n11.4 Electrostatic Discharge Caution ............................ 26\n11.5 Glossary ................................................................ 26\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision H(October 2018) toRevision I Page\n•Changed input voltage maximum tovoltage maximum forSCL, ADD0 andSDA pins ......................................................... 5\n•Deleted Absolute Maximum Ratings foroutput voltage andreplaced with pinlevel information ........................................... 5\n•Added voltage atALERT pinAbsolute Maximum Ratings .................................................................................................... 5\nChanges from Revision G(May 2018) toRevision H Page\n•Added content totheADD0 pindescription inthePinFunctions table ................................................................................. 3\n•Changed thesupply voltage maximum value intheAbsolute Maximum Ratings table from: 5Vto:4V............................. 5\n•Changed input voltage maximum value fortheSCL, ADD0, andSDA pins intheAbsolute Maximum Ratings table\nfrom: 5Vto:4V..................................................................................................................................................................... 5\n•Changed input voltage maximum value fortheALERT pinintheAbsolute Maximum Ratings table from: (V+) +0.5\nVto:((V+) +0.5)and≤4V.................................................................................................................................................... 5\n•Changed Junction-to-ambient thermal resistance from 200°C/W to210.3 °C/W ................................................................ 5\n•Changed Junction-to-case (top) thermal resistance from 73.7 °C/W to105.0 °C/W ............................................................ 5\n•Changed Junction-to-board thermal resistance from 34.4 °C/W to87.5 °C/W ..................................................................... 5\n•Changed Junction-to-top characterization parameter from 3.1°C/W to6.1°C/W ................................................................ 5\n•Changed Junction-to-board characterization parameter from 34.2 °C/W to87.0 °C/W ........................................................ 5\nChanges from Revision F(February 2018) toRevision G Page\n•Changed long-term stability parameter tolong-term drift ...................................................................................................... 6\n•Changed long-term drifttestcondition from: 3000 hours to:3000 hours at125°C................................................................ 6\n•Changed long-term drifttypical value from: <1LSB to:±0.0625 °C...................................................................................... 6\n1\n2\n36\n5\n4SDA\nV+\nADD0SCL\nGND\nALERTOBS\n3TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedChanges from Revision E(December 2015) toRevision F Page\n•Added TMP112N andTMP112B orderables tothedata sheet .............................................................................................. 1\n•Removed duplicate specified andoperating temperature ranges from theElectrical Characteristics table .......................... 6\n•Removed Calibrating forImproved Accuracy andUsing theSlope Specifications With a1-Point Calibration sections ......23\nChanges from Revision D(April 2015) toRevision E Page\n•Added TIDesign .................................................................................................................................................................... 1\n•Added NIST Features bullet .................................................................................................................................................. 1\n•Added lastparagraph toDescription section ......................................................................................................................... 1\nChanges from Revision C(October 2014) toRevision D Page\n•Changed MIN, TYP, andMAX values fortheTemperature Accuracy (temperature error) parameter .................................. 6\n•Changed thefrequency from 2.85 to3.4MHz inthePOWER SUPPLY section oftheElectrical Characteristics table ......6\n•Changed theTemperature Error at25°Cgraph intheTypical Characteristics section ......................................................... 8\n•Changed theTemperature Error vsTemperature graph intheTypical Characteristics section ............................................ 8\nChanges from Revision B(June 2009) toRevision C Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ............................................................... 5\n•Changed parameters inTiming Requirements ...................................................................................................................... 7\nChanges from Revision A(March 2009) toRevision B Page\n•Changed footnote 1ofSpecifications forUser-Calibrated Systems table .......................................................................... 23\n•Clarified Example 1;extended worst-case accuracy tobefrom –15°Cto+50°C................................................................ 23\n•Changed equation inUsing theSlope Specifications With a1-Point Calibration ................................................................ 23\n5PinConfiguration andFunctions\nDRL Package\n6-Pin SOT563\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 SCL I Serial clock. Open-drain output; requires apullup resistor.\n2 GND — Ground\n3 ALERT O Overtemperature alert. Open-drain output; requires apullup resistor.\n4 ADD0 I Address Select. Connect toV+,GND, SDA orSCL\n4TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNO. NAME\n5 V+ I Supply voltage, 1.4Vto3.6V\n6 SDA I/O Serial data. Open-drain output; requires apullup resistor.\n5TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage V+ 4 V\nVoltage atSCL, ADD0, andSDA –0.5 4 V\nVoltage atALERT –0.5((V+) +0.3)and\n≤4V\nOperating temperature –55 150 °C\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nV+ Supply voltage 1.4 3.3 3.6 V\nTA Operating free-air temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.6.4 Thermal Information\nTHERMAL METRIC(1)TMP112\nUNIT DRL (SOT563)\n6PINS\nRθJA Junction-to-ambient thermal resistance 210.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 105.0 °C/W\nRθJB Junction-to-board thermal resistance 87.5 °C/W\nψJT Junction-to-top characterization parameter 6.1 °C/W\nψJB Junction-to-board characterization parameter 87.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n6TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Long-term driftisdetermined using accelerated operational lifetesting atajunction temperature of150°Cfor1000 hours.6.5 Electrical Characteristics\nAtTA=+25°CandVS=+1.4V to+3.6V, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTEMPERATURE INPUT\nTemperature range –40 +125 °C\nAccuracy\n(temperature\nerror)TMP112A+25°C,V+=3.3V ±0.1 ±0.5\n°C0°Cto+65°C,V+=3.3V ±0.25 ±0.5\n–40°Cto+125 °C ±0.5 ±1\nTMP112B+25°C,V+=1.8V ±0.1 ±0.5\n0°Cto+65°C,V+=1.8V ±0.25 ±0.5\n–40°Cto+125 °C ±0.5 ±1\nTMP112N –40°Cto+125 °C ±1\nDCpower-supply sensitivity –40°Cto+125 °C 0.0625 ±0.25 °C/V\nLong-term drift(1)3000 hours at125°C ±0.0625 °C\nResolution (LSB) 0.0625 °C\nDIGITAL INPUT/OUTPUT\nInput capacitance 3 pF\nVIHInput logic level0.7(V+) 3.6\nV\nVIL –0.5 0.3(V+)\nIIN Input current 0<VIN<3.6V 1μA\nVOLSDA\nOutput logic levelV+>2V,IOL=3mA 0 0.4\nV\nV+<2V,IOL=3mA 0 0.2(V+)\nVOLALERTV+>2V,IOL=3mA 0 0.4\nV\nV+<2V,IOL=3mA 0 0.2(V+)\nResolution 12 Bits\nConversion time 26 35 ms\nConversion modesCR1 =0,CR0 =0 0.25\nConv/sCR1 =0,CR0 =1 1\nCR1 =1,CR0 =0(default) 4\nCR1 =1,CR0 =1 8\nTimeout time 30 40 ms\nPOWER SUPPLY\nOperating supply range +1.4 +3.6 V\nIQ Average quiescent currentSerial businactive, CR1 =1,CR0 =0\n(default)7 10\nμASerial busactive, SCL frequency =400kHz 15\nSerial busactive, SCL frequency =3.4MHz 85\nISD Shutdown currentSerial businactive 0.5 1\nμA Serial busactive, SCL frequency =400kHz 10\nSerial busactive, SCL frequency =3.4MHz 80\n7TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.6 Timing Requirements\nSee theTwo-Wire Timing Diagrams section fortiming diagrams.\nFAST MODEHIGH-SPEED\nMODE UNIT\nMIN MAX MIN MAX\nƒ(SCL) SCL operating frequency V+ 0.001 0.4 0.001 2.85 MHz\nt(BUF)Bus-free time between STOP andSTART\ncondition\nSee Figure 10600 160 ns\nt(HDSTA)Hold time after repeated START condition.\nAfter thisperiod, thefirstclock isgenerated.600 160 ns\nt(SUSTA) repeated start condition setup time 600 160 ns\nt(SUSTO) STOP condition setup time 600 160 ns\nt(HDDAT) Data hold time 100 900 25 105 ns\nt(SUDAT) Data setup time 100 25 ns\nt(LOW) SCL-clock lowperiod V+,seeFigure 10 1300 210 ns\nt(HIGH) SCL-clock high period See Figure 10 600 60 ns\ntFD Data falltime See Figure 10 300 80 ns\ntRD Data risetimeSee Figure 10 300 ns\nSCLK≤100kHz, seeFigure 10 1000 ns\ntFC Clock falltime See Figure 10 300 40 ns\ntRC Clock risetime See Figure 10 300 40 ns\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nTemperature (°C)-60 -40 0 40 140 160I (µA)SD 3.6V Supply\n1.4V Supply\n-20 20 60 80 100 120\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0\nBus Frequency (Hz)1k 10k 100k 1M 10MI (µA)Q\n-55°C +25°C+125°C\nTemperature ( qC)Temperature Error ( qC)\n-60-40-20020406080100120140-1-0.8-0.6-0.4-0.200.20.40.60.81\nD002Mean\nMean + 3 V\nMean \x10 3 V\n20\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0\nTemperature (°C)-60 -20 40 60 140 160I (µA)Q 3.6V Supply\n-40 0 20 80 100 1201.4V Supply\nTemperature Error ( qC)Population\n-0.35\n-0.3\n-0.25\n-0.2\n-0.15\n-0.1\n-0.05\n0\n0.05\n0.1\n0.15\n0.2\n0.25\n0.3\n0.35051015202530\nD001\n/c450.250/c450.225/c450.200/c450.175/c450.150/c450.125/c450.100/c450.075/c450.050/c450.0250\n0.025\n0.050\n0.075\n0.100\n0.125\n0.150\n0.175\n0.200\n0.225\n0.250Accuracy□vs□Supply□( C/V) /c176Population\n8TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated6.7 Typical Characteristics\nAtTA=+25°CandV+=3.3V,unless otherwise noted.\nFigure 1.Temperature Error at25°C Figure 2.Accuracy vsSupply\nFigure 3.Temperature Error vsTemperatureFour Conversions\nperSecond\nFigure 4.Average Quiescent Current vsTemperature\nFigure 5.Shutdown Current vsTemperature Figure 6.Quiescent Current vsBus Frequency\n(Temperature at3.3-V Supply)\n40\n38\n36\n34\n32\n30\n28\n26\n24\n22\n20\nTemperature (°C)-60 -20 40 60 140 160Conversion Time (ms) 3.6V Supply1.4V Supply\n-40 20 0 80 100 120\n9TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=+25°CandV+=3.3V,unless otherwise noted.\nFigure 7.Conversion Time vsTemperature\nDiode\nT emp.\nSensor\n/c68/c83\nA/D\nConverter\nOSCControl\nLogic\nSerial\nInterface\nConfig.\nand□T emp.\nRegister\nTMP112T emperature\nSCL1\n36\n4ALERTSDA\nGND2 5V+\nADD0\n10TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TMP112 family ofdevices aredigital temperature sensors that areoptimal forthermal-management and\nthermal-protection applications. The TMP112 family istwo-wire, SMBus, and I2Cinterface-compatible. The\ndevice isspecified over anoperating temperature range of–40°Cto125°C.Figure 8shows ablock diagram of\ntheTMP112 family. Figure 9shows theESD protection circuitry contained intheTMP112 family.\nThe temperature sensor intheTMP112 family isthechip itself. Thermal paths runthrough thepackage leads as\nwell astheplastic package. The package leads provide theprimary thermal path because ofthelower thermal\nresistance ofthemetal.\nAnalternative version oftheTMP112 family isavailable. The TMP102 device hasreduced accuracy, thesame\nmicro-package, andispin-to-pin compatible.\nTable 1.Advantages ofTMP112 family Versus TMP102\nDEVICECOMPATIBLE\nINTERFACESPACKAGESUPPLY\nCURRENTSUPPLY\nVOLTAGE\n(MIN)SUPPLY\nVOLTAGE\n(MAX)RESOLUTIONLOCAL SENSOR\nACCURACY (MAX)SPECIFIED\nCALIBRATION\nDRIFT SLOPE\nTMP112\nfamilyI2C\nSMBusSOT563\n1.2×1.6×0.610µA 1.4V 3.6V12Bit\n0.0625 °C0.5°C:(0°Cto65°C)\n1°C:(-40°Cto125°C)Yes\nTMP102I2C\nSMBusSOT563\n1.2×1.6×0.610µA 1.4V 3.6V12Bit\n0.0625 °C2°C:(25°Cto85°C)\n3°C:(-40°Cto125°C)No\n7.2 Functional Block Diagrams\nFigure 8.Internal Block Diagram\nALERTCoreSCL\nGND\nV+\nA0V+SDATMP112\n11TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n(1) Theresolution fortheTemperature ADC inInternal Temperature mode is0.0625 °C/count.Figure 9.Equivalent Internal ESD Circuitry\n7.3 Feature Description\n7.3.1 Digital Temperature Output\nThe digital output from each temperature measurement conversion isstored intheread-only temperature\nregister. The temperature register oftheTMP112 family isconfigured asa12-bit read-only register (setting the\nEMbitto0intheconfiguration register; seetheExtended Mode (EM) section), orasa13-bit read-only register\n(setting theEMbitto1intheconfiguration register) that stores theoutput ofthemost recent conversion. Two\nbytes must beread toobtain data and arelisted inTable 8and Table 9.Byte 1isthemost significant byte\n(MSB), followed bybyte 2,theleast significant byte (LSB). The first12bits(13bitsinextended mode) areused\ntoindicate temperature. The least significant byte does nothave toberead ifthatinformation isnotneeded. The\ndata format fortemperature islisted inTable 2and Table 3.One LSB equals 0.0625 °C.Negative numbers are\nrepresented inbinary twos complement format. Following power uporreset, thetemperature register reads 0°C\nuntil thefirstconversion iscomplete. BitD0ofbyte 2indicates normal mode (EM bitequals 0)orextended mode\n(EM bitequals 1),and can beused todistinguish between thetwo temperature register data formats. The\nunused bitsinthetemperature register always read 0.\nTable 2.12-Bit Temperature Data Format(1)\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n128 0111 1111 1111 7FF\n127.9375 0111 1111 1111 7FF\n100 0110 0100 0000 640\n80 0101 0000 0000 500\n75 0100 1011 0000 4B0\n50 0011 0010 0000 320\n25 0001 1001 0000 190\n0.25 0000 0000 0100 004\n0 0000 0000 0000 000\n–0.25 1111 1111 1100 FFC\n–25 1110 0111 0000 E70\n–55 1100 1001 0000 C90\n12TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable 2does notlistalltemperatures. Use thefollowing rules toobtain thedigital data format foragiven\ntemperature orthetemperature foragiven digital data format.\nToconvert positive temperatures toadigital data format:\n1.Divide thetemperature bytheresolution\n2.Convert theresult tobinary code with a12-bit, left-justified format, andMSB =0todenote apositive sign.\nExample: (50°C)/(0.0625 °C/LSB) =800=320h =0011 0010 0000\nToconvert apositive digital data format totemperature:\n1.Convert the12-bit, left-justified binary temperature result, with theMSB =0todenote apositive sign, toa\ndecimal number.\n2.Multiply thedecimal number bytheresolution toobtain thepositive temperature.\nExample: 0011 0010 0000 =320h =800×(0.0625 °C/LSB) =50°C\nToconvert negative temperatures toadigital data format:\n1.Divide theabsolute value ofthetemperature bytheresolution, and convert theresult tobinary code with a\n12-bit, left-justified format.\n2.Generate thetwos complement oftheresult bycomplementing thebinary number andadding one. Denote a\nnegative number with MSB =1.\nExample: (|–25°C|)/(0.0625 °C/LSB) =400=190h =0001 1001 0000\nTwo\'s complement format: 1110 0110 1111 +1=1110 0111 0000\nToconvert anegative digital data format totemperature:\n1.Generate thetwos compliment ofthe12-bit, left-justified binary number ofthetemperature result (with MSB\n=1,denoting negative temperature result) bycomplementing thebinary number and adding one. This\nrepresents thebinary number oftheabsolute value ofthetemperature.\n2.Convert todecimal number and multiply bytheresolution togettheabsolute temperature, then multiply by\n–1forthenegative sign.\nExample: 1110 0111 0000 hastwos compliment of0001 1001 0000 =0001 1000 1111 +1\nConvert totemperature: 0001 1001 0000 =190h =400; 400 ×(0.0625 °C/LSB) =25°C=(|–25°C|);\n(|–25°C|)×(–1)=–25°C\nTable 3.13-Bit Temperature Data Format\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n150 01001 0110 0000 0960\n128 01000 0000 0000 0800\n127.9375 00111 1111 1111 07FF\n100 00110 0100 0000 0640\n80 00101 0000 0000 0500\n75 00100 1011 0000 04B0\n50 00011 0010 0000 0320\n25 00001 1001 0000 0190\n0.25 00000 0000 0100 0004\n0 00000 0000 0000 0000\n–0.25 11111 1111 1100 1FFC\n–25 11110 0111 0000 1E70\n–55 11100 1001 0000 1C90\n13TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.3.2 Serial Interface\nThe TMP112 family operates asaslave device only ontheSMBus, two-wire, andI2Cinterface-compatible bus.\nConnections tothebus aremade through theopen-drain I/Olines, SDA and SCL. The SDA and SCL pins\nfeature integrated spike suppression filters and Schmitt triggers tominimize theeffects ofinput spikes and bus\nnoise. The TMP112 family supports thetransmission protocol forboth fast(1kHz to400kHz) andhigh-speed (1\nkHzto2.85 MHz) modes. Alldata bytes aretransmitted MSB first..\n7.3.2.1 Bus Overview\nThe device thatinitiates thetransfer iscalled amaster ,andthedevices controlled bythemaster areslaves .The\nbusmust becontrolled byamaster device that generates theserial clock (SCL), controls thebusaccess, and\ngenerates theSTART andSTOP conditions.\nToaddress aspecific device, aSTART condition isinitiated, indicated bypulling thedata-line (SDA) from ahigh-\ntolow-logic level when theSCL pinishigh. Allslaves onthebusshift intheslave address byte ontherising\nedge oftheclock, with thelastbitindicating whether aread orwrite operation isintended. During theninth clock\npulse, theslave being addressed responds tothemaster bygenerating anacknowledge andpulling theSDA pin\nlow.\nAdata transfer isthen initiated andsent over eight clock pulses followed byanacknowledge bit.During thedata\ntransfer theSDA pinmust remain stable when theSCL pinishigh, because anychange intheSDA pinwhen the\nSCL pinishigh isinterpreted asaSTART orSTOP signal.\nWhen alldata have been transferred, themaster generates aSTOP condition indicated bypulling theSDA pin\nfrom lowtohigh when theSCL pinishigh.\n7.3.2.2 Serial Bus Address\nTocommunicate with thedevice, themaster must firstaddress slave devices through aslave-address byte. The\nslave-address byte consists ofseven address bitsandadirection bitindicating theintent ofexecuting aread or\nwrite operation.\nThe TMP112 family features anaddress pintoallow uptofour devices tobeaddressed onasingle bus. Table 4\ndescribes thepinlogic levels used toproperly connect uptofourdevices.\nTable 4.Address PinandSlave Addresses\nDEVICE TWO-WIRE ADDRESS A0PINCONNECTION\n1001000 Ground\n1001001 V+\n1001010 SDA\n1001011 SCL\n7.3.2.3 Writing andReading Operation\nAccessing aparticular register ontheTMP112 family isaccomplished bywriting theappropriate value tothe\npointer register. Thevalue forthepointer register isthefirstbyte transferred after theslave address byte with the\nR/Wbitlow. Every write operation totheTMP112 family requires avalue forthepointer register (see Figure 11).\nWhen reading from theTMP112 family, thelastvalue stored inthepointer register byawrite operation isused to\ndetermine which register isread byaread operation. Tochange theregister pointer foraread operation, anew\nvalue must bewritten tothepointer register. This action isaccomplished byissuing aslave-address byte with the\nR/Wbitlow, followed bythepointer register byte. Noadditional data arerequired. The master canthen generate\naSTART condition and send theslave address byte with theR/Wbithigh toinitiate theread command. See\nFigure 12fordetails ofthissequence. Ifrepeated reads from thesame register aredesired, continuously sending\nthepointer register bytes isnotnecessary because theTMP112 family retains thepointer register value until the\nvalue ischanged bythenext write operation.\nRegister bytes aresent with themost significant byte first, followed bytheleast significant byte.\n14TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.3.2.4 Slave Mode Operations\nThe TMP112 family canoperate asaslave receiver orslave transmitter. Asaslave device, theTMP112 family\nnever drives theSCL line.\n7.3.2.4.1 Slave Receiver Mode\nThe first byte transmitted bythemaster istheslave address with theR/Wbitlow. The TMP112 family then\nacknowledges reception ofavalid address. The next byte transmitted bythemaster isthepointer register. The\nTMP112 family then acknowledges reception ofthepointer register byte. Thenext byte orbytes arewritten tothe\nregister addressed bythepointer register. The TMP112 family acknowledges reception ofeach data byte. The\nmaster canterminate data transfer bygenerating aSTART orSTOP condition.\n7.3.2.4.2 Slave Transmitter Mode\nThe first byte transmitted bythemaster istheslave address with theR/Wbithigh. The slave acknowledges\nreception ofavalid slave address. The next byte istransmitted bytheslave and isthemost significant byte of\ntheregister indicated bythepointer register. The master acknowledges reception ofthedata byte. The next byte\ntransmitted bytheslave istheleast significant byte. The master acknowledges reception ofthedata byte. The\nmaster can terminate data transfer bygenerating anot-acknowledge onreception ofany data byte orby\ngenerating aSTART orSTOP condition.\n7.3.2.5 SMBus Alert Function\nThe TMP112 family supports theSMBus alert function. When theTMP112 family operates ininterrupt mode (TM\n=1),theALERT pincanbeconnected asanSMBus alert signal. When amaster senses thatanalert condition\nispresent onthealert line, themaster sends anSMBus ALERT command (0001 1001) tothebus. IftheALERT\npinisactive, thedevice acknowledges theSMBus ALERT command and responds byreturning theslave\naddress ontheSDA line. The eighth bit(LSB) oftheslave address byte indicates ifthealert condition iscaused\nbythetemperature exceeding T(HIGH) orfalling below T(LOW) .The LSB ishigh ifthetemperature isgreater than\nT(HIGH) ,orlowifthetemperature isless than T(LOW) .Refer totheFigure 13section fordetails ofthissequence.\nIfmultiple devices onthebus respond totheSMBus ALERT command, arbitration during theslave address\nportion oftheSMBus ALERT command determines which device clears thealert status ofthat device. The\ndevice with thelowest two-wire address wins thearbitration. IftheTMP112 family wins thearbitration, the\nTMP112 family ALERT pinbecomes inactive atthecompletion oftheSMBus ALERT command. IftheTMP112\nfamily loses thearbitration, theTMP112 family ALERT pinremains active.\n7.3.2.6 General Call\nThe TMP112 family responds toatwo-wire general-call address (0000 000) iftheeighth bitis0.The device\nacknowledges thegeneral-call address and responds tocommands inthesecond byte. Ifthesecond byte is\n0000 0110, theTMP112 family internal registers arereset topower-up values. The TMP112 family does not\nsupport thegeneral-address acquire command.\n7.3.2.7 High-Speed (Hs) Mode\nForthetwo-wire bustooperate atfrequencies above 400kHz, themaster device must issue anHs-mode master\ncode (0000 1xxx) asthefirst byte after aSTART condition toswitch thebus tohigh-speed operation. The\nTMP112 family does notacknowledge thisbyte, butswitches theinput filters ontheSDA andSCL pins andthe\noutput filters ontheSDA pintooperate inHs-mode, thus allowing transfers atupto2.85 MHz. After theHs-\nmode master code has been issued, themaster transmits atwo-wire slave address toinitiate adata-transfer\noperation. The buscontinues tooperate inHs-mode until aSTOP condition occurs onthebus. Upon receiving\ntheSTOP condition, theTMP112 family switches theinput andoutput filters back tofast-mode operation.\n7.3.2.8 Timeout Function\nThe TMP112 family resets theserial interface iftheSCL pinisheld lowfor30ms(typical) between astart and\nstop condition. The TMP112 family releases theSDA line iftheSCL pinispulled lowand waits forastart\ncondition from thehost controller. Toavoid activating thetimeout function, maintain acommunication speed ofat\nleast 1kHzforSCL operating frequency.\nSCL\nSDAt(LOW)\ntRCtFC t(HDSTA)\nt(HDSTA)\nt(HDDAT) t(SUDAT)t(HIGH) t(SUSTA)t(SUSTO)\nt(BUF)\nS S P PtRD tFD\n15TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.3.2.9 Timing Diagrams\nTheTMP112 family istwo-wire, SMBus andI2Cinterface-compatible. Figure 10toFigure 13describe thevarious\noperations ontheTMP112 family. Parameters forFigure 10aredefined inTiming Requirements .Bus definitions\nare:\nBus Idle: Both SDA andSCL lines remain high.\nStart Data Transfer: Achange inthestate oftheSDA line, from high tolow, when theSCL lineishigh, defines\naSTART condition. Each data transfer isinitiated with aSTART condition.\nStop Data Transfer: Achange inthestate oftheSDA linefrom lowtohigh when theSCL lineishigh defines a\nSTOP condition. Each data transfer isterminated with arepeated START orSTOP condition.\nData Transfer: Thenumber ofdata bytes transferred between aSTART andaSTOP condition isnotlimited and\nisdetermined bythemaster device. The TMP112 family canalso beused forsingle byte updates. Toupdate\nonly theMSbyte, terminate thecommunication byissuing aSTART orSTOP communication onthebus.\nAcknowledge: Each receiving device, when addressed, isobliged togenerate anAcknowledge bit.Adevice\nthatacknowledges must pulldown theSDA lineduring theAcknowledge clock pulse insuch away thattheSDA\nlineisstable lowduring thehigh period oftheAcknowledge clock pulse. Setup andhold times must betaken into\naccount. Onamaster receive, thetermination ofthedata transfer canbesignaled bythemaster generating a\nNot-Acknowledge (\'1\')onthelastbyte thathasbeen transmitted bytheslave.\n7.3.2.9.1 Two-Wire Timing Diagrams\nSee theTiming Requirements .\nFigure 10.Two-Wire Timing Diagram\nFrame□1□Two-Wire□Slave□Address□Byte Frame□2□Pointer□Register□Byte\nFrame□4□Data□Byte□21\nStart□By\nMasterACK□By\nTMP112ACK□By\nTMP112\nACK□By\nTMP112Stop□By\nMaster1 9 1\n1\nD7 D6 D5 D4 D3 D2 D1 D09\nFrame□3□Data□Byte□1ACK□By\nTMP1121\nD7SDA\n(Continued)SCL\n(Continued)\nD6 D5 D4 D3 D2 D1 D099\nSDASCL\n0 0 1 0 A1(1)A0(1)R/W 0 0 0 0 0 0 P1 P0 /c188/c188\nNOTE:□(1)□The□values□of□A0□and□A1□are□determined□by□the□ADD0□pin.\n16TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 11.Two-Wire Timing Diagram forWrite Word Format\nNOTE:□(1)□The□values□of□A0□and□A1□are□determined□by□the□ADD0□pin.Frame□1□SMBus□ALERT□Response□Address□Byte Frame□2□Slave□Address□From□TMP112Start□By\nMasterACK□By\nTMP112From\nTMP112NACK□By\nMasterStop□By\nMaster1 9 1 9\nSDASCLALERT\n0 0 0 1 1 0 0 R/ W 1 0 0 1 A1 A0 Status\nFrame□1□Two-Wire□Slave□Address□Byte Frame□2□Pointer□Register□Byte1\nStart□By\nMasterACK□By\nTMP112ACK□By\nTMP112\nFrame□3□Two-Wire□Slave□Address□Byte Frame□4□Data□Byte□1□Read□RegisterStart□By\nMasterACK□By\nTMP112ACK□By\nMaster(2)From\nTMP1121 9 1 9\n1 9 1 9SDASCL\n0 0 1 R/W 0 0 0 0 0 0 P1 P0\n/c188\n/c188/c188\nSDA\n(Continued)SCL\n(Continued)\nSDA\n(Continued)SCL\n(Continued)1 0 0 10 A1(1)A0(1)\n0 A1(1)A0(1)R/W D7 D6 D5 D4 D3 D2 D1 D0\nFrame□5□Data□Byte□2□Read□RegisterStop□By\nMasterACK□By\nMaster(3)From\nTMP1121 9\nD7 D6 D5 D4 D3 D2 D1 D0Stop□By\nMaster\nNOTE: (1)□The□values□of□A0□and□A1□are□determined□by□the□ADD0□pin.\n(2)□Master□should□leave□SDA□high□to□terminate□a□single-byte□read□operation.\n(3)□Master□should□leave□SDA□high□to□terminate□a□two-byte□read□operation.\n17TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 12.Two-Wire Timing Diagram forRead Word Format\nFigure 13.Timing Diagram forSMBus ALERT\nStartup Start□of\nConversionDelay(1)\n26ms\n26ms\n18TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Continuos-Conversion Mode\nThe default mode oftheTMP112 family iscontinuos conversion mode. During continuous-conversion mode, the\nADC performs continuos temperature conversions and stores each results tothe temperature register,\noverwriting theresult from theprevious conversion. The conversion rate bits, CR1 and CR0, configure the\nTMP112 family forconversion rates of0.25 Hz,1Hz,4Hz,or8Hz.Thedefault rateis4Hz.TheTMP112 family\nhas atypical conversion time of26ms. Toachieve different conversion rates, theTMP112 family makes a\nconversion and then powers down and waits fortheappropriate delay setbyCR1 and CR0. Table 5lists the\nsettings forCR1 andCR0.\nTable 5.Conversion Rate Settings\nCR1 CR0 CONVERSION RATE\n0 0 0.25 Hz\n0 1 1Hz\n1 0 4Hz(default)\n1 1 8Hz\nAfter apower-up orgeneral-call reset, theTMP112 family immediately begins aconversion asshown in\nFigure 14.The firstresult isavailable after 26ms(typical). The active quiescent current during conversion is40\nμA(typical at+27°C).Thequiescent current during delay is2.2μA(typical at+27°C).\n(1)Delay issetbyCR1 andCR0.\nFigure 14.Conversion Start\n7.4.2 Extended Mode (EM)\nThe extended mode bitconfigures thedevice fornormal mode operation (EM =0)orextended mode operation\n(EM =1).Innormal mode, thetemperature register andthehigh andlowlimit registers usea12-bit data format.\nNormal mode isused tomake theTMP112 family compatible with theTMP75 device.\nExtended mode (EM =1)allows measurement oftemperatures above 128°Cbyconfiguring thetemperature\nregister andthehigh andlowlimit registers for13-bit data format.\n7.4.3 One-Shot/Conversion Ready Mode (OS)\nThe TMP112 family features aone-shot temperature-measurement mode. When thedevice isinshutdown\nmode, writing a1totheOSbitbegins asingle temperature conversion. During theconversion, theOSbitreads\n0.The device returns totheSHUTDOWN state atthecompletion ofthesingle conversion. After theconversion,\ntheOSbitreads 1.This feature isuseful forreducing power consumption intheTMP112 family when continuous\ntemperature monitoring isnotrequired.\nAsaresult oftheshort conversion time, theTMP112 family can achieve ahigher conversion rate. Asingle\nconversion typically occurs for26msandaread canoccur inless than 20μs.When using one-shot mode, 30or\nmore conversions persecond arepossible.\n7.4.4 Thermostat Mode (TM)\nThe thermostat mode bitindicates tothedevice whether tooperate incomparator mode (TM =0)orinterrupt\nmode (TM =1).\nI/O\nControl\nInterfaceSCL\nSDAT emperature\nRegister\nConfiguration\nRegister\nTLOW\nRegister\nTHIGH\nRegisterPointer\nRegister\n19TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.4.4.1 Comparator Mode (TM=0)\nInComparator mode (TM =0),theAlert pinisactivated when thetemperature equals orexceeds thevalue inthe\nT(HIGH) register and remains active until thetemperature falls below thevalue intheT(LOW) register. Formore\ninformation onthecomparator mode, seetheHigh- andLow-Limit Register section.\n7.4.4.2 Interrupt Mode (TM=1)\nInInterrupt mode (TM =1),theAlert pinisactivated when thetemperature exceeds T(HIGH) orgoes below T(LOW)\nregisters. The Alert piniscleared when thehost controller reads thetemperature register. Formore information\nontheinterrupt mode, seetheHigh- andLow-Limit Register section.\n7.5 Programming\n7.5.1 Pointer Register\nFigure 15shows theinternal register structure oftheTMP112 family. The 8-bit Pointer Register ofthedevice is\nused toaddress agiven data register. The Pointer Register uses thetwoLSBs (see Table 13)toidentify which\nofthedata registers must respond toaread orwrite command. The power-up reset value ofP1/P0 is\'00\'. By\ndefault, theTMP112 family reads thetemperature onpower-up.\nFigure 15.Internal Register Structure\nTable 6lists thepointer address oftheregisters available intheTMP112 family. Table 7lists thebitsofthe\nPointer Register byte. During awrite command, bytes P2through P7must always be0.\nTable 6.Pointer Addresses\nP1 P0 REGISTER\n0 0 Temperature Register (Read Only)\n0 1 Configuration Register (Read/Write)\n1 0 TLOWRegister (Read/Write)\n1 1 THIGH Register (Read/Write)\nTable 7.Pointer Register Byte\nP7 P6 P5 P4 P3 P2 P1 P0\n0 0 0 0 0 0 Register Bits\n20TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.5.2 Temperature Register\nTheTemperature Register oftheTMP112 family isconfigured asa12-bit read-only register (setting theEMbitto\n0intheconfiguration register; seetheExtended Mode section), orasa13-bit read-only register (setting theEM\nbitto1intheconfiguration register) that stores theoutput ofthemost recent conversion. Two bytes must be\nread toobtain data andarelisted inTable 8andTable 9.Byte 1isthemost significant byte (MSB), followed by\nbyte 2,theleast significant byte (LSB). The first 12bits (13bits inextended mode) areused toindicate\ntemperature. Theleast significant byte does nothave toberead ifthatinformation isnotneeded.\nTable 8.Byte 1ofTemperature Register\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n1T11 T10 T9 T8 T7 T6 T5 T4\n(T12) (T11) (T10) (T9) (T8) (T7) (T6) (T5)\n(1) Extended mode 13-bit configuration shown inparentheses.Table 9.Byte 2ofTemperature Register(1)\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n2T3 T2 T1 T0 0 0 0 0\n(T4) (T3) (T2) (T1) (T0) (0) (0) (1)\n7.5.3 Configuration Register\nThe Configuration Register isa16-bit read/write register used tostore bitsthatcontrol theoperational modes of\nthetemperature sensor. Read/write operations areperformed MSB first. Table 10lists theformat andpower-up\nand reset values oftheconfiguration register. Forcompatibility, thefirstbyte corresponds totheConfiguration\nRegister intheTMP75 andTMP275 devices. Allregisters areupdated byte bybyte.\nTable 10.Configuration andPower-Up/Reset Formats\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n1OS R1 R0 F1 F0 POL TM SD\n0 1 1 0 0 0 0 0\n2CR1 CR0 AL EM 0 0 0 0\n1 0 1 0 0 0 0 0\n7.5.3.1 Shutdown Mode (SD)\nThe Shutdown mode bitsaves maximum power byshutting down alldevice circuitry other than theserial\ninterface, reducing current consumption totypically less than 0.5μA.Shutdown mode isenabled when theSDbit\n=1;thedevice shuts down when current conversion iscompleted. When SD=0,thedevice maintains a\ncontinuous conversion state.\n7.5.3.2 Thermostat Mode (TM)\nThe Thermostat mode bitindicates tothedevice whether tooperate inComparator mode (TM =0)orInterrupt\nmode (TM =1).For more information onComparator and Interrupt modes, see theHigh- and Low-Limit\nRegisters section.\n7.5.3.3 Polarity (POL)\nThe polarity bitallows theuser toadjust thepolarity oftheALERT pinoutput. IfthePOL bitissetto0(default),\ntheALERT pinbecomes active low.When thePOL bitissetto1,theALERT pinbecomes active high andthe\nstate oftheALERT pinisinverted. Theoperation oftheALERT pininvarious modes isillustrated inFigure 16.\nMeasured\nTemperatureTHIGH\nTLOW\nSN1511004 ALERT PIN\n(Comparator Mode)\nPOL = 0\nSN1511004 ALERT PIN\n(Interrupt Mode)\nPOL = 0\nSN1511004 ALERT PIN\n(Comparator Mode)\nPOL = 1\nSN1511004 ALERT PIN\n(Interrupt Mode)\nPOL = 1\nRead Read\nTimeRead\n21TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFigure 16.Output Transfer Function Diagrams\n7.5.3.4 Fault Queue (F1/F0)\nAfault condition exists when themeasured temperature exceeds theuser-defined limits setintheTHIGH and\nTLOWregisters. Additionally, thenumber offault conditions required togenerate analert may beprogrammed\nusing thefault queue. The fault queue isprovided toprevent afalse alert asaresult ofenvironmental noise. The\nfault queue requires consecutive fault measurements inorder totrigger thealert function. Table 11lists the\nnumber ofmeasured faults that may beprogrammed totrigger analert condition inthedevice. ForTHIGH and\nTLOWregister format andbyte order, seetheHigh- andLow-Limit Registers section.\nTable 11.TMP112 family Fault Settings\nF1 F0 CONSECUTIVE FAULTS\n0 0 1\n0 1 2\n1 0 4\n1 1 6\n7.5.3.5 Converter Resolution (R1andR0)\nThe converter resolution bits, R1and R0,areread-only bits. The TMP112 family converter resolution isseton\nstart upto11which sets thetemperature register toa12-bit resolution.\n7.5.3.6 One-Shot (OS)\nWhen thedevice isinshutdown mode, writing a1totheOSbitbegins asingle temperature conversion. During\ntheconversion, theOSbitreads 0.The device returns totheSHUTDOWN state atthecompletion ofthesingle\nconversion. Formore information ontheone-shot conversion mode, seetheOne-Shot/Conversion Ready Mode\n(OS) section.\n7.5.3.7 Extended Mode (EM)\nThe extended mode bitconfigures thedevice fornormal mode operation (EM =0)orextended mode operation\n(EM =1).Innormal mode, thetemperature register andthehigh andlowlimit registers usea12-bit data format.\nFormore information ontheextended mode, seetheExtended Mode (EM) section.\n22TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Extended mode 13-bit configuration shown inparenthesis.7.5.3.8 Alert (AL)\nThe ALbitisaread-only function. Reading theALbitprovides information about thecomparator mode status.\nThe state ofthePOL bitinverts thepolarity ofdata returned from theALbit.When thePOL bitequals 0,theAL\nbitreads as1until thetemperature equals orexceeds T(HIGH) fortheprogrammed number ofconsecutive faults,\ncausing theALbittoread as0.The ALbitcontinues toread as0until thetemperature falls below T(LOW) forthe\nprogrammed number ofconsecutive faults, when itagain reads as1.The status oftheTMbitdoes notaffect the\nstatus oftheALbit.\n7.5.4 High- andLow-Limit Register\nThe temperature limits arestored intheT(LOW) andT(HIGH) registers inthesame format asthetemperature result,\nand their values arecompared tothetemperature result onevery conversion. The outcome ofthecomparison\ndrives thebehavior oftheALERT pin,which operates asacomparator output oraninterrupt, and issetbythe\nTMbitintheconfiguration register.\nInComparator mode (TM =0),theALERT pinbecomes active when thetemperature equals orexceeds the\nvalue intheT(HIGH) register andgenerates aconsecutive number offaults according tofault bitsF1andF0.The\nALERT pinremains active until thetemperature falls below theindicated T(LOW) value forthesame number of\nfaults.\nIninterrupt mode (TM =1),theALERT pinbecomes active when thetemperature equals orexceeds thevalue in\nT(HIGH) foraconsecutive number offault conditions (asshown inTable 11).TheALERT pinremains active until a\nread operation ofanyregister occurs, orthedevice successfully responds totheSMBus alert response address.\nThe ALERT pinisalso cleared ifthedevice isplaced inshutdown mode. When theALERT piniscleared, it\nbecomes active again only when temperature falls below T(LOW) ,and remains active until cleared byaread\noperation ofanyregister orasuccessful response totheSMBus alert response address. When theALERT pinis\ncleared, theabove cycle repeats, with theALERT pinbecoming active when thetemperature equals orexceeds\nT(HIGH) .The ALERT pincanalso becleared byresetting thedevice with thegeneral-call Reset command. This\naction also clears thestate oftheinternal registers inthedevice, returning thedevice tocomparator mode\n(TM =0).\nBoth operating modes arerepresented inFigure 16.Table 12andTable 13listtheformat fortheTHIGH andTLOW\nregisters. The most significant byte issent first, followed bytheleast significant byte. The power-up reset values\nforT(HIGH) andT(LOW) are:\n•THIGH =+80°C\n•TLOW=+75°C\nTheformat ofthedata forTHIGH andTLOWisthesame asfortheTemperature Register.\nTable 12.Bytes 1and2ofTHIGHRegister(1)\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n1H11 H10 H9 H8 H7 H6 H5 H4\n(H12) (H11) (H10) (H9) (H8) (H7) (H6) (H5)\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n2H3 H2 H1 H0 0 0 0 0\n(H4) (H3) (H2) (H1) (H0) (0) (0) (0)\n(1) Extended mode 13-bit configuration shown inparenthesis.Table 13.Bytes 1and2ofTLOWRegister(1)\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n1L11 L10 L9 L8 L7 L6 L5 L4\n(L12) (L11) (L10) (L9) (L8) (L7) (L6) (L5)\nBYTE D7 D6 D5 D4 D3 D2 D1 D0\n2L3 L2 L1 L0 0 0 0 0\n(L4) (L3) (L2) (L1) (L0) (0) (0) (0)\nSCL\nGND\nALERT2\n41\nADD0V+6\n350.01 µF\nTwo-Wire\nHost ControllerTMP1121.4 V to 3.6 V\nSDAPullup ResistorsSupply Bypass \nCapacitorSupply Voltage\n5 k\r\x03\n23TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TMP112 family isused tomeasure thePCB temperature oftheboard location where thedevice ismounted.\nThe programmable address options allow uptofour locations ontheboard tobemonitored onasingle serial\nbus.\n8.2 Typical Application\nNOTE: TheSCL, SDA, andALERT pins require pullup resistors.\nFigure 17.Typical Connections\n8.2.1 Design Requirements\nTheTMP112 family requires pullup resistors ontheSCL, SDA, andALERT pins. Therecommended value forthe\npullup resistors is5kΩ.Insome applications thepullup resistor canbelower orhigher than 5kΩbutmust not\nexceed 3mAofcurrent onany ofthose pins. A0.01-μFbypass capacitor onthesupply isrecommended as\nshown inFigure 17.The SCL and SDA lines can bepulled uptoasupply that isequal toorhigher than V+\nthrough thepullup resistors. Toconfigure one offour different addresses onthebus, connect theADD0 pinto\neither theGND, V+,SDA, orSCL pin.\n8.2.2 Detailed Design Procedure\nPlace thedevice inclose proximity totheheat source that must bemonitored, with aproper layout forgood\nthermal coupling. This placement ensures that temperature changes arecaptured within theshortest possible\ntime interval. Tomaintain accuracy inapplications that require airorsurface temperature measurement, take\ncare toisolate thepackage andleads from ambient airtemperature. Athermally-conductive adhesive ishelpful in\nachieving accurate surface temperature measurement.\nTime (s)Temperature ( qC)\n-1135791113151719253035404550556065707580859095100\nDevice\nSCL SDA\nGND V+\nALERT ADD0C(F)10 nF≥R(F)5 k≤ ΩSupply Voltage\n24TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Application (continued)\nThe TMP112 family isavery low-power device andgenerates very lownoise onthesupply bus. Applying anRC\nfilter totheV+pinoftheTMP112 family canfurther reduce anynoise that thedevice might propagate toother\ncomponents. R(F)inFigure 18must beless than 5kΩandC(F)must begreater than 10nF.\nFigure 18.Noise Reduction Techniques\n8.2.3 Application Curves\nFigure 19shows thestep response oftheTMP112 family toasubmersion inanoilbath of100ºCfrom room\ntemperature (27ºC).The time-constant, orthetime fortheoutput toreach 63% oftheinput step, is0.8s.The\ntime-constant result depends ontheprinted-circuit board (PCB) thattheTMP112 family ismounted. Forthistest,\ntheTMP112 family was soldered toatwo-layer PCB thatmeasured 0.375 inches ×0.437 inches.\nFigure 19.Temperature Step Response\n9Power Supply Recommendations\nThe TMP112 family operates with power supply intherange of1.4to3.6V.The device isoptimized for\noperation at3.3-V supply butcanmeasure temperature accurately inthefullsupply range.\nApower-supply bypass capacitor isrequired forproper operation. Place thiscapacitor asclose aspossible tothe\nsupply and ground pins ofthedevice. Atypical value forthissupply bypass capacitor is0.01μF.Applications\nwith noisy orhigh-impedance power supplies may require additional decoupling capacitors toreject power-supply\nnoise.\nSerial Bus TracesPull-Up Resistors\nSupply Bypass \nCapacitorVia to Power or Ground Plane\nVia to Internal Layer\nSupply VoltageSCL\nGND\nALERT ADD0V+SDA\nGround Plane for\nThermal Coupling \nto Heat Source\nHeat Source\n25TMP112\nwww.ti.com SBOS473I –MARCH 2009 –REVISED DECEMBER 2018\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nPlace thepower-supply bypass capacitor asclose aspossible tothesupply andground pins. The recommended\nvalue ofthisbypass capacitor is0.01μF.Additional decoupling capacitance can beadded tocompensate for\nnoisy orhigh-impedance power supplies. Pulluptheopen-drain output pins (SDA ,SCL andALERT) through 5-\nkΩpullup resistors.\n10.2 Layout Example\nFigure 20.Layout Example\n26TMP112\nSBOS473I –MARCH 2009 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP112Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•TMP102 Low-Power Digital Temperature Sensor With SMBus and Two-Wire Serial Interface inSOT563\n(SBOS397)\n•TMPx75 Temperature Sensor With I2Cand SMBus Interface inIndustry Standard LM75 Form Factor and\nPinout (SBOS288)\n•TMP275 ±0.5°CTemperature Sensor With I2CandSMBus Interface inIndustry Standard LM75 Form Factor\nandPinout (SBOS363)\n•Ultralow Power Multi-Sensor Data Logger With NFC Interface Design Guide\n•Capacitive-Based Human Proximity Detection forSystem Wake-Up &Interrupt Design Guide\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nSMBus isatrademark ofIntel, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTMP112AIDRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 OBS\nTMP112AIDRLT ACTIVE SOT-5X3 DRL 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 OBS\nTMP112BIDRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 1B8\nTMP112BIDRLT ACTIVE SOT-5X3 DRL 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 1B8\nTMP112NAIDRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 1AB\nTMP112NAIDRLT ACTIVE SOT-5X3 DRL 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 1AB\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TMP112 :\n•Automotive: TMP112-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 29-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTMP112AIDRLR SOT-5X3 DRL 64000 180.0 8.42.01.80.754.08.0 Q3\nTMP112AIDRLT SOT-5X3 DRL 6250 180.0 8.41.981.780.694.08.0 Q3\nTMP112AIDRLT SOT-5X3 DRL 6250 180.0 8.42.01.80.754.08.0 Q3\nTMP112BIDRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nTMP112BIDRLT SOT-5X3 DRL 6250 180.0 8.41.981.780.694.08.0 Q3\nTMP112NAIDRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nTMP112NAIDRLT SOT-5X3 DRL 6250 180.0 8.41.981.780.694.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 29-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTMP112AIDRLR SOT-5X3 DRL 64000 210.0 185.0 35.0\nTMP112AIDRLT SOT-5X3 DRL 6250 202.0 201.0 28.0\nTMP112AIDRLT SOT-5X3 DRL 6250 210.0 185.0 35.0\nTMP112BIDRLR SOT-5X3 DRL 64000 183.0 183.0 20.0\nTMP112BIDRLT SOT-5X3 DRL 6250 183.0 183.0 20.0\nTMP112NAIDRLR SOT-5X3 DRL 64000 183.0 183.0 20.0\nTMP112NAIDRLT SOT-5X3 DRL 6250 183.0 183.0 20.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TMP112AIDRLT

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Supply Voltage: 1.4V to 3.6V
- **Current Ratings**: 
  - Active Current: 10 µA (maximum)
  - Shutdown Current: 1 µA (maximum)
- **Power Consumption**: 
  - Quiescent Current: 10 µA (maximum) during active mode
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - SOT563 (1.6mm x 1.6mm)
- **Special Features**: 
  - High accuracy: ±0.5°C (0°C to +65°C) and ±1.0°C (-40°C to +125°C)
  - 12-bit resolution with a digital output compatible with SMBus, Two-Wire, and I2C interfaces
  - NIST traceable
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The TMP112AIDRLT is a high-accuracy, low-power digital temperature sensor designed for precise temperature measurements. It features a 12-bit ADC that provides a resolution of 0.0625°C, making it suitable for applications requiring high precision without the need for complex calculations or lookup tables. The device operates over a wide supply voltage range and is optimized for low power consumption, making it ideal for battery-powered applications.

#### Typical Applications:
- **Portable and Battery-Powered Applications**: Ideal for devices where power efficiency is critical.
- **Power-Supply Temperature Monitoring**: Used in systems to monitor and manage thermal conditions.
- **Computer Peripheral Thermal Protection**: Helps in protecting devices from overheating.
- **Notebook Computers**: Monitors internal temperatures to ensure optimal performance.
- **Battery Management**: Assists in maintaining safe operating temperatures for batteries.
- **Thermostat Controls**: Used in HVAC systems for accurate temperature regulation.
- **General Temperature Measurements**: Applicable in industrial controls, test equipment, and medical instrumentation.

The TMP112AIDRLT is particularly useful in environments where accurate temperature readings are essential for system performance and safety, making it a versatile choice for engineers and designers in various fields.