# VHDL Basics

This repository contains basic VHDL programs created as part of my FPGA learning journey.

## Project 1: AND Gate
This project implements a simple AND gate using VHDL.

### Inputs
- A
- B

### Output
- Y = A AND B

### Tools Used
- Xilinx Vivado
- VHDL

### Author
Mou Mog  
ECE Student, NIT Agartala
