#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  3 11:27:20 2023
# Process ID: 2420
# Current directory: D:/thisyear/cpu_task/cpu_sim/cpu
# Command line: vivado.exe D:\thisyear\cpu_task\cpu_sim\cpu\cpu.xpr
# Log file: D:/thisyear/cpu_task/cpu_sim/cpu/vivado.log
# Journal file: D:/thisyear/cpu_task/cpu_sim/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/thisyear/cpu_task/cpu_sim/cpu/cpu.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/thisyear/cpu_task/cpu_sim/cpu/final_testBubbleSort.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 16 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files -ipstatic_source_dir D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpu_tb.tcl
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run 10 us
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
synth_design -rtl -name rtl_1
close_sim
