// Seed: 1127458040
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9
    , id_17,
    output wire id_10,
    input tri id_11,
    input tri1 id_12,
    output tri0 id_13,
    output supply1 id_14,
    input wire id_15
);
  wire id_18;
  assign id_14 = id_4;
  wire id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_4 = 32'd25,
    parameter id_5 = 32'd57,
    parameter id_6 = 32'd35
) (
    input supply0 id_0,
    output wire id_1,
    input tri1 _id_2[id_5  &  1 : {  id_4  -  id_2  &&  id_4  .  sum  {  id_6  &&  -1  }  }],
    output wor id_3,
    output tri0 _id_4,
    input wand _id_5,
    inout tri1 _id_6
);
  wire ["" : -1] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0
  );
endmodule
