<!doctype html>
<html>
<head>
<title>DCURR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DCURR (DDR_PHY) Register</p><h1>DCURR (DDR_PHY) Register</h1>
<h2>DCURR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DCURR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000308</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080308 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DCU Run Register</td></tr>
</table>
<p></p>
<h2>DCURR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>XCEN</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Expected Compare Enable: Indicates if set that read data coming back<br/>from the SDRAM should be should be compared with the expected<br/>data.</td></tr>
<tr valign=top><td>RCEN</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Capture Enable: Indicates if set that read data coming back from<br/>the SDRAM should be captured into the read data cache.</td></tr>
<tr valign=top><td>SCOF</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Stop Capture On Full: Specifies if set that the capture of read data<br/>should stop when the capture cache is full.</td></tr>
<tr valign=top><td>SONF</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Stop On Nth Fail: Specifies if set that the execution of commands and<br/>the capture of read data should stop when there are N read data<br/>failures. The number of failures is specified by NFAIL. Otherwise<br/>commands execute until the end of the program or until manually<br/>stopped using a STOP command.</td></tr>
<tr valign=top><td>NFAIL</td><td class="center">19:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Number of Failures: Specifies the number of failures after which the<br/>execution of commands and the capture of read data should stop if<br/>SONF bit of this register is set. Execution of commands and the<br/>capture of read data will stop after (NFAIL+1) failures if SONF is set.</td></tr>
<tr valign=top><td>EADDR</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>End Address: Cache word address where the execution of command<br/>should end.</td></tr>
<tr valign=top><td>SADDR</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Start Address: Cache word address where the execution of commands<br/>should begin.</td></tr>
<tr valign=top><td>DINST</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DCU Instruction: Selects the DCU command to be executed: Valid<br/>values are:<br/>0000 = NOP: No operation<br/>0001 = Run: Triggers the execution of commands in the command<br/>cache.<br/>0010 = Stop: Stops the execution of commands in the command<br/>cache.<br/>0011 = Stop Loop: Stops the execution of an infinite loop in the<br/>command cache.<br/>0100 = Reset: Resets all DCU run time registers. See Section<br/>for details.<br/>0101 - 1111 RESERVED<br/>Note: Controller/software must ensure that all DRAM timings have<br/>been met for all prior issued commands before triggering any PUB<br/>Mode operation.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>