{"vcs1":{"timestamp_begin":1681297571.134633970, "rt":0.79, "ut":0.23, "st":0.10}}
{"vcselab":{"timestamp_begin":1681297571.962532833, "rt":1.10, "ut":0.19, "st":0.17}}
{"link":{"timestamp_begin":1681297573.088505116, "rt":1.05, "ut":0.06, "st":0.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681297570.843615141}
{"VCS_COMP_START_TIME": 1681297570.843615141}
{"VCS_COMP_END_TIME": 1681297574.729005780}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
