# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 3 5 7
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
# CONTEXT CPU 0 5
CPU 5  1 1
CPU 5  2 2
CPU 6  3 0
# CONTEXT CPU 1 6
CPU 6  2 2
LOAD 7  4
CPU 7  3 0
# CONTEXT CPU 1 7
CPU 7  2 2
BLOCK 8  3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8  2 2
UNBLOCK 9  3
# CONTEXT CPU 0 9
CPU 9  0 1
CPU 9  2 2
LOAD 10  5
# CONTEXT CPU 0 10
CPU 10  0 1
CPU 10  2 2
CPU 11  1 0
CPU 11  0 1
# CONTEXT CPU 2 11
CPU 12  1 0
CPU 12  0 1
CPU 12  4 2
CPU 13  1 0
CPU 13  0 1
CPU 13  4 2
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14  4 2
CPU 15  3 0
CPU 15  5 1
CPU 15  4 2
BLOCK 16  3
# CONTEXT CPU 0 16
CPU 16  5 1
CPU 16  4 2
BLOCK 17  4
UNBLOCK 17  3
# CONTEXT CPU 0 17
CPU 17  5 1
# CONTEXT CPU 2 17
BLOCK 18  5
UNBLOCK 18  4
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
UNBLOCK 19  5
CPU 19  2 0
CPU 19  0 1
# CONTEXT CPU 2 19
BLOCK 20  0
CPU 20  2 0
# CONTEXT CPU 1 20
CPU 20  1 2
UNBLOCK 21  0
CPU 21  2 0
# CONTEXT CPU 1 21
CPU 21  1 2
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22  1 2
BLOCK 23  1
# CONTEXT CPU 0 23
CPU 23  3 1
# CONTEXT CPU 2 23
UNBLOCK 24  1
# CONTEXT CPU 0 24
CPU 24  3 1
# CONTEXT CPU 2 24
CPU 25  4 0
CPU 25  3 1
# CONTEXT CPU 2 25
BLOCK 26  4
# CONTEXT CPU 0 26
CPU 26  3 1
CPU 26  5 2
UNBLOCK 27  4
# CONTEXT CPU 0 27
CPU 27  3 1
CPU 27  5 2
BLOCK 28  5
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
UNBLOCK 29  5
CPU 29  0 0
# CONTEXT CPU 1 29
CPU 29  1 2
BLOCK 30  1
CPU 30  0 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
UNBLOCK 31  1
CPU 31  0 0
CPU 31  2 1
# CONTEXT CPU 2 31
BLOCK 32  0
# CONTEXT CPU 0 32
CPU 32  2 1
# CONTEXT CPU 2 32
UNBLOCK 33  0
# CONTEXT CPU 0 33
CPU 33  2 1
CPU 33  4 2
# CONTEXT CPU 0 34
CPU 34  2 1
CPU 34  4 2
BLOCK 35  4
CPU 35  3 0
CPU 35  2 1
# CONTEXT CPU 2 35
UNBLOCK 36  4
CPU 36  3 0
# CONTEXT CPU 1 36
CPU 36  5 2
BLOCK 37  3
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37  5 2
BLOCK 38  5
UNBLOCK 38  3
CPU 38  0 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
UNBLOCK 39  5
CPU 39  0 0
CPU 39  1 1
CPU 39  4 2
CPU 40  0 0
CPU 40  1 1
CPU 40  4 2
# CONTEXT CPU 0 41
CPU 41  1 1
CPU 41  4 2
# CONTEXT CPU 0 42
CPU 42  1 1
CPU 42  4 2
BLOCK 43  1
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43  4 2
BLOCK 44  4
UNBLOCK 44  1
CPU 44  2 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
UNBLOCK 45  4
CPU 45  2 0
# CONTEXT CPU 1 45
CPU 45  5 2
CPU 46  2 0
CPU 46  3 1
CPU 46  5 2
BLOCK 47  5
# CONTEXT CPU 0 47
CPU 47  3 1
# CONTEXT CPU 2 47
BLOCK 48  3
UNBLOCK 48  5
CPU 48  0 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
UNBLOCK 49  3
CPU 49  0 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
CPU 50  0 0
# CONTEXT CPU 1 50
CPU 50  1 2
# CONTEXT CPU 0 51
CPU 51  4 1
CPU 51  1 2
BLOCK 52  1
CPU 52  2 0
CPU 52  4 1
# CONTEXT CPU 2 52
UNBLOCK 53  1
CPU 53  2 0
CPU 53  4 1
CPU 53  5 2
CPU 54  2 0
CPU 54  4 1
CPU 54  5 2
BLOCK 55  5
# CONTEXT CPU 0 55
CPU 55  4 1
# CONTEXT CPU 2 55
UNBLOCK 56  5
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 58  3 0
# CONTEXT CPU 1 58
CPU 58  0 2
BLOCK 59  3
# CONTEXT CPU 0 59
CPU 59  1 1
CPU 59  0 2
BLOCK 60  1
UNBLOCK 60  3
CPU 60  2 0
# CONTEXT CPU 1 60
CPU 60  0 2
UNBLOCK 61  1
CPU 61  2 0
# CONTEXT CPU 1 61
CPU 61  0 2
CPU 62  2 0
# CONTEXT CPU 1 62
CPU 62  0 2
# CONTEXT CPU 0 63
CPU 63  5 1
CPU 63  0 2
# CONTEXT CPU 0 64
CPU 64  5 1
CPU 64  0 2
# CONTEXT CPU 0 65
CPU 65  5 1
# CONTEXT CPU 2 65
CPU 66  4 0
CPU 66  5 1
# CONTEXT CPU 2 66
CPU 67  4 0
CPU 67  5 1
# CONTEXT CPU 2 67
CPU 68  4 0
# CONTEXT CPU 1 68
CPU 68  3 2
BLOCK 69  3
# CONTEXT CPU 0 69
CPU 69  1 1
# CONTEXT CPU 2 69
UNBLOCK 70  3
CPU 70  2 0
CPU 70  1 1
CPU 70  0 2
EXIT 71  0 2
CPU 71  2 0
CPU 71  1 1
# CONTEXT CPU 2 71
EXIT 72  2 0
BLOCK 72  1
# CONTEXT CPU 0 72
# CONTEXT CPU 1 72
# CONTEXT CPU 2 72
UNBLOCK 73  1
CPU 73  4 0
# CONTEXT CPU 1 73
# CONTEXT CPU 2 73
CPU 74  4 0
# CONTEXT CPU 1 74
CPU 74  5 2
CPU 75  4 0
CPU 75  3 1
CPU 75  5 2
BLOCK 76  4
BLOCK 76  5
# CONTEXT CPU 0 76
CPU 76  3 1
# CONTEXT CPU 2 76
BLOCK 77  3
UNBLOCK 77  4
UNBLOCK 77  5
# CONTEXT CPU 0 77
# CONTEXT CPU 1 77
# CONTEXT CPU 2 77
UNBLOCK 78  3
# CONTEXT CPU 0 78
# CONTEXT CPU 1 78
# CONTEXT CPU 2 78
CPU 79  1 0
# CONTEXT CPU 1 79
CPU 79  4 2
BLOCK 80  4
CPU 80  1 0
CPU 80  5 1
# CONTEXT CPU 2 80
BLOCK 81  5
CPU 81  1 0
# CONTEXT CPU 1 81
# CONTEXT CPU 2 81
BLOCK 82  1
UNBLOCK 82  5
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
# CONTEXT CPU 2 82
UNBLOCK 83  1
# CONTEXT CPU 0 83
# CONTEXT CPU 1 83
CPU 83  3 2
# CONTEXT CPU 0 84
CPU 84  4 1
CPU 84  3 2
BLOCK 85  3
CPU 85  5 0
CPU 85  4 1
# CONTEXT CPU 2 85
BLOCK 86  5
EXIT 86  4 1
UNBLOCK 86  3
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
# CONTEXT CPU 2 86
UNBLOCK 87  5
# CONTEXT CPU 0 87
# CONTEXT CPU 1 87
# CONTEXT CPU 2 87
# CONTEXT CPU 0 88
# CONTEXT CPU 1 88
CPU 88  1 2
EXIT 89  1 2
CPU 89  3 0
CPU 89  5 1
CPU 89 -1 2
BLOCK 90  3
BLOCK 90  5
CPU 90  3 0
CPU 90  5 1
CPU 90 -1 2
BLOCK 91  3
UNBLOCK 91  3
CPU 91  3 0
CPU 91  5 1
CPU 91 -1 2
CPU 92  3 0
CPU 92  5 1
CPU 92 -1 2
BLOCK 93  5
CPU 93  3 0
CPU 93  5 1
CPU 93 -1 2
BLOCK 94  5
UNBLOCK 94  5
CPU 94  3 0
CPU 94  5 1
CPU 94 -1 2
BLOCK 95  3
CPU 95  3 0
CPU 95  5 1
CPU 95 -1 2
BLOCK 96  3
UNBLOCK 96  3
CPU 96  3 0
CPU 96  5 1
CPU 96 -1 2
EXIT 97  5 1
CPU 97  3 0
CPU 97 -1 1
CPU 97 -1 2
CPU 98  3 0
CPU 98 -1 1
CPU 98 -1 2
EXIT 99  3 0
CPU 99 -1 0
CPU 99 -1 1
CPU 99 -1 2
