Fitter report for ControleTemp
Tue Nov 12 16:36:23 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Tue Nov 12 16:36:23 2024           ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; ControleTemp                                    ;
; Top-level Entity Name     ; ControleTemp                                    ;
; Family                    ; MAX7000S                                        ;
; Device                    ; EPM7128SLC84-15                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 77 / 128 ( 60 % )                               ;
; Total pins                ; 34 / 68 ( 50 % )                                ;
+---------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/davic/Downloads/test/src/output_files/ControleTemp.pin.


+--------------------------------------------------+
; Fitter Resource Usage Summary                    ;
+------------------------------+-------------------+
; Resource                     ; Usage             ;
+------------------------------+-------------------+
; Logic cells                  ; 77 / 128 ( 60 % ) ;
; Registers                    ; 35 / 128 ( 27 % ) ;
; Number of pterms used        ; 298               ;
; I/O pins                     ; 34 / 68 ( 50 % )  ;
;     -- Clock pins            ; 1 / 2 ( 50 % )    ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )     ;
;                              ;                   ;
; Global signals               ; 1                 ;
; Shareable expanders          ; 29 / 128 ( 23 % ) ;
; Parallel expanders           ; 20 / 120 ( 17 % ) ;
; Cells using turbo bit        ; 77 / 128 ( 60 % ) ;
; Maximum fan-out              ; 39                ;
; Highest non-global fan-out   ; 39                ;
; Total fan-out                ; 1240              ;
; Average fan-out              ; 8.86              ;
+------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                       ;
+------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name       ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clk        ; 83    ; --       ; --  ; 33                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; desativar  ; 50    ; --       ; 5   ; 2                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; reset      ; 49    ; --       ; 5   ; 39                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[0] ; 44    ; --       ; 5   ; 5                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[1] ; 40    ; --       ; 4   ; 18                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[2] ; 37    ; --       ; 4   ; 22                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[3] ; 35    ; --       ; 4   ; 23                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[4] ; 33    ; --       ; 4   ; 28                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_ac[5] ; 31    ; --       ; 3   ; 26                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[0] ; 45    ; --       ; 5   ; 6                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[1] ; 41    ; --       ; 4   ; 23                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[2] ; 39    ; --       ; 4   ; 24                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[3] ; 36    ; --       ; 4   ; 29                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[4] ; 34    ; --       ; 4   ; 29                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; temp_in[5] ; 30    ; --       ; 3   ; 29                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; tipo       ; 48    ; --       ; 5   ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
+------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                        ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; acionamento[0] ; 63    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; acionamento[1] ; 61    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; display[0]     ; 68    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; display[1]     ; 67    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; display[2]     ; 65    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; display[3]     ; 64    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[0]   ; 79    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[1]   ; 77    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[2]   ; 74    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[3]   ; 73    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[4]   ; 70    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[5]   ; 76    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; segmentos[6]   ; 75    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; sol_dp_bug     ; 69    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; temp_in[5]     ; input  ; TTL          ;         ; Y               ;
; 31       ; 30         ; --       ; temp_ac[5]     ; input  ; TTL          ;         ; Y               ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; temp_ac[4]     ; input  ; TTL          ;         ; Y               ;
; 34       ; 33         ; --       ; temp_in[4]     ; input  ; TTL          ;         ; Y               ;
; 35       ; 34         ; --       ; temp_ac[3]     ; input  ; TTL          ;         ; Y               ;
; 36       ; 35         ; --       ; temp_in[3]     ; input  ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; temp_ac[2]     ; input  ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; temp_in[2]     ; input  ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; temp_ac[1]     ; input  ; TTL          ;         ; Y               ;
; 41       ; 40         ; --       ; temp_in[1]     ; input  ; TTL          ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; temp_ac[0]     ; input  ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; temp_in[0]     ; input  ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; tipo           ; input  ; TTL          ;         ; Y               ;
; 49       ; 48         ; --       ; reset          ; input  ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; desativar      ; input  ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; acionamento[1] ; output ; TTL          ;         ; Y               ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; acionamento[0] ; output ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; display[3]     ; output ; TTL          ;         ; Y               ;
; 65       ; 64         ; --       ; display[2]     ; output ; TTL          ;         ; Y               ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; display[1]     ; output ; TTL          ;         ; Y               ;
; 68       ; 67         ; --       ; display[0]     ; output ; TTL          ;         ; Y               ;
; 69       ; 68         ; --       ; sol_dp_bug     ; output ; TTL          ;         ; Y               ;
; 70       ; 69         ; --       ; segmentos[4]   ; output ; TTL          ;         ; Y               ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; segmentos[3]   ; output ; TTL          ;         ; Y               ;
; 74       ; 73         ; --       ; segmentos[2]   ; output ; TTL          ;         ; Y               ;
; 75       ; 74         ; --       ; segmentos[6]   ; output ; TTL          ;         ; Y               ;
; 76       ; 75         ; --       ; segmentos[5]   ; output ; TTL          ;         ; Y               ;
; 77       ; 76         ; --       ; segmentos[1]   ; output ; TTL          ;         ; Y               ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; segmentos[0]   ; output ; TTL          ;         ; Y               ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; clk            ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clk  ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                           ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Macrocells ; Pins ; Full Hierarchy Name                                                     ; Library Name ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+
; |ControleTemp                      ; 77         ; 34   ; |ControleTemp                                                           ; work         ;
;    |lpm_add_sub:Add0|              ; 1          ; 0    ; |ControleTemp|lpm_add_sub:Add0                                          ; work         ;
;       |addcore:adder[1]|           ; 1          ; 0    ; |ControleTemp|lpm_add_sub:Add0|addcore:adder[1]                         ; work         ;
;          |a_csnbuffer:result_node| ; 1          ; 0    ; |ControleTemp|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node ; work         ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                         ;
+------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name             ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------------------+----------+---------+--------------+--------+----------------------+------------------+
; clk              ; PIN_83   ; 33      ; Clock        ; yes    ; On                   ; --               ;
; cont_div_clk[0]  ; LC81     ; 34      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[10] ; LC12     ; 27      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[11] ; LC36     ; 27      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[12] ; LC34     ; 26      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[13] ; LC66     ; 25      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[14] ; LC35     ; 24      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[15] ; LC33     ; 23      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[16] ; LC41     ; 21      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[17] ; LC122    ; 21      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[18] ; LC65     ; 20      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[19] ; LC114    ; 19      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[1]  ; LC31     ; 34      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[20] ; LC113    ; 18      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[21] ; LC44     ; 17      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[22] ; LC45     ; 16      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[23] ; LC10     ; 15      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[24] ; LC13     ; 13      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[25] ; LC14     ; 13      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[26] ; LC8      ; 12      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[27] ; LC3      ; 11      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[28] ; LC15     ; 10      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[29] ; LC16     ; 9       ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[2]  ; LC32     ; 33      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[30] ; LC11     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[31] ; LC4      ; 7       ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[3]  ; LC28     ; 32      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[4]  ; LC2      ; 31      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[5]  ; LC27     ; 30      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[6]  ; LC30     ; 29      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[7]  ; LC29     ; 28      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[8]  ; LC6      ; 27      ; Clock enable ; no     ; --                   ; --               ;
; cont_div_clk[9]  ; LC40     ; 27      ; Clock enable ; no     ; --                   ; --               ;
; div_clk          ; LC5      ; 2       ; Clock        ; no     ; --                   ; --               ;
; reset            ; PIN_49   ; 39      ; Async. clear ; no     ; --                   ; --               ;
+------------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_83   ; 33      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+-------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                     ;
+---------------------------------------------------------------------------+---------+
; Name                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------+---------+
; reset                                                                     ; 39      ;
; cont_div_clk[1]                                                           ; 34      ;
; cont_div_clk[0]                                                           ; 34      ;
; contador[1]                                                               ; 33      ;
; contador[0]                                                               ; 33      ;
; cont_div_clk[2]                                                           ; 33      ;
; cont_div_clk[3]                                                           ; 32      ;
; cont_div_clk[4]                                                           ; 31      ;
; cont_div_clk[5]                                                           ; 30      ;
; temp_in[5]                                                                ; 29      ;
; temp_in[4]                                                                ; 29      ;
; temp_in[3]                                                                ; 29      ;
; cont_div_clk[6]                                                           ; 29      ;
; temp_ac[4]                                                                ; 28      ;
; cont_div_clk[7]                                                           ; 28      ;
; cont_div_clk[11]                                                          ; 27      ;
; cont_div_clk[10]                                                          ; 27      ;
; cont_div_clk[9]                                                           ; 27      ;
; cont_div_clk[8]                                                           ; 27      ;
; temp_ac[5]                                                                ; 26      ;
; cont_div_clk[12]                                                          ; 26      ;
; cont_div_clk[13]                                                          ; 25      ;
; temp_in[2]                                                                ; 24      ;
; cont_div_clk[14]                                                          ; 24      ;
; temp_ac[3]                                                                ; 23      ;
; temp_in[1]                                                                ; 23      ;
; cont_div_clk[15]                                                          ; 23      ;
; temp_ac[2]                                                                ; 22      ;
; cont_div_clk[17]                                                          ; 21      ;
; cont_div_clk[16]                                                          ; 21      ;
; cont_div_clk[18]                                                          ; 20      ;
; cont_div_clk[19]                                                          ; 19      ;
; temp_ac[1]                                                                ; 18      ;
; cont_div_clk[20]                                                          ; 18      ;
; cont_div_clk[21]                                                          ; 17      ;
; cont_div_clk[22]                                                          ; 16      ;
; cont_div_clk[23]                                                          ; 15      ;
; cont_div_clk[25]                                                          ; 13      ;
; cont_div_clk[24]                                                          ; 13      ;
; cont_div_clk[26]                                                          ; 12      ;
; cont_div_clk[27]                                                          ; 11      ;
; cont_div_clk[28]                                                          ; 10      ;
; tipo                                                                      ; 9       ;
; cont_div_clk[29]                                                          ; 9       ;
; Mux10~19                                                                  ; 8       ;
; Mux10~18                                                                  ; 8       ;
; Mux10~17                                                                  ; 8       ;
; cont_div_clk[30]                                                          ; 8       ;
; Mux9~25                                                                   ; 7       ;
; Mux0~12                                                                   ; 7       ;
; Mux2~23                                                                   ; 7       ;
; Mux3~31                                                                   ; 7       ;
; Mux1~19                                                                   ; 7       ;
; cont_div_clk[31]                                                          ; 7       ;
; temp_in[0]                                                                ; 6       ;
; temp_ac[0]                                                                ; 5       ;
; Mux1~14                                                                   ; 4       ;
; Mux1~13                                                                   ; 4       ;
; Mux1~12                                                                   ; 4       ;
; Mux10~24                                                                  ; 3       ;
; desativar                                                                 ; 2       ;
; Mux10~14                                                                  ; 2       ;
; Mux10~13                                                                  ; 2       ;
; Mux10~12                                                                  ; 2       ;
; Mux10~11                                                                  ; 2       ;
; Mux10~10                                                                  ; 2       ;
; div_clk                                                                   ; 2       ;
; process_0~38                                                              ; 2       ;
; process_0~27                                                              ; 2       ;
; LessThan1~12                                                              ; 1       ;
; LessThan1~11                                                              ; 1       ;
; LessThan1~5sexp2                                                          ; 1       ;
; LessThan1~5sexp1                                                          ; 1       ;
; ~GND~0                                                                    ; 1       ;
; Mux9~44                                                                   ; 1       ;
; Mux9~38                                                                   ; 1       ;
; Mux9~33                                                                   ; 1       ;
; Mux0~16                                                                   ; 1       ;
; Mux0~13                                                                   ; 1       ;
; Mux2~38                                                                   ; 1       ;
; Mux2~32                                                                   ; 1       ;
; Mux2~26                                                                   ; 1       ;
; Mux3~42                                                                   ; 1       ;
; Mux3~36                                                                   ; 1       ;
; Mux3~32                                                                   ; 1       ;
; Mux1~34                                                                   ; 1       ;
; Mux1~28                                                                   ; 1       ;
; Mux1~22                                                                   ; 1       ;
; Mux10~44                                                                  ; 1       ;
; Mux10~38                                                                  ; 1       ;
; Mux10~32                                                                  ; 1       ;
; cont_div_clk~35                                                           ; 1       ;
; process_0~61                                                              ; 1       ;
; process_0~57                                                              ; 1       ;
; Mux8~7                                                                    ; 1       ;
; Mux7~14                                                                   ; 1       ;
; Mux7~8                                                                    ; 1       ;
; Mux10~31                                                                  ; 1       ;
; Mux9~31                                                                   ; 1       ;
; Mux5~7                                                                    ; 1       ;
; Mux6~4                                                                    ; 1       ;
; Mux9~19                                                                   ; 1       ;
; Mux9~18                                                                   ; 1       ;
; Mux9~17                                                                   ; 1       ;
; Mux9~16                                                                   ; 1       ;
; display~11                                                                ; 1       ;
; display~10                                                                ; 1       ;
; display~8                                                                 ; 1       ;
; display~6                                                                 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34 ; 1       ;
; process_0~54                                                              ; 1       ;
; process_0~49                                                              ; 1       ;
; process_0~48                                                              ; 1       ;
; process_0~47                                                              ; 1       ;
; process_0~46                                                              ; 1       ;
; process_0~44                                                              ; 1       ;
; process_0~32                                                              ; 1       ;
; process_0~31                                                              ; 1       ;
; process_0~30                                                              ; 1       ;
; process_0~29                                                              ; 1       ;
; process_0~28                                                              ; 1       ;
+---------------------------------------------------------------------------+---------+


+--------------------------------------------------+
; Other Routing Usage Summary                      ;
+-----------------------------+--------------------+
; Other Routing Resource Type ; Usage              ;
+-----------------------------+--------------------+
; Output enables              ; 0 / 6 ( 0 % )      ;
; PIA buffers                 ; 170 / 288 ( 59 % ) ;
; PIAs                        ; 199 / 288 ( 69 % ) ;
+-----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 24.88) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 2                           ;
; 18 - 20                                       ; 1                           ;
; 21 - 23                                       ; 1                           ;
; 24 - 26                                       ; 0                           ;
; 27 - 29                                       ; 1                           ;
; 30 - 32                                       ; 0                           ;
; 33 - 35                                       ; 3                           ;
+-----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 9.63) ; Number of LABs  (Total = 8) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 0                           ;
; 1                                      ; 0                           ;
; 2                                      ; 1                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 1                           ;
; 7                                      ; 1                           ;
; 8                                      ; 0                           ;
; 9                                      ; 2                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 2                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 3                            ;
; 2                        ; 1                            ;
; 3                        ; 5                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 3.63) ; Number of LABs  (Total = 4) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 4                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 2                           ;
; 7                                               ; 0                           ;
; 8                                               ; 1                           ;
; 9                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC15       ; clk, cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[28], reset                                                                                                                                  ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC3        ; clk, cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[27], reset                                                                                                                                                    ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC8        ; clk, cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[26], reset                                                                                                                                                                      ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC10       ; clk, cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[23], reset                                                                                                                                                                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC4        ; clk, cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[31], reset                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC5        ; clk, reset, cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[9], cont_div_clk[8], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0]                                                                            ; contador[0], contador[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC14       ; clk, cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[25], reset                                                                                                                                                                                        ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC2        ; clk, cont_div_clk~35, cont_div_clk[2], cont_div_clk[4], cont_div_clk[1], cont_div_clk[0], cont_div_clk[3], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cont_div_clk[4], cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                    ;
;  A  ; LC13       ; clk, cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], reset                                                                                                                                                                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC1        ; cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[9], cont_div_clk[8], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[4]                                                                                        ; cont_div_clk[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC11       ; clk, cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[30], reset                                                                                              ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC6        ; clk, cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[8], cont_div_clk[0], reset                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                        ;
;  A  ; LC16       ; clk, cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[29], reset                                                                                                                ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC12       ; clk, cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[9], cont_div_clk[8], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[10], cont_div_clk[0], reset                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                        ;
;  B  ; LC30       ; clk, cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[6], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                      ;
;  B  ; LC31       ; clk, cont_div_clk[1], cont_div_clk[0], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; cont_div_clk[1], cont_div_clk[2], cont_div_clk[3], cont_div_clk[4], cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35 ;
;  B  ; LC32       ; clk, cont_div_clk[1], cont_div_clk[0], cont_div_clk[2], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; cont_div_clk[2], cont_div_clk[3], cont_div_clk[4], cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                  ;
;  B  ; LC22       ; Mux2~26, Mux10~17, Mux10~18, Mux10~19, temp_in[1], temp_in[2], temp_in[5], temp_in[3], contador[0], contador[1], temp_ac[2], temp_ac[5], temp_ac[3], temp_ac[1], temp_ac[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mux2~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC29       ; clk, cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[7], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                       ;
;  B  ; LC28       ; clk, cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[3], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cont_div_clk[3], cont_div_clk[4], cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                   ;
;  B  ; LC27       ; clk, cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[5], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                     ;
;  B  ; LC24       ; Mux2~38, Mux10~17, Mux10~18, Mux10~19, Mux10~13, contador[0], contador[1], temp_ac[2], temp_ac[4], Mux10~14, temp_ac[5], temp_ac[3], temp_in[3], temp_in[4], temp_in[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mux6~4, Mux5~7, Mux9~31, Mux10~31, Mux7~8, Mux7~14, Mux8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC23       ; Mux2~32, Mux10~17, Mux10~18, Mux10~19, contador[1], temp_ac[2], temp_ac[5], temp_ac[3], temp_ac[1], temp_ac[4], Mux10~10, temp_in[5], temp_in[3], temp_in[4], Mux10~11, temp_in[2], contador[0], Mux10~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mux2~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC20       ; Mux10~44, Mux10~17, Mux10~18, Mux10~19, Mux10~13, contador[0], contador[1], temp_ac[2], temp_ac[4], Mux10~14, temp_ac[5], temp_ac[3], temp_in[3], temp_in[4], temp_in[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mux6~4, Mux9~31, Mux10~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC17       ; Mux10~17, Mux10~18, Mux10~19, temp_in[5], temp_in[3], temp_in[1], contador[0], contador[1], temp_in[4], temp_in[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mux10~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC18       ; Mux10~32, Mux10~17, Mux10~18, Mux10~19, temp_in[5], temp_in[3], temp_in[2], temp_in[1], contador[0], contador[1], temp_ac[5], temp_ac[3], temp_ac[1], temp_ac[2], temp_ac[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Mux10~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC19       ; Mux10~38, Mux10~17, Mux10~18, Mux10~19, contador[1], temp_ac[5], temp_ac[3], temp_ac[1], temp_ac[2], temp_ac[4], Mux10~10, temp_in[5], temp_in[3], temp_in[4], Mux10~11, temp_in[2], contador[0], Mux10~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mux10~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC21       ; Mux10~17, Mux10~18, Mux10~19, temp_in[1], temp_in[5], temp_in[3], contador[0], contador[1], temp_in[4], temp_in[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mux2~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC33       ; clk, cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[15], reset                                                                                                                                                                                                                                                                                                                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                         ;
;  C  ; LC39       ; cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[13]                                                                                                                                                                                                                                                                                                                                                                                                                            ; cont_div_clk[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  C  ; LC34       ; clk, cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[12], reset                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                          ;
;  C  ; LC36       ; clk, cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[11], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                        ;
;  C  ; LC40       ; clk, cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[8], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[9], cont_div_clk[0], reset                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                        ;
;  C  ; LC35       ; clk, cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[14], reset                                                                                                                                                                                                                                                                                                                                                                                              ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                       ;
;  C  ; LC44       ; clk, cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[21], reset                                                                                                                                                                                                                                                                ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC45       ; clk, cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[22], reset                                                                                                                                                                                                                                              ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC41       ; clk, cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], reset                                                                                                                                                                                                                                                                                                                                                                            ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                             ;
;  D  ; LC50       ; process_0~57, process_0~28, temp_in[2], temp_ac[2], tipo, process_0~27, process_0~29, temp_in[1], temp_ac[1], process_0~31, process_0~30, temp_in[0], temp_ac[0], process_0~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; process_0~44, process_0~54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC49       ; temp_in[3], temp_ac[3], tipo, process_0~27, temp_in[2], temp_ac[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; process_0~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC54       ; Mux1~34, Mux1~12, Mux1~13, Mux1~14, contador[1], contador[0], temp_in[5], temp_in[3], temp_in[4], temp_in[2], temp_in[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mux6~4, Mux5~7, Mux9~31, Mux10~31, Mux7~8, Mux7~14, Mux8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC52       ; Mux1~22, Mux1~12, Mux1~13, Mux1~14, contador[1], temp_ac[5], contador[0], temp_ac[4], temp_ac[2], temp_ac[1], temp_ac[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mux1~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC53       ; Mux1~28, Mux1~12, Mux1~13, Mux1~14, contador[1], temp_ac[5], contador[0], temp_ac[3], temp_ac[4], temp_ac[2], temp_ac[1], temp_in[5], temp_in[3], temp_in[4], temp_in[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mux1~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC51       ; Mux1~12, Mux1~13, Mux1~14, contador[1], contador[0], temp_in[5], temp_in[4], temp_in[2], temp_in[1], temp_in[3], temp_ac[5], temp_ac[3], temp_ac[4], temp_ac[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mux1~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC66       ; clk, cont_div_clk[31], cont_div_clk[30], cont_div_clk[29], cont_div_clk[28], cont_div_clk[27], cont_div_clk[26], cont_div_clk[25], cont_div_clk[24], cont_div_clk[23], cont_div_clk[22], cont_div_clk[21], cont_div_clk[20], cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[9], cont_div_clk[8], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, reset ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                            ;
;  E  ; LC65       ; clk, cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[18], reset                                                                                                                                                                                                                                                                                                                      ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                               ;
;  F  ; LC96       ; div_clk, reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; contador[1], display~6, display~8, display~10, display~11, Mux10~10, Mux10~14, Mux10~24, Mux1~12, Mux1~13, Mux1~14, Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25, Mux10~32, Mux10~38, Mux10~44, Mux1~22, Mux1~28, Mux1~34, Mux3~32, Mux3~36, Mux3~42, Mux2~26, Mux2~32, Mux2~38, Mux0~13, Mux0~16, Mux9~33, Mux9~38, Mux9~44                                                                                                                                                                                                                                                                                                                                              ;
;  F  ; LC95       ; contador[0], div_clk, reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; display~6, display~8, display~10, display~11, Mux10~17, Mux10~18, Mux10~19, Mux10~24, Mux1~12, Mux1~13, Mux1~14, Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25, Mux10~32, Mux10~38, Mux10~44, Mux1~22, Mux1~28, Mux1~34, Mux3~32, Mux3~36, Mux3~42, Mux2~26, Mux2~32, Mux2~38, Mux0~13, Mux0~16, Mux9~33, Mux9~38, Mux9~44                                                                                                                                                                                                                                                                                                                                                 ;
;  F  ; LC85       ; Mux3~42, contador[1], contador[0], temp_in[2], temp_in[3], temp_in[5], temp_in[1], temp_in[4], temp_ac[0], temp_in[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mux6~4, Mux5~7, Mux9~31, Mux10~31, Mux7~8, Mux7~14, Mux8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  F  ; LC92       ; Mux0~16, contador[1], contador[0], temp_in[1], temp_in[4], temp_in[3], temp_in[2], temp_in[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mux6~4, Mux5~7, Mux9~31, Mux10~31, Mux7~8, Mux7~14, Mux8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  F  ; LC89       ; Mux9~44, contador[1], contador[0], temp_in[5], temp_in[1], temp_in[2], temp_in[4], temp_in[3], temp_in[0], Mux9~16, temp_ac[5], temp_ac[2], temp_ac[4], Mux9~17, Mux9~18, temp_ac[0], Mux9~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mux6~4, Mux5~7, Mux9~31, Mux10~31, Mux7~8, Mux7~14, Mux8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  F  ; LC82       ; temp_ac[1], temp_ac[2], temp_ac[3], temp_ac[4], contador[1], contador[0], temp_ac[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mux3~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC83       ; Mux3~32, temp_ac[1], temp_ac[3], temp_ac[4], contador[1], contador[0], temp_ac[5], temp_ac[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mux3~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC84       ; Mux3~36, contador[1], contador[0], temp_in[1], temp_in[2], temp_in[3], temp_in[4], temp_in[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mux3~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC93       ; desativar, tipo, temp_in[5], temp_ac[5], temp_in[4], temp_ac[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; process_0~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  F  ; LC94       ; process_0~61, tipo, temp_in[4], temp_ac[4], temp_in[5], temp_ac[5], process_0~38, LessThan1~5sexp1, LessThan1~5sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acionamento[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC81       ; clk, reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cont_div_clk[1], cont_div_clk[2], cont_div_clk[3], cont_div_clk[4], cont_div_clk[5], cont_div_clk[6], cont_div_clk[7], cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[11], cont_div_clk[12], lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node|sout_node[5]~34, cont_div_clk[13], cont_div_clk[14], cont_div_clk[15], cont_div_clk[16], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35 ;
;  F  ; LC90       ; contador[1], contador[0], temp_ac[1], temp_ac[5], temp_ac[3], temp_ac[2], temp_ac[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mux0~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC91       ; Mux0~13, contador[1], contador[0], temp_ac[1], temp_ac[5], temp_ac[3], temp_ac[2], temp_ac[4], temp_in[1], temp_in[4], temp_in[3], temp_in[2], temp_in[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mux0~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC86       ; temp_ac[5], contador[1], contador[0], temp_ac[2], temp_ac[4], temp_ac[3], temp_in[5], temp_in[2], temp_in[4], temp_in[3], temp_in[1], temp_in[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mux9~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC87       ; Mux9~33, temp_ac[5], contador[1], contador[0], temp_ac[2], temp_ac[4], temp_ac[3], temp_ac[0], temp_in[1], temp_in[2], temp_in[4], temp_in[3], temp_in[0], temp_ac[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mux9~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  F  ; LC88       ; Mux9~38, temp_ac[5], contador[1], temp_ac[1], temp_ac[2], temp_ac[4], temp_ac[3], temp_ac[0], contador[0], temp_in[5], temp_in[2], temp_in[4], temp_in[3], temp_in[0], temp_in[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC101      ; contador[1], contador[0], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; display[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC99       ; contador[1], contador[0], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; display[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC109      ; Mux10~24, Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; segmentos[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  G  ; LC97       ; desativar, process_0~46, process_0~47, process_0~48, process_0~49, temp_in[5], temp_ac[5], process_0~38, tipo, temp_in[4], temp_ac[4], LessThan1~11, LessThan1~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acionamento[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  G  ; LC105      ; reset, contador[1], contador[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; display[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC104      ; contador[1], contador[0], reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; display[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC107      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sol_dp_bug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  H  ; LC122      ; clk, cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[17], reset                                                                                                                                                                                                                                                                                                                                        ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[17], cont_div_clk[18], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                             ;
;  H  ; LC120      ; Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; segmentos[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC123      ; Mux10~24, Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; segmentos[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC125      ; Mux3~31, Mux1~19, Mux2~23, Mux0~12, Mux10~24, Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; segmentos[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC118      ; Mux9~25, Mux1~19, Mux0~12, Mux3~31, Mux2~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; segmentos[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC115      ; Mux9~25, Mux2~23, Mux0~12, Mux1~19, Mux3~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; segmentos[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC117      ; Mux1~19, Mux3~31, Mux2~23, Mux0~12, Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; segmentos[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC113      ; clk, cont_div_clk[19], cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[20], reset                                                                                                                                                                                                                                                                                  ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                                   ;
;  H  ; LC114      ; clk, cont_div_clk[18], cont_div_clk[17], cont_div_clk[16], cont_div_clk[15], cont_div_clk[14], cont_div_clk[13], cont_div_clk[12], cont_div_clk[11], cont_div_clk[10], cont_div_clk[9], cont_div_clk[8], cont_div_clk[7], cont_div_clk[6], cont_div_clk[5], cont_div_clk[4], cont_div_clk[3], cont_div_clk[2], cont_div_clk[1], cont_div_clk[0], cont_div_clk[19], reset                                                                                                                                                                                                                                                                                                    ; cont_div_clk[8], cont_div_clk[9], cont_div_clk[10], cont_div_clk[13], cont_div_clk[19], cont_div_clk[20], cont_div_clk[21], cont_div_clk[22], cont_div_clk[23], cont_div_clk[24], cont_div_clk[25], cont_div_clk[26], cont_div_clk[27], cont_div_clk[28], cont_div_clk[29], cont_div_clk[30], cont_div_clk[31], div_clk, cont_div_clk~35                                                                                                                                                                                                                                                                                                                                 ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7128SLC84-15 for design "ControleTemp"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "acionamento" is assigned to location or region, but does not exist in design
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4687 megabytes
    Info: Processing ended: Tue Nov 12 16:36:23 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


