5:28:38 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 17:29:39 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":16:7:16:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":16:12:16:16|reset is already declared in this scope.
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module buart
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:11|Synthesizing module buart in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CL159 :"C:\cloud\dev\verilog\tok\uart.v":5:10:5:15|Input resetq is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 23 17:29:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:11|Selected library: work cell: buart view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:11|Selected library: work cell: buart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 23 17:29:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 23 17:29:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:11|Selected library: work cell: buart view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:11|Selected library: work cell: buart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 23 17:29:41 2020

###########################################################]
Pre-mapping Report

# Wed Dec 23 17:29:41 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt 
Printing clock  summary report in "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist buart

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
buart|clk     168.0 MHz     5.951         inferred     Autoconstr_clkgroup_0     58   
======================================================================================

@W: MT529 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Found inferred clock buart|clk which controls 58 sequential elements including sentbits[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 17:29:41 2020

###########################################################]
Map & Optimize Report

# Wed Dec 23 17:29:42 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.04ns		  69 /        58
   2		0h:00m:00s		    -2.04ns		  69 /        58
@N: FX271 :"c:\cloud\dev\verilog\tok\uart.v":31:0:31:5|Replicating instance rxclkcounter[1] (in view: work.buart(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\cloud\dev\verilog\tok\uart.v":31:0:31:5|Replicating instance rxclkcounter[2] (in view: work.buart(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:00s		    -1.29ns		  91 /        60


   4		0h:00m:00s		    -1.29ns		  95 /        60
@N: FX1016 :"c:\cloud\dev\verilog\tok\uart.v":4:10:4:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               60         capture[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock buart|clk with period 7.39ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 23 17:29:43 2020
#


Top view:               buart
Requested Frequency:    135.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
buart|clk          135.4 MHz     115.1 MHz     7.387         8.690         -1.304     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
buart|clk  buart|clk  |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: buart|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                              Arrival           
Instance            Reference     Type        Pin     Net                 Time        Slack 
                    Clock                                                                   
--------------------------------------------------------------------------------------------
bytephase[1]        buart|clk     SB_DFF      Q       bytephase[1]        0.796       -1.304
bytephase[0]        buart|clk     SB_DFF      Q       bytephase[0]        0.796       -1.293
txclkcounter[3]     buart|clk     SB_DFF      Q       txclkcounter[3]     0.796       -1.293
bytephase[3]        buart|clk     SB_DFF      Q       bytephase[3]        0.796       -1.231
bytephase[2]        buart|clk     SB_DFF      Q       bytephase[2]        0.796       -1.221
txclkcounter[4]     buart|clk     SB_DFF      Q       txclkcounter[4]     0.796       -1.221
bytephase[5]        buart|clk     SB_DFF      Q       bytephase[5]        0.796       -1.200
txclkcounter[2]     buart|clk     SB_DFF      Q       txclkcounter[2]     0.796       -1.190
txclkcounter[6]     buart|clk     SB_DFF      Q       txclkcounter[6]     0.796       -1.190
capture[0]          buart|clk     SB_DFFE     Q       capture[0]          0.796       -1.128
============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                Required           
Instance         Reference     Type         Pin     Net                  Time         Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
bytephase[0]     buart|clk     SB_DFF       D       bytephase_RNO[0]     7.232        -1.304
error            buart|clk     SB_DFF       D       error_0              7.232        -1.293
sentbits[2]      buart|clk     SB_DFFSR     D       sentbits_RNO[2]      7.232        -1.293
sentbits[0]      buart|clk     SB_DFFSR     R       un1_sentbits_1_0     7.232        -1.252
sentbits[1]      buart|clk     SB_DFFSR     R       un1_sentbits_1_0     7.232        -1.252
sentbits[2]      buart|clk     SB_DFFSR     R       un1_sentbits_1_0     7.232        -1.252
sentbits[3]      buart|clk     SB_DFFSR     R       un1_sentbits_1_0     7.232        -1.252
valid            buart|clk     SB_DFF       D       valid_0              7.232        -1.221
bytephase[1]     buart|clk     SB_DFF       D       bytephase_RNO[1]     7.232        -1.200
bytephase[3]     buart|clk     SB_DFF       D       bytephase_RNO[3]     7.232        -1.200
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          bytephase[1] / Q
    Ending point:                            bytephase[0] / D
    The start point is clocked by            buart|clk [rising] on pin C
    The end   point is clocked by            buart|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
bytephase[1]           SB_DFF      Q        Out     0.796     0.796       -         
bytephase[1]           Net         -        -       1.599     -           13        
bytephase_RNO_3[0]     SB_LUT4     I0       In      -         2.395       -         
bytephase_RNO_3[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_6                    Net         -        -       1.371     -           1         
bytephase_RNO_0[0]     SB_LUT4     I0       In      -         4.427       -         
bytephase_RNO_0[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_7_0                  Net         -        -       1.371     -           1         
bytephase_RNO[0]       SB_LUT4     I0       In      -         6.460       -         
bytephase_RNO[0]       SB_LUT4     O        Out     0.569     7.028       -         
bytephase_RNO[0]       Net         -        -       1.507     -           1         
bytephase[0]           SB_DFF      D        In      -         8.535       -         
====================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          bytephase[0] / Q
    Ending point:                            error / D
    The start point is clocked by            buart|clk [rising] on pin C
    The end   point is clocked by            buart|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
bytephase[0]       SB_DFF      Q        Out     0.796     0.796       -         
bytephase[0]       Net         -        -       1.599     -           15        
error_RNO_3        SB_LUT4     I0       In      -         2.395       -         
error_RNO_3        SB_LUT4     O        Out     0.661     3.056       -         
g0_3_o4_3          Net         -        -       1.371     -           1         
error_RNO_0        SB_LUT4     I2       In      -         4.427       -         
error_RNO_0        SB_LUT4     O        Out     0.558     4.986       -         
N_8                Net         -        -       1.371     -           1         
error_RNO          SB_LUT4     I0       In      -         6.356       -         
error_RNO          SB_LUT4     O        Out     0.661     7.018       -         
error_0            Net         -        -       1.507     -           1         
error              SB_DFF      D        In      -         8.525       -         
================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          txclkcounter[3] / Q
    Ending point:                            sentbits[2] / D
    The start point is clocked by            buart|clk [rising] on pin C
    The end   point is clocked by            buart|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
txclkcounter[3]              SB_DFF       Q        Out     0.796     0.796       -         
txclkcounter[3]              Net          -        -       1.599     -           4         
txclkcounter_RNINQA51[3]     SB_LUT4      I0       In      -         2.395       -         
txclkcounter_RNINQA51[3]     SB_LUT4      O        Out     0.661     3.056       -         
txclkcounter_RNINQA51[3]     Net          -        -       1.371     -           1         
txclkcounter_RNIAHLA2[1]     SB_LUT4      I0       In      -         4.427       -         
txclkcounter_RNIAHLA2[1]     SB_LUT4      O        Out     0.661     5.089       -         
txtick_7                     Net          -        -       1.371     -           6         
sentbits_RNO[2]              SB_LUT4      I2       In      -         6.460       -         
sentbits_RNO[2]              SB_LUT4      O        Out     0.558     7.018       -         
sentbits_RNO[2]              Net          -        -       1.507     -           1         
sentbits[2]                  SB_DFFSR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.252

    Number of logic level(s):                3
    Starting point:                          txclkcounter[3] / Q
    Ending point:                            sentbits[0] / R
    The start point is clocked by            buart|clk [rising] on pin C
    The end   point is clocked by            buart|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
txclkcounter[3]              SB_DFF       Q        Out     0.796     0.796       -         
txclkcounter[3]              Net          -        -       1.599     -           4         
txclkcounter_RNINQA51[3]     SB_LUT4      I0       In      -         2.395       -         
txclkcounter_RNINQA51[3]     SB_LUT4      O        Out     0.661     3.056       -         
txclkcounter_RNINQA51[3]     Net          -        -       1.371     -           1         
txclkcounter_RNIAHLA2[1]     SB_LUT4      I0       In      -         4.427       -         
txclkcounter_RNIAHLA2[1]     SB_LUT4      O        Out     0.661     5.089       -         
txtick_7                     Net          -        -       1.371     -           6         
wr_ibuf_RNITIDG4             SB_LUT4      I2       In      -         6.460       -         
wr_ibuf_RNITIDG4             SB_LUT4      O        Out     0.517     6.977       -         
un1_sentbits_1_0             Net          -        -       1.507     -           4         
sentbits[0]                  SB_DFFSR     R        In      -         8.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.252

    Number of logic level(s):                3
    Starting point:                          txclkcounter[3] / Q
    Ending point:                            sentbits[3] / R
    The start point is clocked by            buart|clk [rising] on pin C
    The end   point is clocked by            buart|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
txclkcounter[3]              SB_DFF       Q        Out     0.796     0.796       -         
txclkcounter[3]              Net          -        -       1.599     -           4         
txclkcounter_RNINQA51[3]     SB_LUT4      I0       In      -         2.395       -         
txclkcounter_RNINQA51[3]     SB_LUT4      O        Out     0.661     3.056       -         
txclkcounter_RNINQA51[3]     Net          -        -       1.371     -           1         
txclkcounter_RNIAHLA2[1]     SB_LUT4      I0       In      -         4.427       -         
txclkcounter_RNIAHLA2[1]     SB_LUT4      O        Out     0.661     5.089       -         
txtick_7                     Net          -        -       1.371     -           6         
wr_ibuf_RNITIDG4             SB_LUT4      I2       In      -         6.460       -         
wr_ibuf_RNITIDG4             SB_LUT4      O        Out     0.517     6.977       -         
un1_sentbits_1_0             Net          -        -       1.507     -           4         
sentbits[3]                  SB_DFFSR     R        In      -         8.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.639 is 2.791(32.3%) logic and 5.848(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for buart 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        8 uses
SB_DFF          18 uses
SB_DFFE         28 uses
SB_DFFSR        13 uses
SB_DFFSS        1 use
SB_LUT4         92 uses

I/O ports: 25
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   60 (5%)
Total load per clock:
   buart|clk: 1

@S |Mapping Summary:
Total  LUTs: 92 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 92 = 92 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 17:29:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 19:59:46 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:7:18:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:12:18:16|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:7:21:8|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:11:21:12|rx is already declared in this scope.
@E: CG342 :"C:\cloud\dev\verilog\tok\tok.v":31:32:31:36|Expecting target variable, found stall -- possible misspelling
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@E: CG829 :"C:\cloud\dev\verilog\tok\lattice_top.v":8:1:8:1|Unexpected ) after comma -- missing port in ANSI port list
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 19:59:46 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 19:59:46 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 20:01:05 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:7:18:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:12:18:16|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:7:21:8|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:11:21:12|rx is already declared in this scope.
@E: CG342 :"C:\cloud\dev\verilog\tok\tok.v":32:4:32:8|Expecting target variable, found stall -- possible misspelling
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@E: CS187 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:0:10:3|Expecting ;
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:01:05 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:01:05 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 20:02:34 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:7:18:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:12:18:16|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:7:21:8|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:11:21:12|rx is already declared in this scope.
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@E: CS187 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:0:10:3|Expecting ;
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:02:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:02:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 20:03:01 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:7:18:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:12:18:16|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:7:21:8|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:11:21:12|rx is already declared in this scope.
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@E: CS153 :"C:\cloud\dev\verilog\tok\tok.v":158:10:158:10|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:03:02 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:03:02 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Wed Dec 23 20:04:13 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:7:18:9|clk is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":18:12:18:16|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:7:21:8|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\tok.v":21:11:21:12|rx is already declared in this scope.
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":33:7:33:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":34:12:34:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":89:2:89:7|Pruning unused register stall. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\cloud\dev\verilog\tok\tok.v":98:2:98:7|Register bit stall is always 1.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Synthesizing module top in library work.

@A: CL153 :"C:\cloud\dev\verilog\tok\tok.v":34:12:34:21|*Unassigned bits of addr_write[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@E: CL172 :"C:\cloud\dev\verilog\tok\tok.v":78:25:78:27|Only one always block can assign a given variable idx[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:04:13 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 23 20:04:13 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Thu Dec 24 21:23:11 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":31:7:31:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":32:12:32:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":87:2:87:7|Pruning unused register stall. Make sure that there are no unused intermediate registers.
@E: CL123 :"C:\cloud\dev\verilog\tok\tok.v":87:2:87:7|Logic for idx[7:0] does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 24 21:23:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 24 21:23:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Thu Dec 24 21:24:12 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":31:7:31:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":32:12:32:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":87:2:87:7|Pruning unused register stall. Make sure that there are no unused intermediate registers.
@E: CL123 :"C:\cloud\dev\verilog\tok\tok.v":87:2:87:7|Logic for idx[7:0] does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 24 21:24:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 24 21:24:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:04:32 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@E: CL123 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Logic for stall does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:04:33 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:04:33 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:07:40 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@E: CL123 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Logic for stall does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:07:40 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:07:40 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:11:03 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\tok.v":161:15:161:17|Removing redundant assignment.
@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@E: CL123 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Logic for stall does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:11:04 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:11:04 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:11:33 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL113 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Feedback mux created for signal stall. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Latch generated from always block for signal stall; possible missing assignment in an if or case statement.
@W: CL113 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Feedback mux created for signal idx[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Latch generated from always block for signal idx[7:0]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":137:2:137:7|Pruning unused register search_clk. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Synthesizing module top in library work.

@W: CL279 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Pruning register bits 7 to 1 of idx[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL153 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|*Unassigned bits of addr_write[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@E: CL172 :"C:\cloud\dev\verilog\tok\tok.v":86:16:86:18|Only one always block can assign a given variable tc_[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:11:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:11:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:12:19 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL113 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Feedback mux created for signal stall. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Latch generated from always block for signal stall; possible missing assignment in an if or case statement.
@W: CL113 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Feedback mux created for signal idx[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Latch generated from always block for signal idx[7:0]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":137:2:137:7|Pruning unused register search_clk. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Synthesizing module top in library work.

@W: CL279 :"C:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Pruning register bits 7 to 1 of idx[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL153 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|*Unassigned bits of addr_write[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|*Input write_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\cloud\dev\verilog\tok\uart.v":5:10:5:15|Input resetq is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:12:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:12:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:12:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_comp.srs changed - recompiling
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:12:21 2020

###########################################################]
Pre-mapping Report

# Sat Dec 26 16:12:21 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt 
Printing clock  summary report in "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: MO171 :"c:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Sequential instance tok.idx[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\cloud\dev\verilog\tok\tok.v":153:2:153:7|Sequential instance tok.stall is reduced to a combinational gate by constant propagation. 
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":207:4:207:7|Removing instance keys (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s(verilog) because it does not drive other instances.
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[7:0] removed due to constant propagation. 
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[15:0] removed due to constant propagation. 
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":197:6:197:10|Removing instance C_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_8s_63s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":174:4:174:6|Removing instance ram (in view: work.TOK(verilog)) of type view:work.RAM_init\.hex_8s_8s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":220:4:220:7|Removing instance vals (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":187:6:187:10|Removing instance A_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_16s_127s(verilog) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance valid (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance rx_data[7:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance error (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     76   
===================================================================================================

@W: MT529 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Found inferred clock top|clk_inferred_clock which controls 76 sequential elements including tok.uart.sentbits[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[1] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[2] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[3] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[4] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[5] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[6] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[7] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[8] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:12:21 2020

###########################################################]
Map & Optimize Report

# Sat Dec 26 16:12:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Removing sequential instance sentbits[3:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":38:0:38:5|Removing sequential instance bytephase[5:0] (in view: work.UART(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":31:0:31:5|Removing sequential instance rxclkcounter[7:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Boundary register capture[9:0] (in view: work.UART(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":137:2:137:7|Removing sequential instance A[15:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":137:2:137:7|Removing sequential instance depth[3:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":137:2:137:7|Removing sequential instance tc[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    16.36ns		  16 /        20

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               20         tok.uart.txclkcounter[9]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 26 16:12:22 2020
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 12.243

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      116.5 MHz     20.830        8.587         12.243     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock  top|clk_inferred_clock  |  20.830      12.243  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference                  Type       Pin     Net                 Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[2]     0.796       12.243
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[5]     0.796       12.294
tok.uart.txclkcounter[1]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[1]     0.796       12.336
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[7]     0.796       12.336
tok.uart.txclkcounter[4]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[4]     0.796       12.387
tok.uart.txclkcounter[6]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[6]     0.796       12.429
tok.uart.txclkcounter[9]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[9]     0.796       12.429
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[8]     0.796       12.522
tok.uart.txclkcounter[0]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[0]     0.796       14.172
tok.uart.txclkcounter[3]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[3]     0.796       14.182
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                               Required           
Instance                     Reference                  Type        Pin     Net                     Time         Slack 
                             Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[5]     20.675       12.243
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[7]     20.675       12.243
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[8]     20.675       12.243
tok.uart.sender[0]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[1]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[2]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[3]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[4]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[5]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[6]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     12.243

    Number of logic level(s):                3
    Starting point:                          tok.uart.txclkcounter[2] / Q
    Ending point:                            tok.uart.txclkcounter[5] / D
    The start point is clocked by            top|clk_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]              SB_DFF      Q        Out     0.796     0.796       -         
txclkcounter[2]                       Net         -        -       1.599     -           3         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     I0       In      -         2.395       -         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     O        Out     0.661     3.056       -         
txtick_5                              Net         -        -       1.371     -           1         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     I2       In      -         4.427       -         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     O        Out     0.558     4.986       -         
txtick                                Net         -        -       1.371     -           13        
tok.uart.txclkcounter_RNO[5]          SB_LUT4     I0       In      -         6.356       -         
tok.uart.txclkcounter_RNO[5]          SB_LUT4     O        Out     0.569     6.925       -         
txclkcounter_RNO[5]                   Net         -        -       1.507     -           1         
tok.uart.txclkcounter[5]              SB_DFF      D        In      -         8.432       -         
===================================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kcm36a
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFE         10 uses
SB_HFOSC        1 use
VCC             2 uses
SB_LUT4         13 uses

I/O ports: 3
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|clk_inferred_clock: 20

@S |Mapping Summary:
Total  LUTs: 13 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:12:22 2020

###########################################################]


Synthesis exit by 0.
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:35:31 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":161:36:161:36|Unsized number in concatenation is 32 bits
@E: CS187 :"C:\cloud\dev\verilog\tok\tok.v":163:39:163:58|Expecting ,
@E: CS187 :"C:\cloud\dev\verilog\tok\tok.v":264:0:264:8|Expecting endmodule
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:35:31 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:35:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:37:23 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":161:36:161:36|Unsized number in concatenation is 32 bits
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":163:36:163:36|Unsized number in concatenation is 32 bits
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":164:36:164:36|Unsized number in concatenation is 32 bits
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":138:2:138:7|Pruning unused register search_clk. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":160:4:160:8|Latch generated from always block for signal idx_[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":160:4:160:8|Latch generated from always block for signal stall_; possible missing assignment in an if or case statement.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Synthesizing module top in library work.

@A: CL153 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|*Unassigned bits of addr_write[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|*Input write_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\cloud\dev\verilog\tok\uart.v":5:10:5:15|Input resetq is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:37:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:37:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:37:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_comp.srs changed - recompiling
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:37:25 2020

###########################################################]
Pre-mapping Report

# Sat Dec 26 16:37:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt 
Printing clock  summary report in "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[7:0] removed due to constant propagation. 
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[15:0] removed due to constant propagation. 
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[15:0] removed due to constant propagation. 
@W: MO129 :"c:\cloud\dev\verilog\tok\tok.v":160:4:160:8|Sequential instance tok.stall_ is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":212:6:212:10|Removing instance C_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_8s_63s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":189:4:189:6|Removing instance ram (in view: work.TOK(verilog)) of type view:work.RAM_init\.hex_8s_8s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":222:4:222:7|Removing instance keys (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":235:4:235:7|Removing instance vals (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":138:2:138:7|Removing sequential instance idx[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":202:6:202:10|Removing instance A_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_16s_127s(verilog) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance valid (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance rx_data[7:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance error (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":160:4:160:8|Removing sequential instance idx_[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     76   
===================================================================================================

@W: MT529 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Found inferred clock top|clk_inferred_clock which controls 76 sequential elements including tok.uart.sentbits[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[1] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[2] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[3] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[4] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[5] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[6] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[7] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[8] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:37:26 2020

###########################################################]
Map & Optimize Report

# Sat Dec 26 16:37:26 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Removing sequential instance sentbits[3:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":38:0:38:5|Removing sequential instance bytephase[5:0] (in view: work.UART(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":31:0:31:5|Removing sequential instance rxclkcounter[7:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Boundary register capture[9:0] (in view: work.UART(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":138:2:138:7|Removing sequential instance A[15:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":138:2:138:7|Removing sequential instance depth[3:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":138:2:138:7|Removing sequential instance tc[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    16.36ns		  16 /        20

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               20         tok.uart.txclkcounter[9]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 26 16:37:27 2020
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 12.243

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      116.5 MHz     20.830        8.587         12.243     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock  top|clk_inferred_clock  |  20.830      12.243  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference                  Type       Pin     Net                 Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[2]     0.796       12.243
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[5]     0.796       12.294
tok.uart.txclkcounter[1]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[1]     0.796       12.336
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[7]     0.796       12.336
tok.uart.txclkcounter[4]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[4]     0.796       12.387
tok.uart.txclkcounter[6]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[6]     0.796       12.429
tok.uart.txclkcounter[9]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[9]     0.796       12.429
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[8]     0.796       12.522
tok.uart.txclkcounter[0]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[0]     0.796       14.172
tok.uart.txclkcounter[3]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[3]     0.796       14.182
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                               Required           
Instance                     Reference                  Type        Pin     Net                     Time         Slack 
                             Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[5]     20.675       12.243
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[7]     20.675       12.243
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[8]     20.675       12.243
tok.uart.sender[0]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[1]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[2]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[3]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[4]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[5]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[6]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     12.243

    Number of logic level(s):                3
    Starting point:                          tok.uart.txclkcounter[2] / Q
    Ending point:                            tok.uart.txclkcounter[5] / D
    The start point is clocked by            top|clk_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]              SB_DFF      Q        Out     0.796     0.796       -         
txclkcounter[2]                       Net         -        -       1.599     -           3         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     I0       In      -         2.395       -         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     O        Out     0.661     3.056       -         
txtick_5                              Net         -        -       1.371     -           1         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     I2       In      -         4.427       -         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     O        Out     0.558     4.986       -         
txtick                                Net         -        -       1.371     -           13        
tok.uart.txclkcounter_RNO[5]          SB_LUT4     I0       In      -         6.356       -         
tok.uart.txclkcounter_RNO[5]          SB_LUT4     O        Out     0.569     6.925       -         
txclkcounter_RNO[5]                   Net         -        -       1.507     -           1         
tok.uart.txclkcounter[5]              SB_DFF      D        In      -         8.432       -         
===================================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kcm36a
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFE         10 uses
SB_HFOSC        1 use
VCC             2 uses
SB_LUT4         13 uses

I/O ports: 3
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|clk_inferred_clock: 20

@S |Mapping Summary:
Total  LUTs: 13 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:37:27 2020

###########################################################]


Synthesis exit by 0.
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lattice_syn.prj" -log "lattice_Implmnt/lattice.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of lattice_Implmnt/lattice.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9KIQGMV

# Sat Dec 26 16:41:18 2020

#Implementation: lattice_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\cloud\dev\verilog\tok\ram.v" (library work)
@I::"C:\cloud\dev\verilog\tok\stack.v" (library work)
@I::"C:\cloud\dev\verilog\tok\test.v" (library work)
@I::"C:\cloud\dev\verilog\tok\tok.v" (library work)
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":87:36:87:36|Unsized number in concatenation is 32 bits
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":89:36:89:36|Unsized number in concatenation is 32 bits
@W: CG104 :"C:\cloud\dev\verilog\tok\tok.v":90:36:90:36|Unsized number in concatenation is 32 bits
@I::"C:\cloud\dev\verilog\tok\uart.v" (library work)
@I::"C:\cloud\dev\verilog\tok\lattice_top.v" (library work)
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":10:10:10:14|reset is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:5:11:6|tx is already declared in this scope.
@W: CG921 :"C:\cloud\dev\verilog\tok\lattice_top.v":11:9:11:10|rx is already declared in this scope.
Verilog syntax check successful!
File C:\cloud\dev\verilog\tok\tok.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=64'b0110100101101110011010010111010000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000001000
   Generated name = RAM_init.hex_8s_8s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file init.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=8
@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
	BITS=32'b00000000000000000000000001111111
   Generated name = STACK_8s_16s_127s

@N: CG364 :"C:\cloud\dev\verilog\tok\stack.v":3:7:3:11|Synthesizing module STACK in library work.

	DEPTH=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000111111
   Generated name = STACK_8s_8s_63s

@N: CG364 :"C:\cloud\dev\verilog\tok\ram.v":3:7:3:9|Synthesizing module RAM in library work.

	init_file=96'b011000100110110001100001011011100110101100110010001101010011011000101110011010000110010101111000
	addr_width=32'b00000000000000000000000000001000
	data_width=32'b00000000000000000000000000010000
   Generated name = RAM_blank256.hex_8s_16s

@W: CG371 :"C:\cloud\dev\verilog\tok\ram.v":24:8:24:16|Cannot find data file blank256.hex for task $readmemh
@W: CG532 :"C:\cloud\dev\verilog\tok\ram.v":22:4:22:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\cloud\dev\verilog\tok\ram.v":12:4:12:9|Found RAM mem, depth=256, width=16
@N: CG364 :"C:\cloud\dev\verilog\tok\uart.v":3:7:3:10|Synthesizing module UART in library work.

@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":45:82:45:88|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":52:44:52:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":53:42:53:48|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":54:46:54:50|Removing redundant assignment.
@N: CG179 :"C:\cloud\dev\verilog\tok\uart.v":66:92:66:97|Removing redundant assignment.
@N: CG364 :"C:\cloud\dev\verilog\tok\tok.v":11:7:11:9|Synthesizing module TOK in library work.

@W: CG360 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|Removing wire write_flag, as there is no assignment to it.
@W: CG133 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|Object addr_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\cloud\dev\verilog\tok\tok.v":149:2:149:7|Pruning unused register search_clk. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":86:4:86:8|Latch generated from always block for signal idx_[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\cloud\dev\verilog\tok\tok.v":86:4:86:8|Latch generated from always block for signal stall_; possible missing assignment in an if or case statement.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Synthesizing module top in library work.

@A: CL153 :"C:\cloud\dev\verilog\tok\tok.v":31:12:31:21|*Unassigned bits of addr_write[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\cloud\dev\verilog\tok\tok.v":30:7:30:16|*Input write_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\cloud\dev\verilog\tok\uart.v":5:10:5:15|Input resetq is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:41:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:41:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:41:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_comp.srs changed - recompiling
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\cloud\dev\verilog\tok\lattice_top.v":4:7:4:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 26 16:41:20 2020

###########################################################]
Pre-mapping Report

# Sat Dec 26 16:41:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt 
Printing clock  summary report in "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[7:0] removed due to constant propagation. 
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[15:0] removed due to constant propagation. 
@W: MO156 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM mem[15:0] removed due to constant propagation. 
@W: MO129 :"c:\cloud\dev\verilog\tok\tok.v":86:4:86:8|Sequential instance tok.stall_ is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":192:6:192:10|Removing instance C_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_8s_63s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":169:4:169:6|Removing instance ram (in view: work.TOK(verilog)) of type view:work.RAM_init\.hex_8s_8s(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":202:4:202:7|Removing instance keys (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":215:4:215:7|Removing instance vals (in view: work.TOK(verilog)) of type view:work.RAM_blank256\.hex_8s_16s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":149:2:149:7|Removing sequential instance idx[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\cloud\dev\verilog\tok\tok.v":182:6:182:10|Removing instance A_stk (in view: work.TOK(verilog)) of type view:work.STACK_8s_16s_127s(verilog) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance valid (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance rx_data[7:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":50:0:50:5|Removing sequential instance error (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":86:4:86:8|Removing sequential instance idx_[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     76   
===================================================================================================

@W: MT529 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Found inferred clock top|clk_inferred_clock which controls 76 sequential elements including tok.uart.sentbits[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[1] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[2] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[3] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[4] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[5] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[6] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[7] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[8] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:41:21 2020

###########################################################]
Map & Optimize Report

# Sat Dec 26 16:41:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":63:0:63:5|Removing sequential instance sentbits[3:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":38:0:38:5|Removing sequential instance bytephase[5:0] (in view: work.UART(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":31:0:31:5|Removing sequential instance rxclkcounter[7:0] (in view: work.UART(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Removing sequential instance capture[9:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\cloud\dev\verilog\tok\uart.v":45:19:45:24|Boundary register capture[9:0] (in view: work.UART(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":149:2:149:7|Removing sequential instance A[15:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":149:2:149:7|Removing sequential instance depth[3:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\cloud\dev\verilog\tok\tok.v":149:2:149:7|Removing sequential instance tc[7:0] (in view: work.TOK(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    16.36ns		  16 /        20

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               20         tok.uart.txclkcounter[9]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\synwork\lattice_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\lattice.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 26 16:41:22 2020
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 12.243

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      116.5 MHz     20.830        8.587         12.243     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock  top|clk_inferred_clock  |  20.830      12.243  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference                  Type       Pin     Net                 Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[2]     0.796       12.243
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[5]     0.796       12.294
tok.uart.txclkcounter[1]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[1]     0.796       12.336
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[7]     0.796       12.336
tok.uart.txclkcounter[4]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[4]     0.796       12.387
tok.uart.txclkcounter[6]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[6]     0.796       12.429
tok.uart.txclkcounter[9]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[9]     0.796       12.429
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[8]     0.796       12.522
tok.uart.txclkcounter[0]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[0]     0.796       14.172
tok.uart.txclkcounter[3]     top|clk_inferred_clock     SB_DFF     Q       txclkcounter[3]     0.796       14.182
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                               Required           
Instance                     Reference                  Type        Pin     Net                     Time         Slack 
                             Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[5]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[5]     20.675       12.243
tok.uart.txclkcounter[7]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[7]     20.675       12.243
tok.uart.txclkcounter[8]     top|clk_inferred_clock     SB_DFF      D       txclkcounter_RNO[8]     20.675       12.243
tok.uart.sender[0]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[1]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[2]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[3]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[4]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[5]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
tok.uart.sender[6]           top|clk_inferred_clock     SB_DFFE     E       txtick                  20.830       14.337
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      8.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     12.243

    Number of logic level(s):                3
    Starting point:                          tok.uart.txclkcounter[2] / Q
    Ending point:                            tok.uart.txclkcounter[5] / D
    The start point is clocked by            top|clk_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
tok.uart.txclkcounter[2]              SB_DFF      Q        Out     0.796     0.796       -         
txclkcounter[2]                       Net         -        -       1.599     -           3         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     I0       In      -         2.395       -         
tok.uart.txclkcounter_RNI7URR[9]      SB_LUT4     O        Out     0.661     3.056       -         
txtick_5                              Net         -        -       1.371     -           1         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     I2       In      -         4.427       -         
tok.uart.txclkcounter_RNILEL52[3]     SB_LUT4     O        Out     0.558     4.986       -         
txtick                                Net         -        -       1.371     -           13        
tok.uart.txclkcounter_RNO[5]          SB_LUT4     I0       In      -         6.356       -         
tok.uart.txclkcounter_RNO[5]          SB_LUT4     O        Out     0.569     6.925       -         
txclkcounter_RNO[5]                   Net         -        -       1.507     -           1         
tok.uart.txclkcounter[5]              SB_DFF      D        In      -         8.432       -         
===================================================================================================
Total path delay (propagation time + setup) of 8.587 is 2.739(31.9%) logic and 5.848(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kcm36a
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFE         10 uses
SB_HFOSC        1 use
VCC             2 uses
SB_LUT4         13 uses

I/O ports: 3
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|clk_inferred_clock: 20

@S |Mapping Summary:
Total  LUTs: 13 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 26 16:41:22 2020

###########################################################]


Synthesis exit by 0.
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "lattice_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 1799 seconds
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:12:38 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
######## Missing driver on net \tok/write_flag. Patching with GND.
######## Missing driver on net \tok/addr_write[7]. Patching with GND.
######## Missing driver on net \tok/addr_write[6]. Patching with GND.
######## Missing driver on net \tok/addr_write[5]. Patching with GND.
######## Missing driver on net \tok/addr_write[4]. Patching with GND.
######## Missing driver on net \tok/addr_write[3]. Patching with GND.
######## Missing driver on net \tok/addr_write[2]. Patching with GND.
######## Missing driver on net \tok/addr_write[1]. Patching with GND.
######## Missing driver on net \tok/addr_write[0]. Patching with GND.
Constant propagated thru Write Port :\tok/ram/wclk_I_0.




WARNING - synthesis: ../ram.v(11): ram \tok/ram/mem_original_ramnet has no write-port on it. VDB-1038
######## Found 2 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Bit 0 of Register \tok/ram/dout is stuck at Zero
Applying 1.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 317 of 1000 (31 % )
SB_CARRY => 74
SB_DFF => 34
SB_DFFE => 210
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 23
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 822
SB_RAM256x16 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 319
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n29, loads : 128
  Net : tok/n948, loads : 128
  Net : tok/A_stk/rd_15__N_293, loads : 128
  Net : tok/C_stk/rd_7__N_366, loads : 70
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/stall, loads : 42
  Net : tok/ram/T_0, loads : 42
  Net : tok/ram/T_1, loads : 39
  Net : tok/reset_N_25, loads : 37
  Net : tok/ram/T_3, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk]                     |    1.000 MHz|   30.473 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.570  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.391  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:15:02 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
######## Missing driver on net \tok/write_flag. Patching with GND.
######## Missing driver on net \tok/addr_write[7]. Patching with GND.
######## Missing driver on net \tok/addr_write[6]. Patching with GND.
######## Missing driver on net \tok/addr_write[5]. Patching with GND.
######## Missing driver on net \tok/addr_write[4]. Patching with GND.
######## Missing driver on net \tok/addr_write[3]. Patching with GND.
######## Missing driver on net \tok/addr_write[2]. Patching with GND.
######## Missing driver on net \tok/addr_write[1]. Patching with GND.
######## Missing driver on net \tok/addr_write[0]. Patching with GND.
Constant propagated thru Write Port :\tok/ram/wclk_I_0.




WARNING - synthesis: ../ram.v(11): ram \tok/ram/mem_original_ramnet has no write-port on it. VDB-1038
######## Found 2 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Bit 0 of Register \tok/ram/dout is stuck at Zero
Applying 1.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 317 of 1000 (31 % )
SB_CARRY => 74
SB_DFF => 34
SB_DFFE => 210
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 23
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 822
SB_RAM256x16 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 319
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n29, loads : 128
  Net : tok/n948, loads : 128
  Net : tok/A_stk/rd_15__N_293, loads : 128
  Net : tok/C_stk/rd_7__N_366, loads : 70
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/stall, loads : 42
  Net : tok/ram/T_0, loads : 42
  Net : tok/ram/T_1, loads : 39
  Net : tok/reset_N_25, loads : 37
  Net : tok/ram/T_3, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk]                     |    1.000 MHz|   30.473 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 47.742  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.406  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:17:06 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

ERROR - synthesis: Switch "-path" is not allowed.
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:17:44 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../tok.v(30): net write_flag does not have a driver. VDB-1002
WARNING - synthesis: ../tok.v(31): net addr_write[7] does not have a driver. VDB-1002
######## Missing driver on net \tok/write_flag. Patching with GND.
######## Missing driver on net \tok/addr_write[7]. Patching with GND.
######## Missing driver on net \tok/addr_write[6]. Patching with GND.
######## Missing driver on net \tok/addr_write[5]. Patching with GND.
######## Missing driver on net \tok/addr_write[4]. Patching with GND.
######## Missing driver on net \tok/addr_write[3]. Patching with GND.
######## Missing driver on net \tok/addr_write[2]. Patching with GND.
######## Missing driver on net \tok/addr_write[1]. Patching with GND.
######## Missing driver on net \tok/addr_write[0]. Patching with GND.
Constant propagated thru Write Port :\tok/ram/wclk_I_0.




WARNING - synthesis: ../ram.v(11): ram \tok/ram/mem_original_ramnet has no write-port on it. VDB-1038
######## Found 2 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Bit 0 of Register \tok/ram/dout is stuck at Zero
Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 317 of 1000 (31 % )
SB_CARRY => 74
SB_DFF => 34
SB_DFFE => 210
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 23
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 822
SB_RAM256x16 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 319
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n29, loads : 128
  Net : tok/n948, loads : 128
  Net : tok/A_stk/rd_15__N_293, loads : 128
  Net : tok/C_stk/rd_7__N_366, loads : 70
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/stall, loads : 42
  Net : tok/ram/T_0, loads : 42
  Net : tok/ram/T_1, loads : 39
  Net : tok/reset_N_25, loads : 37
  Net : tok/ram/T_3, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   30.473 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 48.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.391  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:28:08 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
ERROR - synthesis: ../tok.v(31): A is not a constant. VERI-1188
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:28:46 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 310 of 1000 (31 % )
SB_CARRY => 74
SB_DFF => 43
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 784
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 313
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n833, loads : 128
  Net : tok/rd_15__N_293, loads : 128
  Net : tok/ram/n4, loads : 127
  Net : tok/n3320, loads : 64
  Net : tok/rd_7__N_366, loads : 64
  Net : tok/ram/n45, loads : 63
  Net : tok/ram/T_0, loads : 45
  Net : tok/ram/T_1, loads : 42
  Net : tok/reset_N_2, loads : 37
  Net : tok/stall, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   29.183 MHz|    22 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 44.141  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.234  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	784
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	790
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	75

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	289
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	427
        CARRY Only       	:	1
        LUT with CARRY   	:	53
    LogicCells                  :	791/1248
    PLBs                        :	134/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.1 (sec)

Final Design Statistics
    Number of LUTs      	:	790
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	75
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	791/1248
    PLBs                        :	140/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 35.09 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 48.01 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2829
used logic cells: 791
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2829
used logic cells: 791
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 939 
I1212: Iteration  1 :   161 unrouted : 1 seconds
I1212: Iteration  2 :    33 unrouted : 1 seconds
I1212: Iteration  3 :    17 unrouted : 0 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     3 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
Unrecognizable name top
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:43:58 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(24): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: Net uart_rx_data[7] has following drivers :
	 instance uart

	 instance A



ERROR - synthesis: ../tok.v(166): net uart_rx_data[7] is constantly driven from multiple places at instance A, on port q[7]. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 17:44:59 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 310 of 1000 (31 % )
SB_CARRY => 74
SB_DFF => 43
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 778
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 313
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n29_adj_630, loads : 128
  Net : tok/n835, loads : 128
  Net : tok/A_stk/rd_15__N_292, loads : 128
  Net : tok/rd_7__N_365, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/ram/T_0, loads : 45
  Net : tok/ram/T_1, loads : 41
  Net : tok/reset_N_2, loads : 37
  Net : tok/stall, loads : 34
  Net : tok/ram/T_3, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   30.462 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 44.703  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.328  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	778
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	785
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	75

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	289
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	422
        CARRY Only       	:	1
        LUT with CARRY   	:	53
    LogicCells                  :	786/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.3 (sec)

Final Design Statistics
    Number of LUTs      	:	785
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	75
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	786/1248
    PLBs                        :	142/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 33.79 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 48.01 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2651
used logic cells: 786
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2651
used logic cells: 786
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 929 
I1212: Iteration  1 :   181 unrouted : 2 seconds
I1212: Iteration  2 :    32 unrouted : 0 seconds
I1212: Iteration  3 :    17 unrouted : 1 seconds
I1212: Iteration  4 :     7 unrouted : 0 seconds
I1212: Iteration  5 :     3 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
6:10:11 PM
