Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May  7 20:24:40 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-----------------------+----------------------------------+------------------+----------------+
|                       Clock Signal                      |     Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+-----------------------+----------------------------------+------------------+----------------+
|  debounce_unit/button                                   |                       |                                  |                1 |              1 |
|  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz |                       | debounce_unit/counter[3]_i_1_n_0 |                1 |              4 |
|  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz  |                       | reset_IBUF                       |                3 |             10 |
|  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz  | vga_timing_unit/v_pos | reset_IBUF                       |                4 |             10 |
|  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz |                       | reset_IBUF                       |                5 |             12 |
|  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz |                       |                                  |                8 |             15 |
+---------------------------------------------------------+-----------------------+----------------------------------+------------------+----------------+


