<stg><name>aes_main</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:0  %roundKey = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10">
<![CDATA[
:1  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 0)

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10">
<![CDATA[
:1  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 0)

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i5 [ 0, %0 ], [ %i_7, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln221 = icmp eq i5 %i_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_7 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221, label %addRoundKey.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln222 = zext i5 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="roundKey_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:4  %roundKey_load = load i8* %roundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
addRoundKey.exit.preheader:0  br label %addRoundKey.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:4  %roundKey_load = load i8* %roundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %xor_ln222 = xor i8 %roundKey_load, %state_load

]]></Node>
<StgValue><ssdm name="xor_ln222"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:6  store i8 %xor_ln222, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
addRoundKey.exit:0  %i_0 = phi i4 [ %i, %3 ], [ 1, %addRoundKey.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
addRoundKey.exit:1  %icmp_ln24 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
addRoundKey.exit:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
addRoundKey.exit:3  br i1 %icmp_ln24, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln26 = zext i8 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="0">
<![CDATA[
:2  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 %zext_ln26)

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="0">
<![CDATA[
:0  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 160)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="0">
<![CDATA[
:2  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 %zext_ln26)

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @aes_round([16 x i8]* %state, [16 x i8]* %roundKey)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @aes_round([16 x i8]* %state, [16 x i8]* %roundKey)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %addRoundKey.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="0">
<![CDATA[
:0  call fastcc void @createRoundKey([176 x i8]* %expandedKey, [16 x i8]* %roundKey, i10 160)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i2 = phi i5 [ 0, %4 ], [ %i_8, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln170 = icmp eq i5 %i_0_i2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_8 = add i5 %i_0_i2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln170, label %subBytes.exit, label %6

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln171 = zext i5 %i_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_addr_27 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="state_addr_27"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load_27 = load i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:0  %state_addr_15 = getelementptr [16 x i8]* %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:1  %tmp = load i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:2  %state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_16"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:3  %state_load_14 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load_27 = load i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln43 = zext i8 %state_load_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
:5  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
:5  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:6  store i8 %sbox_load, i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:1  %tmp = load i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:3  %state_load_14 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:5  %state_addr_17 = getelementptr [16 x i8]* %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_17"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:6  %state_load_15 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:8  %state_addr_18 = getelementptr [16 x i8]* %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:9  %state_load_16 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:11  store i8 %tmp, i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:6  %state_load_15 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:9  %state_load_16 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:12  %state_addr_19 = getelementptr [16 x i8]* %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_19"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:13  %tmp_3 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:14  %state_addr_20 = getelementptr [16 x i8]* %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_20"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:15  %tmp2 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:13  %tmp_3 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:15  %tmp2 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:16  %state_addr_21 = getelementptr [16 x i8]* %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_21"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:17  %state_load_19 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_19"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:19  %state_addr_22 = getelementptr [16 x i8]* %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_22"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:20  %state_load_20 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:22  store i8 %tmp_3, i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:23  store i8 %tmp2, i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="99" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:17  %state_load_19 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_19"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:20  %state_load_20 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:24  %state_addr_23 = getelementptr [16 x i8]* %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_23"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:25  %tmp_4 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:26  %state_addr_24 = getelementptr [16 x i8]* %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_24"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:27  %tmp2_2 = load i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:25  %tmp_4 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:27  %tmp2_2 = load i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:28  %state_addr_25 = getelementptr [16 x i8]* %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_25"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:29  %tmp3 = load i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
subBytes.exit:30  %state_addr_26 = getelementptr [16 x i8]* %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_26"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:31  %state_load_24 = load i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:34  store i8 %tmp2_2, i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="112" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:4  store i8 %state_load_14, i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:7  store i8 %state_load_15, i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:29  %tmp3 = load i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
subBytes.exit:31  %state_load_24 = load i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:10  store i8 %state_load_16, i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:18  store i8 %state_load_19, i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:21  store i8 %state_load_20, i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:32  store i8 %state_load_24, i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:33  store i8 %tmp_4, i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
subBytes.exit:35  store i8 %tmp3, i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
subBytes.exit:36  br label %7

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i8 = phi i5 [ 0, %subBytes.exit ], [ %i_9, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i8"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln221_1 = icmp eq i5 %i_0_i8, -16

]]></Node>
<StgValue><ssdm name="icmp_ln221_1"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_9 = add i5 %i_0_i8, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221_1, label %addRoundKey.exit17, label %8

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln222_1 = zext i5 %i_0_i8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln222_1"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_addr_28 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln222_1

]]></Node>
<StgValue><ssdm name="state_addr_28"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load_26 = load i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %roundKey_addr_1 = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln222_1

]]></Node>
<StgValue><ssdm name="roundKey_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
:4  %roundKey_load_1 = load i8* %roundKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
addRoundKey.exit17:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:2  %state_load_26 = load i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
:4  %roundKey_load_1 = load i8* %roundKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %xor_ln222_1 = xor i8 %roundKey_load_1, %state_load_26

]]></Node>
<StgValue><ssdm name="xor_ln222_1"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:6  store i8 %xor_ln222_1, i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="171" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="expandedKey" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="175" from="StgValue_174" to="roundKey" fromId="174" toId="24">
</dataflow>
<dataflow id="177" from="createRoundKey" to="call_ln21" fromId="176" toId="25">
</dataflow>
<dataflow id="178" from="expandedKey" to="call_ln21" fromId="172" toId="25">
</dataflow>
<dataflow id="179" from="roundKey" to="call_ln21" fromId="24" toId="25">
</dataflow>
<dataflow id="181" from="StgValue_180" to="call_ln21" fromId="180" toId="25">
</dataflow>
<dataflow id="182" from="createRoundKey" to="call_ln21" fromId="176" toId="26">
</dataflow>
<dataflow id="183" from="expandedKey" to="call_ln21" fromId="172" toId="26">
</dataflow>
<dataflow id="184" from="roundKey" to="call_ln21" fromId="24" toId="26">
</dataflow>
<dataflow id="185" from="StgValue_180" to="call_ln21" fromId="180" toId="26">
</dataflow>
<dataflow id="187" from="StgValue_186" to="i_0_i" fromId="186" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln221" to="i_0_i" fromId="27" toId="28">
</dataflow>
<dataflow id="189" from="i_7" to="i_0_i" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln221" to="i_0_i" fromId="43" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="191" from="i_0_i" to="icmp_ln221" fromId="28" toId="29">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln221" fromId="192" toId="29">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="194" toId="30">
</dataflow>
<dataflow id="197" from="StgValue_196" to="empty" fromId="196" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_196" to="empty" fromId="196" toId="30">
</dataflow>
<dataflow id="199" from="StgValue_196" to="empty" fromId="196" toId="30">
</dataflow>
<dataflow id="200" from="i_0_i" to="i_7" fromId="28" toId="31">
</dataflow>
<dataflow id="202" from="StgValue_201" to="i_7" fromId="201" toId="31">
</dataflow>
<dataflow id="203" from="icmp_ln221" to="br_ln221" fromId="29" toId="32">
</dataflow>
<dataflow id="204" from="i_0_i" to="zext_ln222" fromId="28" toId="33">
</dataflow>
<dataflow id="205" from="state" to="state_addr" fromId="171" toId="34">
</dataflow>
<dataflow id="207" from="StgValue_206" to="state_addr" fromId="206" toId="34">
</dataflow>
<dataflow id="208" from="zext_ln222" to="state_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="209" from="state_addr" to="state_load" fromId="34" toId="35">
</dataflow>
<dataflow id="210" from="roundKey" to="roundKey_addr" fromId="24" toId="36">
</dataflow>
<dataflow id="211" from="StgValue_206" to="roundKey_addr" fromId="206" toId="36">
</dataflow>
<dataflow id="212" from="zext_ln222" to="roundKey_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="213" from="roundKey_addr" to="roundKey_load" fromId="36" toId="37">
</dataflow>
<dataflow id="214" from="state_addr" to="state_load" fromId="34" toId="39">
</dataflow>
<dataflow id="215" from="roundKey_addr" to="roundKey_load" fromId="36" toId="40">
</dataflow>
<dataflow id="216" from="roundKey_load" to="xor_ln222" fromId="40" toId="41">
</dataflow>
<dataflow id="217" from="state_load" to="xor_ln222" fromId="39" toId="41">
</dataflow>
<dataflow id="218" from="xor_ln222" to="store_ln222" fromId="41" toId="42">
</dataflow>
<dataflow id="219" from="state_addr" to="store_ln222" fromId="34" toId="42">
</dataflow>
<dataflow id="220" from="i" to="i_0" fromId="51" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln24" to="i_0" fromId="56" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="223" from="StgValue_222" to="i_0" fromId="222" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="br_ln24" to="i_0" fromId="38" toId="44">
</dataflow>
<dataflow id="225" from="i_0" to="icmp_ln24" fromId="44" toId="45">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln24" fromId="226" toId="45">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="194" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_229" to="empty_20" fromId="229" toId="46">
</dataflow>
<dataflow id="231" from="StgValue_229" to="empty_20" fromId="229" toId="46">
</dataflow>
<dataflow id="232" from="StgValue_229" to="empty_20" fromId="229" toId="46">
</dataflow>
<dataflow id="233" from="icmp_ln24" to="br_ln24" fromId="45" toId="47">
</dataflow>
<dataflow id="235" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln" fromId="234" toId="48">
</dataflow>
<dataflow id="236" from="i_0" to="shl_ln" fromId="44" toId="48">
</dataflow>
<dataflow id="238" from="StgValue_237" to="shl_ln" fromId="237" toId="48">
</dataflow>
<dataflow id="239" from="shl_ln" to="zext_ln26" fromId="48" toId="49">
</dataflow>
<dataflow id="240" from="createRoundKey" to="call_ln26" fromId="176" toId="50">
</dataflow>
<dataflow id="241" from="expandedKey" to="call_ln26" fromId="172" toId="50">
</dataflow>
<dataflow id="242" from="roundKey" to="call_ln26" fromId="24" toId="50">
</dataflow>
<dataflow id="243" from="zext_ln26" to="call_ln26" fromId="49" toId="50">
</dataflow>
<dataflow id="244" from="i_0" to="i" fromId="44" toId="51">
</dataflow>
<dataflow id="245" from="StgValue_222" to="i" fromId="222" toId="51">
</dataflow>
<dataflow id="246" from="createRoundKey" to="call_ln30" fromId="176" toId="52">
</dataflow>
<dataflow id="247" from="expandedKey" to="call_ln30" fromId="172" toId="52">
</dataflow>
<dataflow id="248" from="roundKey" to="call_ln30" fromId="24" toId="52">
</dataflow>
<dataflow id="250" from="StgValue_249" to="call_ln30" fromId="249" toId="52">
</dataflow>
<dataflow id="251" from="createRoundKey" to="call_ln26" fromId="176" toId="53">
</dataflow>
<dataflow id="252" from="expandedKey" to="call_ln26" fromId="172" toId="53">
</dataflow>
<dataflow id="253" from="roundKey" to="call_ln26" fromId="24" toId="53">
</dataflow>
<dataflow id="254" from="zext_ln26" to="call_ln26" fromId="49" toId="53">
</dataflow>
<dataflow id="256" from="aes_round" to="call_ln27" fromId="255" toId="54">
</dataflow>
<dataflow id="257" from="state" to="call_ln27" fromId="171" toId="54">
</dataflow>
<dataflow id="258" from="roundKey" to="call_ln27" fromId="24" toId="54">
</dataflow>
<dataflow id="259" from="sbox" to="call_ln27" fromId="173" toId="54">
</dataflow>
<dataflow id="260" from="aes_round" to="call_ln27" fromId="255" toId="55">
</dataflow>
<dataflow id="261" from="state" to="call_ln27" fromId="171" toId="55">
</dataflow>
<dataflow id="262" from="roundKey" to="call_ln27" fromId="24" toId="55">
</dataflow>
<dataflow id="263" from="sbox" to="call_ln27" fromId="173" toId="55">
</dataflow>
<dataflow id="264" from="createRoundKey" to="call_ln30" fromId="176" toId="57">
</dataflow>
<dataflow id="265" from="expandedKey" to="call_ln30" fromId="172" toId="57">
</dataflow>
<dataflow id="266" from="roundKey" to="call_ln30" fromId="24" toId="57">
</dataflow>
<dataflow id="267" from="StgValue_249" to="call_ln30" fromId="249" toId="57">
</dataflow>
<dataflow id="268" from="StgValue_186" to="i_0_i2" fromId="186" toId="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln170" to="i_0_i2" fromId="58" toId="59">
</dataflow>
<dataflow id="270" from="i_8" to="i_0_i2" fromId="62" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln170" to="i_0_i2" fromId="77" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="272" from="i_0_i2" to="icmp_ln170" fromId="59" toId="60">
</dataflow>
<dataflow id="273" from="StgValue_192" to="icmp_ln170" fromId="192" toId="60">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="194" toId="61">
</dataflow>
<dataflow id="275" from="StgValue_196" to="empty_21" fromId="196" toId="61">
</dataflow>
<dataflow id="276" from="StgValue_196" to="empty_21" fromId="196" toId="61">
</dataflow>
<dataflow id="277" from="StgValue_196" to="empty_21" fromId="196" toId="61">
</dataflow>
<dataflow id="278" from="i_0_i2" to="i_8" fromId="59" toId="62">
</dataflow>
<dataflow id="279" from="StgValue_201" to="i_8" fromId="201" toId="62">
</dataflow>
<dataflow id="280" from="icmp_ln170" to="br_ln170" fromId="60" toId="63">
</dataflow>
<dataflow id="281" from="i_0_i2" to="zext_ln171" fromId="59" toId="64">
</dataflow>
<dataflow id="282" from="state" to="state_addr_27" fromId="171" toId="65">
</dataflow>
<dataflow id="283" from="StgValue_206" to="state_addr_27" fromId="206" toId="65">
</dataflow>
<dataflow id="284" from="zext_ln171" to="state_addr_27" fromId="64" toId="65">
</dataflow>
<dataflow id="285" from="state_addr_27" to="state_load_27" fromId="65" toId="66">
</dataflow>
<dataflow id="286" from="state" to="state_addr_15" fromId="171" toId="67">
</dataflow>
<dataflow id="287" from="StgValue_206" to="state_addr_15" fromId="206" toId="67">
</dataflow>
<dataflow id="289" from="StgValue_288" to="state_addr_15" fromId="288" toId="67">
</dataflow>
<dataflow id="290" from="state_addr_15" to="tmp" fromId="67" toId="68">
</dataflow>
<dataflow id="291" from="state" to="state_addr_16" fromId="171" toId="69">
</dataflow>
<dataflow id="292" from="StgValue_206" to="state_addr_16" fromId="206" toId="69">
</dataflow>
<dataflow id="294" from="StgValue_293" to="state_addr_16" fromId="293" toId="69">
</dataflow>
<dataflow id="295" from="state_addr_16" to="state_load_14" fromId="69" toId="70">
</dataflow>
<dataflow id="296" from="state_addr_27" to="state_load_27" fromId="65" toId="71">
</dataflow>
<dataflow id="297" from="state_load_27" to="zext_ln43" fromId="71" toId="72">
</dataflow>
<dataflow id="298" from="sbox" to="sbox_addr" fromId="173" toId="73">
</dataflow>
<dataflow id="299" from="StgValue_206" to="sbox_addr" fromId="206" toId="73">
</dataflow>
<dataflow id="300" from="zext_ln43" to="sbox_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="301" from="sbox_addr" to="sbox_load" fromId="73" toId="74">
</dataflow>
<dataflow id="302" from="sbox_addr" to="sbox_load" fromId="73" toId="75">
</dataflow>
<dataflow id="303" from="sbox_load" to="store_ln171" fromId="75" toId="76">
</dataflow>
<dataflow id="304" from="state_addr_27" to="store_ln171" fromId="65" toId="76">
</dataflow>
<dataflow id="305" from="state_addr_15" to="tmp" fromId="67" toId="78">
</dataflow>
<dataflow id="306" from="state_addr_16" to="state_load_14" fromId="69" toId="79">
</dataflow>
<dataflow id="307" from="state" to="state_addr_17" fromId="171" toId="80">
</dataflow>
<dataflow id="308" from="StgValue_206" to="state_addr_17" fromId="206" toId="80">
</dataflow>
<dataflow id="310" from="StgValue_309" to="state_addr_17" fromId="309" toId="80">
</dataflow>
<dataflow id="311" from="state_addr_17" to="state_load_15" fromId="80" toId="81">
</dataflow>
<dataflow id="312" from="state" to="state_addr_18" fromId="171" toId="82">
</dataflow>
<dataflow id="313" from="StgValue_206" to="state_addr_18" fromId="206" toId="82">
</dataflow>
<dataflow id="315" from="StgValue_314" to="state_addr_18" fromId="314" toId="82">
</dataflow>
<dataflow id="316" from="state_addr_18" to="state_load_16" fromId="82" toId="83">
</dataflow>
<dataflow id="317" from="tmp" to="store_ln194" fromId="78" toId="84">
</dataflow>
<dataflow id="318" from="state_addr_18" to="store_ln194" fromId="82" toId="84">
</dataflow>
<dataflow id="319" from="state_addr_17" to="state_load_15" fromId="80" toId="85">
</dataflow>
<dataflow id="320" from="state_addr_18" to="state_load_16" fromId="82" toId="86">
</dataflow>
<dataflow id="321" from="state" to="state_addr_19" fromId="171" toId="87">
</dataflow>
<dataflow id="322" from="StgValue_206" to="state_addr_19" fromId="206" toId="87">
</dataflow>
<dataflow id="324" from="StgValue_323" to="state_addr_19" fromId="323" toId="87">
</dataflow>
<dataflow id="325" from="state_addr_19" to="tmp_3" fromId="87" toId="88">
</dataflow>
<dataflow id="326" from="state" to="state_addr_20" fromId="171" toId="89">
</dataflow>
<dataflow id="327" from="StgValue_206" to="state_addr_20" fromId="206" toId="89">
</dataflow>
<dataflow id="328" from="StgValue_229" to="state_addr_20" fromId="229" toId="89">
</dataflow>
<dataflow id="329" from="state_addr_20" to="tmp2" fromId="89" toId="90">
</dataflow>
<dataflow id="330" from="state_addr_19" to="tmp_3" fromId="87" toId="91">
</dataflow>
<dataflow id="331" from="state_addr_20" to="tmp2" fromId="89" toId="92">
</dataflow>
<dataflow id="332" from="state" to="state_addr_21" fromId="171" toId="93">
</dataflow>
<dataflow id="333" from="StgValue_206" to="state_addr_21" fromId="206" toId="93">
</dataflow>
<dataflow id="335" from="StgValue_334" to="state_addr_21" fromId="334" toId="93">
</dataflow>
<dataflow id="336" from="state_addr_21" to="state_load_19" fromId="93" toId="94">
</dataflow>
<dataflow id="337" from="state" to="state_addr_22" fromId="171" toId="95">
</dataflow>
<dataflow id="338" from="StgValue_206" to="state_addr_22" fromId="206" toId="95">
</dataflow>
<dataflow id="340" from="StgValue_339" to="state_addr_22" fromId="339" toId="95">
</dataflow>
<dataflow id="341" from="state_addr_22" to="state_load_20" fromId="95" toId="96">
</dataflow>
<dataflow id="342" from="tmp_3" to="store_ln203" fromId="91" toId="97">
</dataflow>
<dataflow id="343" from="state_addr_21" to="store_ln203" fromId="93" toId="97">
</dataflow>
<dataflow id="344" from="tmp2" to="store_ln204" fromId="92" toId="98">
</dataflow>
<dataflow id="345" from="state_addr_22" to="store_ln204" fromId="95" toId="98">
</dataflow>
<dataflow id="346" from="state_addr_21" to="state_load_19" fromId="93" toId="99">
</dataflow>
<dataflow id="347" from="state_addr_22" to="state_load_20" fromId="95" toId="100">
</dataflow>
<dataflow id="348" from="state" to="state_addr_23" fromId="171" toId="101">
</dataflow>
<dataflow id="349" from="StgValue_206" to="state_addr_23" fromId="206" toId="101">
</dataflow>
<dataflow id="351" from="StgValue_350" to="state_addr_23" fromId="350" toId="101">
</dataflow>
<dataflow id="352" from="state_addr_23" to="tmp_4" fromId="101" toId="102">
</dataflow>
<dataflow id="353" from="state" to="state_addr_24" fromId="171" toId="103">
</dataflow>
<dataflow id="354" from="StgValue_206" to="state_addr_24" fromId="206" toId="103">
</dataflow>
<dataflow id="356" from="StgValue_355" to="state_addr_24" fromId="355" toId="103">
</dataflow>
<dataflow id="357" from="state_addr_24" to="tmp2_2" fromId="103" toId="104">
</dataflow>
<dataflow id="358" from="state_addr_23" to="tmp_4" fromId="101" toId="105">
</dataflow>
<dataflow id="359" from="state_addr_24" to="tmp2_2" fromId="103" toId="106">
</dataflow>
<dataflow id="360" from="state" to="state_addr_25" fromId="171" toId="107">
</dataflow>
<dataflow id="361" from="StgValue_206" to="state_addr_25" fromId="206" toId="107">
</dataflow>
<dataflow id="363" from="StgValue_362" to="state_addr_25" fromId="362" toId="107">
</dataflow>
<dataflow id="364" from="state_addr_25" to="tmp3" fromId="107" toId="108">
</dataflow>
<dataflow id="365" from="state" to="state_addr_26" fromId="171" toId="109">
</dataflow>
<dataflow id="366" from="StgValue_206" to="state_addr_26" fromId="206" toId="109">
</dataflow>
<dataflow id="368" from="StgValue_367" to="state_addr_26" fromId="367" toId="109">
</dataflow>
<dataflow id="369" from="state_addr_26" to="state_load_24" fromId="109" toId="110">
</dataflow>
<dataflow id="370" from="tmp2_2" to="store_ln214" fromId="106" toId="111">
</dataflow>
<dataflow id="371" from="state_addr_25" to="store_ln214" fromId="107" toId="111">
</dataflow>
<dataflow id="372" from="state_load_14" to="store_ln191" fromId="79" toId="112">
</dataflow>
<dataflow id="373" from="state_addr_15" to="store_ln191" fromId="67" toId="112">
</dataflow>
<dataflow id="374" from="state_load_15" to="store_ln192" fromId="85" toId="113">
</dataflow>
<dataflow id="375" from="state_addr_16" to="store_ln192" fromId="69" toId="113">
</dataflow>
<dataflow id="376" from="state_addr_25" to="tmp3" fromId="107" toId="114">
</dataflow>
<dataflow id="377" from="state_addr_26" to="state_load_24" fromId="109" toId="115">
</dataflow>
<dataflow id="378" from="state_load_16" to="store_ln193" fromId="86" toId="116">
</dataflow>
<dataflow id="379" from="state_addr_17" to="store_ln193" fromId="80" toId="116">
</dataflow>
<dataflow id="380" from="state_load_19" to="store_ln201" fromId="99" toId="117">
</dataflow>
<dataflow id="381" from="state_addr_19" to="store_ln201" fromId="87" toId="117">
</dataflow>
<dataflow id="382" from="state_load_20" to="store_ln202" fromId="100" toId="118">
</dataflow>
<dataflow id="383" from="state_addr_20" to="store_ln202" fromId="89" toId="118">
</dataflow>
<dataflow id="384" from="state_load_24" to="store_ln212" fromId="115" toId="119">
</dataflow>
<dataflow id="385" from="state_addr_23" to="store_ln212" fromId="101" toId="119">
</dataflow>
<dataflow id="386" from="tmp_4" to="store_ln213" fromId="105" toId="120">
</dataflow>
<dataflow id="387" from="state_addr_24" to="store_ln213" fromId="103" toId="120">
</dataflow>
<dataflow id="388" from="tmp3" to="store_ln215" fromId="114" toId="121">
</dataflow>
<dataflow id="389" from="state_addr_26" to="store_ln215" fromId="109" toId="121">
</dataflow>
<dataflow id="390" from="StgValue_186" to="i_0_i8" fromId="186" toId="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="br_ln221" to="i_0_i8" fromId="122" toId="123">
</dataflow>
<dataflow id="392" from="i_9" to="i_0_i8" fromId="126" toId="123">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="393" from="br_ln221" to="i_0_i8" fromId="138" toId="123">
<BackEdge/>
</dataflow>
<dataflow id="394" from="i_0_i8" to="icmp_ln221_1" fromId="123" toId="124">
</dataflow>
<dataflow id="395" from="StgValue_192" to="icmp_ln221_1" fromId="192" toId="124">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="194" toId="125">
</dataflow>
<dataflow id="397" from="StgValue_196" to="empty_22" fromId="196" toId="125">
</dataflow>
<dataflow id="398" from="StgValue_196" to="empty_22" fromId="196" toId="125">
</dataflow>
<dataflow id="399" from="StgValue_196" to="empty_22" fromId="196" toId="125">
</dataflow>
<dataflow id="400" from="i_0_i8" to="i_9" fromId="123" toId="126">
</dataflow>
<dataflow id="401" from="StgValue_201" to="i_9" fromId="201" toId="126">
</dataflow>
<dataflow id="402" from="icmp_ln221_1" to="br_ln221" fromId="124" toId="127">
</dataflow>
<dataflow id="403" from="i_0_i8" to="zext_ln222_1" fromId="123" toId="128">
</dataflow>
<dataflow id="404" from="state" to="state_addr_28" fromId="171" toId="129">
</dataflow>
<dataflow id="405" from="StgValue_206" to="state_addr_28" fromId="206" toId="129">
</dataflow>
<dataflow id="406" from="zext_ln222_1" to="state_addr_28" fromId="128" toId="129">
</dataflow>
<dataflow id="407" from="state_addr_28" to="state_load_26" fromId="129" toId="130">
</dataflow>
<dataflow id="408" from="roundKey" to="roundKey_addr_1" fromId="24" toId="131">
</dataflow>
<dataflow id="409" from="StgValue_206" to="roundKey_addr_1" fromId="206" toId="131">
</dataflow>
<dataflow id="410" from="zext_ln222_1" to="roundKey_addr_1" fromId="128" toId="131">
</dataflow>
<dataflow id="411" from="roundKey_addr_1" to="roundKey_load_1" fromId="131" toId="132">
</dataflow>
<dataflow id="412" from="state_addr_28" to="state_load_26" fromId="129" toId="134">
</dataflow>
<dataflow id="413" from="roundKey_addr_1" to="roundKey_load_1" fromId="131" toId="135">
</dataflow>
<dataflow id="414" from="roundKey_load_1" to="xor_ln222_1" fromId="135" toId="136">
</dataflow>
<dataflow id="415" from="state_load_26" to="xor_ln222_1" fromId="134" toId="136">
</dataflow>
<dataflow id="416" from="xor_ln222_1" to="store_ln222" fromId="136" toId="137">
</dataflow>
<dataflow id="417" from="state_addr_28" to="store_ln222" fromId="129" toId="137">
</dataflow>
<dataflow id="418" from="icmp_ln221" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="419" from="icmp_ln24" to="StgValue_5" fromId="45" toId="5">
</dataflow>
<dataflow id="420" from="icmp_ln170" to="StgValue_10" fromId="60" toId="10">
</dataflow>
<dataflow id="421" from="icmp_ln221_1" to="StgValue_22" fromId="124" toId="22">
</dataflow>
</dataflows>


</stg>
