Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: RegisterBank.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterBank.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterBank"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : RegisterBank
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "Z:\Xilinx\SingleCycles\triState.v" into library work
Parsing module <triState>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Register16.v" into library work
Parsing module <Register16>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\RegisterBank1.v" into library work
Parsing module <RegisterBank>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RegisterBank>.

Elaborating module <decoder>.

Elaborating module <Register16>.

Elaborating module <triState>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RegisterBank>.
    Related source file is "Z:\Xilinx\SingleCycles\RegisterBank1.v".
    Summary:
	no macro.
Unit <RegisterBank> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "Z:\Xilinx\SingleCycles\decoder.v".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <Register16>.
    Related source file is "Z:\Xilinx\SingleCycles\Register16.v".
    Found 16-bit register for signal <value>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register16> synthesized.

Synthesizing Unit <triState>.
    Related source file is "Z:\Xilinx\SingleCycles\triState.v".
    Found 1-bit tristate buffer for signal <out<15>> created at line 26
    Found 1-bit tristate buffer for signal <out<14>> created at line 26
    Found 1-bit tristate buffer for signal <out<13>> created at line 26
    Found 1-bit tristate buffer for signal <out<12>> created at line 26
    Found 1-bit tristate buffer for signal <out<11>> created at line 26
    Found 1-bit tristate buffer for signal <out<10>> created at line 26
    Found 1-bit tristate buffer for signal <out<9>> created at line 26
    Found 1-bit tristate buffer for signal <out<8>> created at line 26
    Found 1-bit tristate buffer for signal <out<7>> created at line 26
    Found 1-bit tristate buffer for signal <out<6>> created at line 26
    Found 1-bit tristate buffer for signal <out<5>> created at line 26
    Found 1-bit tristate buffer for signal <out<4>> created at line 26
    Found 1-bit tristate buffer for signal <out<3>> created at line 26
    Found 1-bit tristate buffer for signal <out<2>> created at line 26
    Found 1-bit tristate buffer for signal <out<1>> created at line 26
    Found 1-bit tristate buffer for signal <out<0>> created at line 26
    Summary:
	inferred  16 Tristate(s).
Unit <triState> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 16-bit register                                       : 8
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment Z:\Xilinx\14.4\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment Z:\Xilinx\14.4\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit RegisterBank: 32 multi-source signals are replaced by logic (pull-up yes): out1<0>_MLTSRCEDGE, out1<10>_MLTSRCEDGE, out1<11>_MLTSRCEDGE, out1<12>_MLTSRCEDGE, out1<13>_MLTSRCEDGE, out1<14>_MLTSRCEDGE, out1<15>_MLTSRCEDGE, out1<1>_MLTSRCEDGE, out1<2>_MLTSRCEDGE, out1<3>_MLTSRCEDGE, out1<4>_MLTSRCEDGE, out1<5>_MLTSRCEDGE, out1<6>_MLTSRCEDGE, out1<7>_MLTSRCEDGE, out1<8>_MLTSRCEDGE, out1<9>_MLTSRCEDGE, out2<0>_MLTSRCEDGE, out2<10>_MLTSRCEDGE, out2<11>_MLTSRCEDGE, out2<12>_MLTSRCEDGE, out2<13>_MLTSRCEDGE, out2<14>_MLTSRCEDGE, out2<15>_MLTSRCEDGE, out2<1>_MLTSRCEDGE, out2<2>_MLTSRCEDGE, out2<3>_MLTSRCEDGE, out2<4>_MLTSRCEDGE, out2<5>_MLTSRCEDGE, out2<6>_MLTSRCEDGE, out2<7>_MLTSRCEDGE, out2<8>_MLTSRCEDGE, out2<9>_MLTSRCEDGE.

Optimizing unit <RegisterBank> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterBank, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RegisterBank.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 105
#      INV                         : 1
#      LUT3                        : 15
#      LUT4                        : 24
#      LUT6                        : 64
#      MUXF7                       : 1
# FlipFlops/Latches                : 128
#      FDE_1                       : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 27
#      OBUF                        : 16
#      OBUFT                       : 16

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  126800     0%  
 Number of Slice LUTs:                  104  out of  63400     0%  
    Number used as Logic:               104  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      21  out of    149    14%  
   Number with an unused LUT:            45  out of    149    30%  
   Number of fully used LUT-FF pairs:    83  out of    149    55%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    210    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.271ns
   Maximum output required time after clock: 2.090ns
   Maximum combinational path delay: 1.988ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 640 / 256
-------------------------------------------------------------------------
Offset:              1.271ns (Levels of Logic = 2)
  Source:            writeChoose<0> (PAD)
  Destination:       r_7/value_15 (FF)
  Destination Clock: clk falling

  Data Path: writeChoose<0> to r_7/value_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.655  writeChoose_0_IBUF (writeChoose_0_IBUF)
     LUT4:I0->O           16   0.097   0.422  ldr<7>11 (ldr<7>)
     FDE_1:CE                  0.095          r_7/value_0
    ----------------------------------------
    Total                      1.271ns (0.193ns logic, 1.078ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 32
-------------------------------------------------------------------------
Offset:              2.090ns (Levels of Logic = 3)
  Source:            r_2/value_15 (FF)
  Destination:       out2<15> (PAD)
  Source Clock:      clk falling

  Data Path: r_2/value_15 to out2<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.364   0.621  r_2/value_15 (r_2/value_15)
     LUT6:I2->O            1   0.097   0.571  out2<15>_MLTSRCEDGELogicTrst1 (out2<15>_MLTSRCEDGELogicTrst)
     LUT4:I1->O            1   0.097   0.339  out2<15>_MLTSRCEDGELogicTrst3 (out2<15>_MLTSRCEDGE)
     OBUFT:I->O                0.000          out2_15_OBUFT (out2<15>)
    ----------------------------------------
    Total                      2.090ns (0.558ns logic, 1.532ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 192 / 32
-------------------------------------------------------------------------
Delay:               1.988ns (Levels of Logic = 4)
  Source:            rChooseTwo<1> (PAD)
  Destination:       out2<15> (PAD)

  Data Path: rChooseTwo<1> to out2<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.883  rChooseTwo_1_IBUF (rChooseTwo_1_IBUF)
     LUT6:I0->O            1   0.097   0.571  out2<0>_MLTSRCEDGELogicTrst1 (out2<0>_MLTSRCEDGELogicTrst)
     LUT4:I1->O            1   0.097   0.339  out2<0>_MLTSRCEDGELogicTrst3 (out2<0>_MLTSRCEDGE)
     OBUFT:I->O                0.000          out2_0_OBUFT (out2<0>)
    ----------------------------------------
    Total                      1.988ns (0.195ns logic, 1.793ns route)
                                       (9.8% logic, 90.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 59.11 secs
 
--> 

Total memory usage is 810800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

