$date
	Fri Oct 18 00:10:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_SRLatch $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % en $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5
1%
#10
0"
1#
#15
1!
1"
0#
1$
#20
0!
x"
1#
#25
x!
0"
1&
#30
1!
0#
0$
0&
#40
