$LAB_PATH/SIM/TB/timescale.v
$LAB_PATH/SIM/TB/AXI_INTF.sv
$LAB_PATH/SIM/TB/AXI_SLAVE.sv
$LAB_PATH/SIM/TB/SRAM_DUAL_PORT_ARRAY.sv
$LAB_PATH/SIM/TB/CC_TOP_TB.sv
