m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTestbench
vinstructionPhaseDecoder
Z1 !s110 1699886784
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 8
L0 3 74
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1699886784.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
ninstruction@phase@decoder
vloadStoreGroupDecoder
R1
!i10b 1
!s100 MNHTk3GH]Ij9;m_:Ge`FO2
R2
IY[ANMo^`Xci5bK_VFfMIF0
R0
w1699810124
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 11
L0 77 247
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vregisterSequencer
R1
!i10b 1
!s100 Wi?jog5YND]0VB:g2I@DS3
R2
I5IL@5<Oi5lJ_IB6mVW9fM0
R0
w1699886779
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 9
L0 33 152
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer
vregisterSequencerTests
R1
!i10b 1
!s100 0Do0zazz1=Kk1hVY9G<Qf0
R2
IbY6^TfzzP@]zhnQPhbb2T2
R0
w1699808084
8C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v
!i122 10
L0 5 482
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer@tests
