7.8 fetch systemc sources for the BD if it is a top level BD with no parent composite
7.7 fetch systemc sources from the parent composite file for a BD if selected sim model is tlm
7.6 the XLNX_REAL_CELL_SV_PINS not accessible from list_property, returns -1
7.4 fetch output directory from IP file name if IP_OUTPUT_DIR not set
7.3 compile glbl for post simulation when internal glbl flag is set
7.2 set debug msgs as optional arg for sc libs proc
7.1 check for ipdef var before getting the xml filename
7.0 support for linking quad library
6.9 support for exporting CSV files to simulation run dir
6.8 support for printing debug msgs for library referencing
6.7 helper proc to find C, SystemC, CPP sources in the design
6.6 donot reference glbl by default unless conditions met
6.5 helper proc to determine if pure vhdl design required for glbl determination
6.4 print debug information for referenced shared libraries
6.3 inspect TLM property value for IP while determining systemc libraries
6.2 do not compile XPM component file if simulator language is verilog
6.1 compile glbl if set by internal flow for VHDL designs instantiating verilog primitives
6.0 update protoinst file in repo directory
5.9 updated algorithm to reference compiled simulation library from custom paths
5.8 reference compiled simulation library from custom paths
5.7 added helper proc to resolve verilog header sources from ip_user_files dir
5.6 export addr_map.xml sources into simulation run dir
5.5 fixed xsim ip compiled library dir path
5.4 find library info from ip compiled library dir
5.3 check for IP in quiet mode and return default header file if IP does not exist
5.2 updated target paths for finding simulation models
5.1 helper proc to find shared libraries
5.0 changed floorplan attribute to XLNX_REAL_CELL_SV_PINS
4.9 process referenced linked libraries from IPs
4.8 fixed dat_file var while fetching library info
4.7 delete stale static files for precompiled library for sync mode
4.6 consider BD SystemC sources
4.5 add BD file type to the file extension check while fetching SystemC sources
4.4 consider SV design sources if param set for compiling vip library
4.3 proc to read library info from dat file
4.2 reference SystemC include directory
4.1 compile xilinx_vip locally if mapping not found or if running in non-precompile mode
4.0 fixed library dir var for export_sim, wdb file path to run dir, pass -nocellnet for power add, sync IP static files on upgrade
3.9 detect and fetch protoinst file from the ip_user_files for xsim
3.8 support for compling c, cpp source types
3.7 donot process static files
3.6 fetch unique systemc libraries
3.5 find systemc dependent libraries from property for a given IP
3.4 fetch systemc libraries from ip
3.3 support for compiling C sources with gcc
3.2 fetch systemc include file path
3.1 find shared libraries from the cxl data file
3.0 check for gt quad base for mem file export
2.9 support for mixed file type export and compilation for Questa
2.8 helper procedure to find IP
2.7 check for file existence before extracting
2.6 reference xilinx_vip include directory for ovm/uvm based designs
2.5 support for SystemC file type while determining files for XSC
2.4 fetch requires_vip property on the fetched IP object
2.3 reference xilinx_vip if requires_vip property is set on the IP instance
2.2 reference xilinx_vip if requires_vip property is set on the IP
2.1 initial support for systemC source compilation
2.0 support for systemC source compilation
1.9 compile glbl if XPM_CDC core is being referenced in the design
1.8 additionally reference precompiled AXI-VIP library if param is set
1.7 reference precompiled AXI-VIP library if param is set
1.6 reference precompiled AXI-VIP library
1.5 use global incremental property on simulation fileset
1.4 add software build info in script header
1.3 compile files into simulator library dir with _lib suffix
1.2 add copyright version header in script files
1.1 reference user specified XPM data if param set
1.0 Initial app code for Xcelium parallel simulator
