
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 18
FID:  path (prevtimestamp, timestamp)
20       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2025-03-31 12:38:18, N/A)
21       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2025-03-31 12:38:18, N/A)
22       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2025-03-31 12:38:18, N/A)
23       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (2025-03-31 12:38:44, N/A)
24       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (2025-03-31 12:38:18, N/A)
25       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-03-31 12:38:18, N/A)
26       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-03-31 12:38:44, N/A)
27       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (2025-03-31 12:38:44, N/A)
28       C:\Users\Lucas\OneDrive\Documentos\nascerr bootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (2025-03-31 12:38:44, N/A)
29       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2025-03-31 15:52:56)
30       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (N/A, 2025-03-31 15:52:56)
31       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56)
32       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27)
33       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (N/A, 2025-03-31 15:52:56)
34       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56)
35       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27)
36       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (N/A, 2025-03-31 15:53:27)
37       C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (N/A, 2025-03-31 15:53:27)

*******************************************************************
Modules that may have changed as a result of file changes: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
1        work.MSS_025.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (N/A, 2025-03-31 15:53:27) <-- (module definition)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (N/A, 2025-03-31 15:52:56) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
10       work.testeISP.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (module definition)
11       work.testeISP_sb.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (module definition)
12       work.testeISP_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
13       work.testeISP_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (N/A, 2025-03-31 15:52:56) <-- (module definition)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
14       work.testeISP_sb_MSS.verilog may have changed because the following files changed:
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (N/A, 2025-03-31 15:53:27) <-- (may instantiate this module)
                        C:\Users\Lucas\OneDrive\Documentos\nascerrBootloader\Github\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (N/A, 2025-03-31 15:53:27) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
15       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
16       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
17       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
18       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
19       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
