<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: minimum, typical and maximum delay expressions test
should_fail: 0
tags: 11.11
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11
top_module: 
files: <a href="../../../tests/chapter-11/11.11--min_max_avg_delay.sv.html" target="file-frame">tests/chapter-11/11.11--min_max_avg_delay.sv</a>
time_elapsed: 0.009s



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-11/11.11--min_max_avg_delay.sv.html" target="file-frame">tests/chapter-11/11.11--min_max_avg_delay.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Done
Successfully finished Verilog frontend.


</pre>