Analysis & Synthesis report for top
Wed Jun 25 03:20:31 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|menu_display:draw_menu|vga_driver:vga|v_state
 12. State Machine - |top|menu_display:draw_menu|vga_driver:vga|h_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated
 19. Source assignments for menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated
 20. Source assignments for menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated
 21. Source assignments for menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated
 22. Source assignments for menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated
 23. Source assignments for menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated
 24. Source assignments for menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated
 25. Source assignments for menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated
 26. Source assignments for menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated
 27. Source assignments for menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated
 28. Parameter Settings for User Entity Instance: Clock_Divider:clk_div_inst
 29. Parameter Settings for User Entity Instance: Clock_Divider:clkdiv25M
 30. Parameter Settings for User Entity Instance: Clock_Divider:CLK_DIVA
 31. Parameter Settings for User Entity Instance: Clock_Divider:OneSEC
 32. Parameter Settings for User Entity Instance: Counter:GameSecondsElapsed
 33. Parameter Settings for User Entity Instance: Counter:cd_counter
 34. Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: menu_display:draw_menu|vga_driver:vga
 45. Parameter Settings for User Entity Instance: p2ai:p2ai_inst
 46. Parameter Settings for User Entity Instance: GameplayControllerP1:player1
 47. Parameter Settings for User Entity Instance: GameplayControllerP2:player2
 48. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p1
 49. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p1
 50. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p2
 51. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p2
 52. Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div0
 53. Parameter Settings for Inferred Entity Instance: Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "NegativeEdgeDetector:negedgedet"
 57. Port Connectivity Checks: "timeTo7seg:timerDisplay"
 58. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p2"
 59. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p2"
 60. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p1"
 61. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p1"
 62. Port Connectivity Checks: "Statuses:status_bars"
 63. Port Connectivity Checks: "GameplayControllerP2:player2"
 64. Port Connectivity Checks: "GameplayControllerP1:player1"
 65. Port Connectivity Checks: "p2ai:p2ai_inst|LFSR:p2_action"
 66. Port Connectivity Checks: "Picasso:Game_Artist|Player_Renderer:game_renderer"
 67. Port Connectivity Checks: "Picasso:Game_Artist|Vga_Driver:driver"
 68. Port Connectivity Checks: "Picasso:Game_Artist"
 69. Port Connectivity Checks: "menu_display:draw_menu|CP2WR:image_romP2"
 70. Port Connectivity Checks: "menu_display:draw_menu|CP1WR:image_romP1"
 71. Port Connectivity Checks: "menu_display:draw_menu|CTieR:image_romT"
 72. Port Connectivity Checks: "menu_display:draw_menu|CroppedStart:image_roms"
 73. Port Connectivity Checks: "menu_display:draw_menu|Cropped2:image_rom22"
 74. Port Connectivity Checks: "menu_display:draw_menu|Cropped1:image_rom11"
 75. Port Connectivity Checks: "menu_display:draw_menu|Cropped3:image_rom33"
 76. Port Connectivity Checks: "menu_display:draw_menu|CroppedM2P:image_rom2"
 77. Port Connectivity Checks: "menu_display:draw_menu|CroppedM1P:image_rom1"
 78. Port Connectivity Checks: "menu_display:draw_menu|CroppedMenu:image_rom0"
 79. Port Connectivity Checks: "menu_display:draw_menu"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 25 03:20:31 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; top                                            ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 301                                            ;
; Total pins                      ; 135                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 327,680                                        ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-----------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; EE314-Project-main/VGA/vga_driver.v                 ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/vga_driver.v                 ;         ;
; EE314-Project-main/VGA/Timer_Renderer.v             ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v             ;         ;
; EE314-Project-main/VGA/Status_renderer.v            ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Status_renderer.v            ;         ;
; EE314-Project-main/VGA/Player_Renderer.v            ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Player_Renderer.v            ;         ;
; EE314-Project-main/VGA/Picasso.v                    ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v                    ;         ;
; EE314-Project-main/GameLogic/Statuses.v             ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/Statuses.v             ;         ;
; EE314-Project-main/GameLogic/p2ai.v                 ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/p2ai.v                 ;         ;
; EE314-Project-main/GameLogic/HitDetection_updated.v ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v ;         ;
; EE314-Project-main/GameLogic/GameplayControllerP2.v ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v ;         ;
; EE314-Project-main/GameLogic/GameplayControllerP1.v ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v ;         ;
; Cropped3.v                                          ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/Cropped3.v                                          ;         ;
; vga_driver.v                                        ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/vga_driver.v                                        ;         ;
; top.v                                               ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/top.v                                               ;         ;
; menu_display.v                                      ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/menu_display.v                                      ;         ;
; CroppedStart.v                                      ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CroppedStart.v                                      ;         ;
; CroppedMenu.v                                       ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CroppedMenu.v                                       ;         ;
; CroppedM2P.v                                        ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CroppedM2P.v                                        ;         ;
; CroppedM1P.v                                        ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CroppedM1P.v                                        ;         ;
; Cropped2.v                                          ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/Cropped2.v                                          ;         ;
; Cropped1.v                                          ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/Cropped1.v                                          ;         ;
; NegativeEdgeDetector.v                              ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/NegativeEdgeDetector.v                              ;         ;
; CTieR.v                                             ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CTieR.v                                             ;         ;
; CP1WR.v                                             ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CP1WR.v                                             ;         ;
; CP2WR.v                                             ; yes             ; User Wizard-Generated File             ; D:/Abdullah/METU University/EE314/top/CP2WR.v                                             ;         ;
; EE314-Project-main/HelperFunctions/timeTo7seg.v     ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v     ;         ;
; EE314-Project-main/HelperFunctions/Shift_Register.v ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Shift_Register.v ;         ;
; EE314-Project-main/HelperFunctions/LFSR.v           ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/LFSR.v           ;         ;
; EE314-Project-main/HelperFunctions/hexto7seg.v      ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/hexto7seg.v      ;         ;
; EE314-Project-main/HelperFunctions/Counter.v        ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Counter.v        ;         ;
; EE314-Project-main/HelperFunctions/Clock_Divider.v  ; yes             ; User Verilog HDL File                  ; D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Clock_Divider.v  ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal231.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                  ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_rjh1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_rjh1.tdf                              ;         ;
; menu/cropped_menu_resized.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cropped_menu_resized.mif                       ;         ;
; db/decode_11a.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/decode_11a.tdf                                   ;         ;
; db/mux_hfb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/mux_hfb.tdf                                      ;         ;
; db/altsyncram_lbh1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_lbh1.tdf                              ;         ;
; menu/croppedm1p_resized.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/croppedm1p_resized.mif                         ;         ;
; db/altsyncram_mbh1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_mbh1.tdf                              ;         ;
; menu/croppedm2p_resized.mif                         ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/croppedm2p_resized.mif                         ;         ;
; db/altsyncram_urh1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_urh1.tdf                              ;         ;
; menu/cropped3_resized_binary.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cropped3_resized_binary.mif                    ;         ;
; db/altsyncram_o4h1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_o4h1.tdf                              ;         ;
; menu/cropped1_resized.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cropped1_resized.mif                           ;         ;
; db/altsyncram_p4h1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_p4h1.tdf                              ;         ;
; menu/cropped2_resized.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cropped2_resized.mif                           ;         ;
; db/altsyncram_lkh1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_lkh1.tdf                              ;         ;
; menu/croppedstart_resized.mif                       ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/croppedstart_resized.mif                       ;         ;
; db/altsyncram_s1g1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_s1g1.tdf                              ;         ;
; menu/ctier.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/ctier.mif                                      ;         ;
; db/altsyncram_f0g1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_f0g1.tdf                              ;         ;
; menu/cm1wr.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cm1wr.mif                                      ;         ;
; db/altsyncram_g0g1.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/altsyncram_g0g1.tdf                              ;         ;
; menu/cm2wr.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Abdullah/METU University/EE314/top/menu/cm2wr.mif                                      ;         ;
; lpm_divide.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; db/lpm_divide_gbm.tdf                               ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/lpm_divide_gbm.tdf                               ;         ;
; db/sign_div_unsign_mlh.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/sign_div_unsign_mlh.tdf                          ;         ;
; db/alt_u_div_ive.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/alt_u_div_ive.tdf                                ;         ;
; db/lpm_divide_5am.tdf                               ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/lpm_divide_5am.tdf                               ;         ;
; db/sign_div_unsign_bkh.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/sign_div_unsign_bkh.tdf                          ;         ;
; db/alt_u_div_sse.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/alt_u_div_sse.tdf                                ;         ;
; db/lpm_divide_82m.tdf                               ; yes             ; Auto-Generated Megafunction            ; D:/Abdullah/METU University/EE314/top/db/lpm_divide_82m.tdf                               ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1267                                             ;
;                                             ;                                                  ;
; Combinational ALUT usage for logic          ; 2020                                             ;
;     -- 7 input functions                    ; 17                                               ;
;     -- 6 input functions                    ; 494                                              ;
;     -- 5 input functions                    ; 217                                              ;
;     -- 4 input functions                    ; 313                                              ;
;     -- <=3 input functions                  ; 979                                              ;
;                                             ;                                                  ;
; Dedicated logic registers                   ; 301                                              ;
;                                             ;                                                  ;
; I/O pins                                    ; 135                                              ;
; Total MLAB memory bits                      ; 0                                                ;
; Total block memory bits                     ; 327680                                           ;
;                                             ;                                                  ;
; Total DSP Blocks                            ; 1                                                ;
;                                             ;                                                  ;
; Maximum fan-out node                        ; Picasso:Game_Artist|Vga_Driver:driver|h_count[3] ;
; Maximum fan-out                             ; 216                                              ;
; Total fan-out                               ; 9517                                             ;
; Average fan-out                             ; 3.57                                             ;
+---------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top                                         ; 2020 (150)          ; 301 (3)                   ; 327680            ; 1          ; 135  ; 0            ; |top                                                                                                                                                   ; top                  ; work         ;
;    |Clock_Divider:CLK_DIVA|                  ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|Clock_Divider:CLK_DIVA                                                                                                                            ; Clock_Divider        ; work         ;
;    |Clock_Divider:OneSEC|                    ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|Clock_Divider:OneSEC                                                                                                                              ; Clock_Divider        ; work         ;
;    |Clock_Divider:clk_div_inst|              ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|Clock_Divider:clk_div_inst                                                                                                                        ; Clock_Divider        ; work         ;
;    |Clock_Divider:clkdiv25M|                 ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|Clock_Divider:clkdiv25M                                                                                                                           ; Clock_Divider        ; work         ;
;    |Counter:GameSecondsElapsed|              ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Counter:GameSecondsElapsed                                                                                                                        ; Counter              ; work         ;
;    |Counter:cd_counter|                      ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Counter:cd_counter                                                                                                                                ; Counter              ; work         ;
;    |GameplayControllerP1:player1|            ; 213 (104)           ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|GameplayControllerP1:player1                                                                                                                      ; GameplayControllerP1 ; work         ;
;       |HitDetection_updated:hit_detec|       ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|GameplayControllerP1:player1|HitDetection_updated:hit_detec                                                                                       ; HitDetection_updated ; work         ;
;    |GameplayControllerP2:player2|            ; 124 (124)           ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|GameplayControllerP2:player2                                                                                                                      ; GameplayControllerP2 ; work         ;
;    |NegativeEdgeDetector:negedgedet|         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|NegativeEdgeDetector:negedgedet                                                                                                                   ; NegativeEdgeDetector ; work         ;
;    |Picasso:Game_Artist|                     ; 840 (5)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist                                                                                                                               ; Picasso              ; work         ;
;       |Player_Renderer:game_renderer|        ; 236 (236)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Player_Renderer:game_renderer                                                                                                 ; Player_Renderer      ; work         ;
;       |Status_renderer:status_renderer|      ; 361 (361)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Status_renderer:status_renderer                                                                                               ; Status_renderer      ; work         ;
;       |Timer_Renderer:timer_renderer|        ; 209 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer                                                                                                 ; Timer_Renderer       ; work         ;
;          |lpm_divide:Div0|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_5am:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am       ; work         ;
;                |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse        ; work         ;
;          |lpm_divide:Mod0|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m       ; work         ;
;                |sign_div_unsign_bkh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_sse:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse        ; work         ;
;       |Vga_Driver:driver|                    ; 29 (29)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|Picasso:Game_Artist|Vga_Driver:driver                                                                                                             ; Vga_Driver           ; work         ;
;    |Statuses:status_bars|                    ; 24 (8)              ; 17 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|Statuses:status_bars                                                                                                                              ; Statuses             ; work         ;
;       |Shift_Register:block_shift_p1|        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Statuses:status_bars|Shift_Register:block_shift_p1                                                                                                ; Shift_Register       ; work         ;
;       |Shift_Register:block_shift_p2|        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Statuses:status_bars|Shift_Register:block_shift_p2                                                                                                ; Shift_Register       ; work         ;
;       |Shift_Register:health_shift_p1|       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Statuses:status_bars|Shift_Register:health_shift_p1                                                                                               ; Shift_Register       ; work         ;
;       |Shift_Register:health_shift_p2|       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Statuses:status_bars|Shift_Register:health_shift_p2                                                                                               ; Shift_Register       ; work         ;
;    |menu_display:draw_menu|                  ; 397 (301)           ; 56 (0)                    ; 327680            ; 1          ; 0    ; 0            ; |top|menu_display:draw_menu                                                                                                                            ; menu_display         ; work         ;
;       |CP1WR:image_romP1|                    ; 1 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP1WR:image_romP1                                                                                                          ; CP1WR                ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component                                                                          ; altsyncram           ; work         ;
;             |altsyncram_f0g1:auto_generated| ; 1 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated                                           ; altsyncram_f0g1      ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|mux_hfb:mux2                              ; mux_hfb              ; work         ;
;       |CP2WR:image_romP2|                    ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP2WR:image_romP2                                                                                                          ; CP2WR                ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component                                                                          ; altsyncram           ; work         ;
;             |altsyncram_g0g1:auto_generated| ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated                                           ; altsyncram_g0g1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|decode_11a:rden_decode                    ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|mux_hfb:mux2                              ; mux_hfb              ; work         ;
;       |CTieR:image_romT|                     ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CTieR:image_romT                                                                                                           ; CTieR                ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component                                                                           ; altsyncram           ; work         ;
;             |altsyncram_s1g1:auto_generated| ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated                                            ; altsyncram_s1g1      ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|mux_hfb:mux2                               ; mux_hfb              ; work         ;
;       |Cropped1:image_rom11|                 ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped1:image_rom11                                                                                                       ; Cropped1             ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component                                                                       ; altsyncram           ; work         ;
;             |altsyncram_o4h1:auto_generated| ; 5 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated                                        ; altsyncram_o4h1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|decode_11a:rden_decode                 ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|mux_hfb:mux2                           ; mux_hfb              ; work         ;
;       |Cropped2:image_rom22|                 ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped2:image_rom22                                                                                                       ; Cropped2             ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component                                                                       ; altsyncram           ; work         ;
;             |altsyncram_p4h1:auto_generated| ; 5 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated                                        ; altsyncram_p4h1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated|decode_11a:rden_decode                 ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated|mux_hfb:mux2                           ; mux_hfb              ; work         ;
;       |Cropped3:image_rom33|                 ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped3:image_rom33                                                                                                       ; Cropped3             ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component                                                                       ; altsyncram           ; work         ;
;             |altsyncram_urh1:auto_generated| ; 1 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated                                        ; altsyncram_urh1      ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|mux_hfb:mux2                           ; mux_hfb              ; work         ;
;       |CroppedM1P:image_rom1|                ; 1 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM1P:image_rom1                                                                                                      ; CroppedM1P           ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component                                                                      ; altsyncram           ; work         ;
;             |altsyncram_lbh1:auto_generated| ; 1 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated                                       ; altsyncram_lbh1      ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|mux_hfb:mux2                          ; mux_hfb              ; work         ;
;       |CroppedM2P:image_rom2|                ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM2P:image_rom2                                                                                                      ; CroppedM2P           ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component                                                                      ; altsyncram           ; work         ;
;             |altsyncram_mbh1:auto_generated| ; 5 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated                                       ; altsyncram_mbh1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|decode_11a:rden_decode                ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|mux_hfb:mux2                          ; mux_hfb              ; work         ;
;       |CroppedMenu:image_rom0|               ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedMenu:image_rom0                                                                                                     ; CroppedMenu          ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component                                                                     ; altsyncram           ; work         ;
;             |altsyncram_rjh1:auto_generated| ; 5 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated                                      ; altsyncram_rjh1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated|decode_11a:rden_decode               ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated|mux_hfb:mux2                         ; mux_hfb              ; work         ;
;       |CroppedStart:image_roms|              ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedStart:image_roms                                                                                                    ; CroppedStart         ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)               ; 4 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component                                                                    ; altsyncram           ; work         ;
;             |altsyncram_lkh1:auto_generated| ; 5 (0)               ; 4 (4)                     ; 32768             ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated                                     ; altsyncram_lkh1      ; work         ;
;                |decode_11a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated|decode_11a:rden_decode              ; decode_11a           ; work         ;
;                |mux_hfb:mux2|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated|mux_hfb:mux2                        ; mux_hfb              ; work         ;
;       |vga_driver:vga|                       ; 62 (62)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|menu_display:draw_menu|vga_driver:vga                                                                                                             ; vga_driver           ; work         ;
;    |p2ai:p2ai_inst|                          ; 9 (0)               ; 17 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|p2ai:p2ai_inst                                                                                                                                    ; p2ai                 ; work         ;
;       |LFSR:p2_action|                       ; 9 (9)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|p2ai:p2ai_inst|LFSR:p2_action                                                                                                                     ; LFSR                 ; work         ;
;    |timeTo7seg:timerDisplay|                 ; 84 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay                                                                                                                           ; timeTo7seg           ; work         ;
;       |hexto7seg:timeconv1|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|hexto7seg:timeconv1                                                                                                       ; hexto7seg            ; work         ;
;       |hexto7seg:timeconv2|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|hexto7seg:timeconv2                                                                                                       ; hexto7seg            ; work         ;
;       |lpm_divide:Div0|                      ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|lpm_divide:Div0                                                                                                           ; lpm_divide           ; work         ;
;          |lpm_divide_gbm:auto_generated|     ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                                             ; lpm_divide_gbm       ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                 ; sign_div_unsign_mlh  ; work         ;
;                |alt_u_div_ive:divider|       ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                           ; alt_u_div_ive        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+--------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CM1WR.mif                   ;
; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CM2WR.mif                   ;
; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CTieR.mif                   ;
; menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/Cropped1_Resized.mif        ;
; menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/Cropped2_Resized.mif        ;
; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/Cropped3_Resized_binary.mif ;
; menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CroppedM1P_Resized.mif      ;
; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CroppedM2P_Resized.mif      ;
; menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/Cropped_MENU_Resized.mif    ;
; menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768 ; ./MENU/CroppedStart_Resized.mif    ;
+--------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CroppedMenu:image_rom0  ; CroppedMenu.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CroppedM1P:image_rom1   ; CroppedM1P.v    ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CroppedM2P:image_rom2   ; CroppedM2P.v    ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|Cropped1:image_rom11    ; Cropped1.v      ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|Cropped2:image_rom22    ; Cropped2.v      ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|Cropped3:image_rom33    ; Cropped3.v      ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CP1WR:image_romP1       ; CP1WR.v         ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CP2WR:image_romP2       ; CP2WR.v         ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CTieR:image_romT        ; CTieR.v         ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|menu_display:draw_menu|CroppedStart:image_roms ; CroppedStart.v  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|menu_display:draw_menu|vga_driver:vga|v_state                                                     ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|menu_display:draw_menu|vga_driver:vga|h_state                                                     ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                    ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; Latch Name                                                                 ; Latch Enable Signal                                              ; Free of Timing Hazards ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; ledr[0]                                                                    ; hex0                                                             ; yes                    ;
; ledr[1]                                                                    ; hex0                                                             ; yes                    ;
; ledr[2]                                                                    ; hex0                                                             ; yes                    ;
; ledr[3]                                                                    ; hex0                                                             ; yes                    ;
; ledr[4]                                                                    ; hex0                                                             ; yes                    ;
; ledr[5]                                                                    ; hex0                                                             ; yes                    ;
; ledr[6]                                                                    ; hex0                                                             ; yes                    ;
; ledr[7]                                                                    ; hex0                                                             ; yes                    ;
; ledr[8]                                                                    ; hex0                                                             ; yes                    ;
; ledr[9]                                                                    ; hex0                                                             ; yes                    ;
; GameplayControllerP1:player1|HitDetection_updated:hit_detec|p2_stunmode[1] ; GameplayControllerP1:player1|HitDetection_updated:hit_detec|Mux3 ; yes                    ;
; GameplayControllerP1:player1|HitDetection_updated:hit_detec|p2_stunmode[0] ; GameplayControllerP1:player1|HitDetection_updated:hit_detec|Mux3 ; yes                    ;
; GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_stunmode[0] ; GameplayControllerP1:player1|HitDetection_updated:hit_detec|Mux0 ; yes                    ;
; GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_stunmode[1] ; GameplayControllerP1:player1|HitDetection_updated:hit_detec|Mux0 ; yes                    ;
; mode                                                                       ; menu_display:draw_menu|color                                     ; yes                    ;
; Number of user-specified and inferred latches = 15                         ;                                                                  ;                        ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Statuses:status_bars|Shift_Register:block_shift_p2|prev_shift_control[1]                                                         ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; Statuses:status_bars|Shift_Register:health_shift_p2|prev_shift_control[1]                                                        ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; Statuses:status_bars|Shift_Register:block_shift_p1|prev_shift_control[1]                                                         ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; Statuses:status_bars|Shift_Register:health_shift_p1|prev_shift_control[1]                                                        ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; menu_display:draw_menu|vga_driver:vga|red_reg[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                       ;
; menu_display:draw_menu|vga_driver:vga|green_reg[0..4]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; menu_display:draw_menu|vga_driver:vga|blue_reg[0..5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; menu_display:draw_menu|vga_driver:vga|red_reg[1..4]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|out_address_reg_a[1]     ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|out_address_reg_a[1]     ;
; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|out_address_reg_a[1]      ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|out_address_reg_a[1]     ;
; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|out_address_reg_a[0]     ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|out_address_reg_a[0]     ;
; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|out_address_reg_a[0]      ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|out_address_reg_a[0]     ;
; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|out_address_reg_a[1]  ; Merged with menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|out_address_reg_a[1]  ;
; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|out_address_reg_a[0]  ; Merged with menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|out_address_reg_a[0]  ;
; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|out_address_reg_a[1] ; Merged with menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|out_address_reg_a[1] ;
; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|out_address_reg_a[0] ; Merged with menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|out_address_reg_a[0] ;
; menu_display:draw_menu|vga_driver:vga|blue_reg[7]                                                                                ; Merged with menu_display:draw_menu|vga_driver:vga|blue_reg[6]                                                                                ;
; menu_display:draw_menu|vga_driver:vga|green_reg[5..7]                                                                            ; Merged with menu_display:draw_menu|vga_driver:vga|blue_reg[6]                                                                                ;
; menu_display:draw_menu|vga_driver:vga|red_reg[5..7]                                                                              ; Merged with menu_display:draw_menu|vga_driver:vga|blue_reg[6]                                                                                ;
; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|address_reg_a[1]         ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|address_reg_a[1]         ;
; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|address_reg_a[1]          ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|address_reg_a[1]         ;
; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|address_reg_a[0]         ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|address_reg_a[0]         ;
; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|address_reg_a[0]          ; Merged with menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated|address_reg_a[0]         ;
; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|address_reg_a[1]      ; Merged with menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|address_reg_a[1]      ;
; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|address_reg_a[0]      ; Merged with menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|address_reg_a[0]      ;
; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|address_reg_a[1]     ; Merged with menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|address_reg_a[1]     ;
; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|address_reg_a[0]     ; Merged with menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated|address_reg_a[0]     ;
; menu_display:draw_menu|vga_driver:vga|v_state~5                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~6                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~7                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~8                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~9                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~10                                                                                 ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~11                                                                                 ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|v_state~12                                                                                 ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~5                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~6                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~7                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~8                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~9                                                                                  ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~10                                                                                 ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~11                                                                                 ; Lost fanout                                                                                                                                  ;
; menu_display:draw_menu|vga_driver:vga|h_state~12                                                                                 ; Lost fanout                                                                                                                                  ;
; Total Number of Removed Registers = 59                                                                                           ;                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 301   ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; GameplayControllerP1:player1|player_pos_x[3] ; 15      ;
; GameplayControllerP1:player1|player_pos_x[1] ; 14      ;
; GameplayControllerP2:player2|player_pos_x[9] ; 20      ;
; GameplayControllerP2:player2|player_pos_x[5] ; 15      ;
; GameplayControllerP2:player2|player_pos_x[4] ; 15      ;
; GameplayControllerP2:player2|player_pos_x[2] ; 14      ;
; GameplayControllerP2:player2|player_pos_x[0] ; 13      ;
; GameplayControllerP2:player2|player_pos_x[1] ; 14      ;
; Statuses:status_bars|le                      ; 16      ;
; p2ai:p2ai_inst|le                            ; 16      ;
; Total number of inverted registers = 10      ;         ;
+----------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|Counter:GameSecondsElapsed|count[6]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Statuses:status_bars|Shift_Register:health_shift_p2|OUT[2]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Statuses:status_bars|Shift_Register:health_shift_p1|OUT[1]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Statuses:status_bars|Shift_Register:block_shift_p1|OUT[2]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Statuses:status_bars|Shift_Register:block_shift_p2|OUT[1]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|Counter:cd_counter|count[5]                                                                                                                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|menu_display:draw_menu|vga_driver:vga|v_counter[1]                                                                                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|menu_display:draw_menu|vga_driver:vga|h_counter[3]                                                                                            ;
; 21:1               ; 7 bits    ; 98 LEs        ; 7 LEs                ; 91 LEs                 ; Yes        ; |top|GameplayControllerP1:player1|player_pos_x[2]                                                                                                  ;
; 23:1               ; 4 bits    ; 60 LEs        ; 4 LEs                ; 56 LEs                 ; Yes        ; |top|GameplayControllerP2:player2|player_pos_x[7]                                                                                                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |top|GameplayControllerP1:player1|player_pos_x[3]                                                                                                  ;
; 23:1               ; 5 bits    ; 75 LEs        ; 5 LEs                ; 70 LEs                 ; Yes        ; |top|GameplayControllerP2:player2|player_pos_x[5]                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated|mux_hfb:mux2|l2_w0_n0_mux_dataout      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated|mux_hfb:mux2|l2_w0_n0_mux_dataout  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated|mux_hfb:mux2|l2_w0_n0_mux_dataout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VGA_R                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VGA_R                                                                                                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |top|Mux24                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|VGA_G                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|Picasso:Game_Artist|Player_Renderer:game_renderer|g_reg                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top|Mux13                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|Picasso:Game_Artist|Player_Renderer:game_renderer|g[4]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|Mux1                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|VGA_G                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|VGA_B                                                                                                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|VGA_G                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|VGA_R                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:clk_div_inst ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; DIV            ; 833333 ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:clkdiv25M ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DIV            ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:CLK_DIVA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DIV            ; 40    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:OneSEC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DIV            ; 60    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:GameSecondsElapsed ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; W              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:cd_counter ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                             ;
; WIDTH_A                            ; 1                               ; Signed Integer                                      ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32768                           ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WIDTH_B                            ; 1                               ; Untyped                                             ;
; WIDTHAD_B                          ; 1                               ; Untyped                                             ;
; NUMWORDS_B                         ; 1                               ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                             ;
; BYTE_SIZE                          ; 8                               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; INIT_FILE                          ; ./MENU/Cropped_MENU_Resized.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_rjh1                 ; Untyped                                             ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                 ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                              ;
; WIDTH_A                            ; 1                             ; Signed Integer                                       ;
; WIDTHAD_A                          ; 15                            ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32768                         ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WIDTH_B                            ; 1                             ; Untyped                                              ;
; WIDTHAD_B                          ; 1                             ; Untyped                                              ;
; NUMWORDS_B                         ; 1                             ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                              ;
; BYTE_SIZE                          ; 8                             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; INIT_FILE                          ; ./MENU/CroppedM1P_Resized.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_lbh1               ; Untyped                                              ;
+------------------------------------+-------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                 ;
+------------------------------------+-------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                              ;
; WIDTH_A                            ; 1                             ; Signed Integer                                       ;
; WIDTHAD_A                          ; 15                            ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32768                         ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                              ;
; WIDTH_B                            ; 1                             ; Untyped                                              ;
; WIDTHAD_B                          ; 1                             ; Untyped                                              ;
; NUMWORDS_B                         ; 1                             ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                              ;
; BYTE_SIZE                          ; 8                             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                              ;
; INIT_FILE                          ; ./MENU/CroppedM2P_Resized.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_mbh1               ; Untyped                                              ;
+------------------------------------+-------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                           ;
+------------------------------------+------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                        ;
; WIDTH_A                            ; 1                                  ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                                 ; Signed Integer                                 ;
; NUMWORDS_A                         ; 32768                              ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                        ;
; WIDTH_B                            ; 1                                  ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                        ;
; INIT_FILE                          ; ./MENU/Cropped3_Resized_binary.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_urh1                    ; Untyped                                        ;
+------------------------------------+------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                  ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                               ;
; WIDTH_A                            ; 1                           ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                       ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                               ;
; WIDTH_B                            ; 1                           ; Untyped                                               ;
; WIDTHAD_B                          ; 1                           ; Untyped                                               ;
; NUMWORDS_B                         ; 1                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                               ;
; BYTE_SIZE                          ; 8                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                               ;
; INIT_FILE                          ; ./MENU/Cropped1_Resized.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_o4h1             ; Untyped                                               ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                  ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                               ;
; WIDTH_A                            ; 1                           ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                       ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                               ;
; WIDTH_B                            ; 1                           ; Untyped                                               ;
; WIDTHAD_B                          ; 1                           ; Untyped                                               ;
; NUMWORDS_B                         ; 1                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                               ;
; BYTE_SIZE                          ; 8                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                               ;
; INIT_FILE                          ; ./MENU/Cropped2_Resized.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_p4h1             ; Untyped                                               ;
+------------------------------------+-----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                 ;
+------------------------------------+---------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                              ;
; WIDTH_A                            ; 1                               ; Signed Integer                                       ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32768                           ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                              ;
; WIDTH_B                            ; 1                               ; Untyped                                              ;
; WIDTHAD_B                          ; 1                               ; Untyped                                              ;
; NUMWORDS_B                         ; 1                               ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                              ;
; BYTE_SIZE                          ; 8                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                              ;
; INIT_FILE                          ; ./MENU/CroppedStart_Resized.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_lkh1                 ; Untyped                                              ;
+------------------------------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ./MENU/CTieR.mif     ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_s1g1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 1                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ./MENU/CM1WR.mif     ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_f0g1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 1                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ./MENU/CM2WR.mif     ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g0g1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: menu_display:draw_menu|vga_driver:vga ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                                      ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                                      ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                                      ;
; H_BACK         ; 0000101111 ; Unsigned Binary                                      ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                                      ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                                      ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                                      ;
; V_BACK         ; 0000100000 ; Unsigned Binary                                      ;
; LOW            ; 0          ; Unsigned Binary                                      ;
; HIGH           ; 1          ; Unsigned Binary                                      ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                                      ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                                      ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                                      ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                                      ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                                      ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                                      ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                                      ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2ai:p2ai_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SEED           ; 29242 ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameplayControllerP1:player1 ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; PLAYER_WIDTH   ; 0001000000 ; Unsigned Binary                             ;
; SPEED_FORWARD  ; 0000000011 ; Unsigned Binary                             ;
; SPEED_BACKWARD ; 0000000010 ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameplayControllerP2:player2 ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; PLAYER_WIDTH   ; 0001000000 ; Unsigned Binary                             ;
; SPEED_FORWARD  ; 0000000011 ; Unsigned Binary                             ;
; SPEED_BACKWARD ; 0000000010 ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                             ;
; Entity Instance                           ; menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 1                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "NegativeEdgeDetector:negedgedet" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Explicitly unconnected            ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timeTo7seg:timerDisplay"                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; gametime ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "gametime[11..8]" will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p2" ;
+------------------+-------+----------+------------------------------------------+
; Port             ; Type  ; Severity ; Details                                  ;
+------------------+-------+----------+------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                             ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                             ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                             ;
+------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p2" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                              ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                              ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p1" ;
+------------------+-------+----------+------------------------------------------+
; Port             ; Type  ; Severity ; Details                                  ;
+------------------+-------+----------+------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                             ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                             ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                             ;
+------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p1" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                              ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                              ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars"                                                                                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; p1CS            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p2CS            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p1_hurt         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p2_hurt         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p1_block        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p2_block        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p1_loose_health ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p1_loose_block  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p2_loose_health ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p2_loose_block  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameplayControllerP2:player2"                                                                                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; screen_left_bound        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_left_bound[9..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_right_bound[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; screen_right_bound[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; move_flag                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; attack_flag              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; is_directional_attack    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameplayControllerP1:player1"                                                                                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; screen_left_bound        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_left_bound[9..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_right_bound[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; screen_right_bound[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; move_flag                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; attack_flag              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; health1                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; health2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; is_directional_attack    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2ai:p2ai_inst|LFSR:p2_action"                                                                                                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; seed[14..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; seed[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; seed[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[8..6]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; seed[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; seed[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; OUT[15..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; OUT[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Picasso:Game_Artist|Player_Renderer:game_renderer"                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vga_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Picasso:Game_Artist|Vga_Driver:driver"                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; r    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Picasso:Game_Artist"   ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Explicitly unconnected ;
+-------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CP2WR:image_romP2"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CP1WR:image_romP1"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CTieR:image_romT"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CroppedStart:image_roms"                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|Cropped2:image_rom22"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|Cropped1:image_rom11"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|Cropped3:image_rom33"                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CroppedM2P:image_rom2"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CroppedM1P:image_rom1"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu|CroppedMenu:image_rom0"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "menu_display:draw_menu"   ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rst     ; Input  ; Info     ; Explicitly unconnected ;
; sync    ; Output ; Info     ; Explicitly unconnected ;
; clk_out ; Output ; Info     ; Explicitly unconnected ;
; blank   ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 301                         ;
;     CLR               ; 21                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 18                          ;
;     ENA SCLR          ; 28                          ;
;     SCLR              ; 165                         ;
;     SLD               ; 4                           ;
;     plain             ; 57                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 2037                        ;
;     arith             ; 575                         ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 325                         ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 4                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1430                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 246                         ;
;         3 data inputs ; 180                         ;
;         4 data inputs ; 280                         ;
;         5 data inputs ; 213                         ;
;         6 data inputs ; 494                         ;
;     shared            ; 15                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 10                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 135                         ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 14.90                       ;
; Average LUT depth     ; 6.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Jun 25 03:20:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/vga/vga_driver.v
    Info (12023): Found entity 1: Vga_Driver File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/vga/timer_renderer.v
    Info (12023): Found entity 1: Timer_Renderer File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/vga/status_renderer.v
    Info (12023): Found entity 1: Status_renderer File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Status_renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/vga/player_renderer.v
    Info (12023): Found entity 1: Player_Renderer File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Player_Renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/vga/picasso.v
    Info (12023): Found entity 1: Picasso File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/gamelogic/statuses.v
    Info (12023): Found entity 1: Statuses File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/Statuses.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/gamelogic/p2ai.v
    Info (12023): Found entity 1: p2ai File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/p2ai.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/gamelogic/hitdetection_updated.v
    Info (12023): Found entity 1: HitDetection_updated File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/gamelogic/gameplaycontrollerp2.v
    Info (12023): Found entity 1: GameplayControllerP2 File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/gamelogic/gameplaycontrollerp1.v
    Info (12023): Found entity 1: GameplayControllerP1 File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/main.v
    Info (12023): Found entity 1: main File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/main.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cropped3.v
    Info (12023): Found entity 1: Cropped3 File: D:/Abdullah/METU University/EE314/top/Cropped3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_image_display_cd.v
    Info (12023): Found entity 1: vga_image_display_cd File: D:/Abdullah/METU University/EE314/top/vga_image_display_cd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_image_display.v
    Info (12023): Found entity 1: vga_image_display File: D:/Abdullah/METU University/EE314/top/vga_image_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: D:/Abdullah/METU University/EE314/top/vga_driver.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at top.v(292): ignored dangling comma in List of Port Connections File: D:/Abdullah/METU University/EE314/top/top.v Line: 292
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Abdullah/METU University/EE314/top/top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file menu_display.v
    Info (12023): Found entity 1: menu_display File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: D:/Abdullah/METU University/EE314/top/display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file croppedstart.v
    Info (12023): Found entity 1: CroppedStart File: D:/Abdullah/METU University/EE314/top/CroppedStart.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file croppedmenu.v
    Info (12023): Found entity 1: CroppedMenu File: D:/Abdullah/METU University/EE314/top/CroppedMenu.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file croppedm2p.v
    Info (12023): Found entity 1: CroppedM2P File: D:/Abdullah/METU University/EE314/top/CroppedM2P.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file croppedm1p.v
    Info (12023): Found entity 1: CroppedM1P File: D:/Abdullah/METU University/EE314/top/CroppedM1P.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cropped2.v
    Info (12023): Found entity 1: Cropped2 File: D:/Abdullah/METU University/EE314/top/Cropped2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cropped1.v
    Info (12023): Found entity 1: Cropped1 File: D:/Abdullah/METU University/EE314/top/Cropped1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file negative_edge_detector.v
    Info (12023): Found entity 1: negative_edge_detector File: D:/Abdullah/METU University/EE314/top/negative_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negativeedgedetector.v
    Info (12023): Found entity 1: NegativeEdgeDetector File: D:/Abdullah/METU University/EE314/top/NegativeEdgeDetector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctier.v
    Info (12023): Found entity 1: CTieR File: D:/Abdullah/METU University/EE314/top/CTieR.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cp1wr.v
    Info (12023): Found entity 1: CP1WR File: D:/Abdullah/METU University/EE314/top/CP1WR.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cp2wr.v
    Info (12023): Found entity 1: CP2WR File: D:/Abdullah/METU University/EE314/top/CP2WR.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/timeto7seg.v
    Info (12023): Found entity 1: timeTo7seg File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/shift_register.v
    Info (12023): Found entity 1: Shift_Register File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Shift_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/shieldto7seg.v
    Info (12023): Found entity 1: shieldto7seg File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/shieldto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/lfsr.v
    Info (12023): Found entity 1: LFSR File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/keypadto7seg.v
    Info (12023): Found entity 1: keypadto7seg File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/keypadto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/hexto7seg.v
    Info (12023): Found entity 1: hexto7seg File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/hexto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/counter.v
    Info (12023): Found entity 1: Counter File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ee314-project-main/helperfunctions/clock_divider.v
    Info (12023): Found entity 1: Clock_Divider File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/Clock_Divider.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at GameplayControllerP1.v(47): created implicit net for "stun" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at top.v(110): created implicit net for "FF" File: D:/Abdullah/METU University/EE314/top/top.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at top.v(115): created implicit net for "game_mode" File: D:/Abdullah/METU University/EE314/top/top.v Line: 115
Warning (10236): Verilog HDL Implicit Net warning at top.v(221): created implicit net for "reset_button" File: D:/Abdullah/METU University/EE314/top/top.v Line: 221
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(110): object "FF" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/top.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at top.v(115): object "game_mode" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/top.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at top.v(193): object "player1_pos_y" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/top.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at top.v(194): object "player2_pos_y" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/top.v Line: 194
Warning (10240): Verilog HDL Always Construct warning at top.v(299): inferring latch(es) for variable "ledr", which holds its previous value in one or more paths through the always construct File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Warning (10240): Verilog HDL Always Construct warning at top.v(299): inferring latch(es) for variable "mode", which holds its previous value in one or more paths through the always construct File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "mode" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[0]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[1]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[2]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[3]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[4]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[5]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[6]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[7]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[8]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (10041): Inferred latch for "ledr[9]" at top.v(299) File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:clk_div_inst" File: D:/Abdullah/METU University/EE314/top/top.v Line: 85
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:clkdiv25M" File: D:/Abdullah/METU University/EE314/top/top.v Line: 91
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:CLK_DIVA" File: D:/Abdullah/METU University/EE314/top/top.v Line: 97
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:OneSEC" File: D:/Abdullah/METU University/EE314/top/top.v Line: 103
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:GameSecondsElapsed" File: D:/Abdullah/METU University/EE314/top/top.v Line: 131
Info (12128): Elaborating entity "menu_display" for hierarchy "menu_display:draw_menu" File: D:/Abdullah/METU University/EE314/top/top.v Line: 157
Warning (10230): Verilog HDL assignment warning at menu_display.v(25): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 25
Warning (10230): Verilog HDL assignment warning at menu_display.v(26): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 26
Warning (10230): Verilog HDL assignment warning at menu_display.v(33): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 33
Warning (10230): Verilog HDL assignment warning at menu_display.v(49): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 49
Warning (10230): Verilog HDL assignment warning at menu_display.v(50): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 50
Warning (10230): Verilog HDL assignment warning at menu_display.v(57): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 57
Warning (10230): Verilog HDL assignment warning at menu_display.v(79): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 79
Warning (10230): Verilog HDL assignment warning at menu_display.v(80): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 80
Warning (10230): Verilog HDL assignment warning at menu_display.v(87): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 87
Warning (10230): Verilog HDL assignment warning at menu_display.v(111): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 111
Warning (10230): Verilog HDL assignment warning at menu_display.v(112): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 112
Warning (10230): Verilog HDL assignment warning at menu_display.v(119): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 119
Warning (10230): Verilog HDL assignment warning at menu_display.v(136): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 136
Warning (10230): Verilog HDL assignment warning at menu_display.v(137): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 137
Warning (10230): Verilog HDL assignment warning at menu_display.v(144): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 144
Warning (10230): Verilog HDL assignment warning at menu_display.v(155): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 155
Warning (10230): Verilog HDL assignment warning at menu_display.v(156): truncated value with size 32 to match size of target (10) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 156
Warning (10230): Verilog HDL assignment warning at menu_display.v(163): truncated value with size 32 to match size of target (16) File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 163
Info (12128): Elaborating entity "CroppedMenu" for hierarchy "menu_display:draw_menu|CroppedMenu:image_rom0" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedMenu.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedMenu.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CroppedMenu.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/Cropped_MENU_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rjh1.tdf
    Info (12023): Found entity 1: altsyncram_rjh1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_rjh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_rjh1" for hierarchy "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/Abdullah/METU University/EE314/top/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated|decode_11a:rden_decode" File: D:/Abdullah/METU University/EE314/top/db/altsyncram_rjh1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb File: D:/Abdullah/METU University/EE314/top/db/mux_hfb.tdf Line: 23
Info (12128): Elaborating entity "mux_hfb" for hierarchy "menu_display:draw_menu|CroppedMenu:image_rom0|altsyncram:altsyncram_component|altsyncram_rjh1:auto_generated|mux_hfb:mux2" File: D:/Abdullah/METU University/EE314/top/db/altsyncram_rjh1.tdf Line: 42
Info (12128): Elaborating entity "CroppedM1P" for hierarchy "menu_display:draw_menu|CroppedM1P:image_rom1" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedM1P.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedM1P.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CroppedM1P.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CroppedM1P_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbh1.tdf
    Info (12023): Found entity 1: altsyncram_lbh1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_lbh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lbh1" for hierarchy "menu_display:draw_menu|CroppedM1P:image_rom1|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CroppedM2P" for hierarchy "menu_display:draw_menu|CroppedM2P:image_rom2" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedM2P.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedM2P.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CroppedM2P.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CroppedM2P_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mbh1.tdf
    Info (12023): Found entity 1: altsyncram_mbh1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_mbh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_mbh1" for hierarchy "menu_display:draw_menu|CroppedM2P:image_rom2|altsyncram:altsyncram_component|altsyncram_mbh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Cropped3" for hierarchy "menu_display:draw_menu|Cropped3:image_rom33" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped3.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped3.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/Cropped3.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/Cropped3_Resized_binary.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_urh1.tdf
    Info (12023): Found entity 1: altsyncram_urh1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_urh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_urh1" for hierarchy "menu_display:draw_menu|Cropped3:image_rom33|altsyncram:altsyncram_component|altsyncram_urh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Cropped1" for hierarchy "menu_display:draw_menu|Cropped1:image_rom11" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped1.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped1.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/Cropped1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/Cropped1_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4h1.tdf
    Info (12023): Found entity 1: altsyncram_o4h1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_o4h1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o4h1" for hierarchy "menu_display:draw_menu|Cropped1:image_rom11|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Cropped2" for hierarchy "menu_display:draw_menu|Cropped2:image_rom22" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped2.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/Cropped2.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/Cropped2.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/Cropped2_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4h1.tdf
    Info (12023): Found entity 1: altsyncram_p4h1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_p4h1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_p4h1" for hierarchy "menu_display:draw_menu|Cropped2:image_rom22|altsyncram:altsyncram_component|altsyncram_p4h1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CroppedStart" for hierarchy "menu_display:draw_menu|CroppedStart:image_roms" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedStart.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CroppedStart.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CroppedStart.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CroppedStart_Resized.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lkh1.tdf
    Info (12023): Found entity 1: altsyncram_lkh1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_lkh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lkh1" for hierarchy "menu_display:draw_menu|CroppedStart:image_roms|altsyncram:altsyncram_component|altsyncram_lkh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CTieR" for hierarchy "menu_display:draw_menu|CTieR:image_romT" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CTieR.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CTieR.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CTieR.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CTieR.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1g1.tdf
    Info (12023): Found entity 1: altsyncram_s1g1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_s1g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s1g1" for hierarchy "menu_display:draw_menu|CTieR:image_romT|altsyncram:altsyncram_component|altsyncram_s1g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CP1WR" for hierarchy "menu_display:draw_menu|CP1WR:image_romP1" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 183
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CP1WR.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CP1WR.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CP1WR.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CM1WR.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0g1.tdf
    Info (12023): Found entity 1: altsyncram_f0g1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_f0g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_f0g1" for hierarchy "menu_display:draw_menu|CP1WR:image_romP1|altsyncram:altsyncram_component|altsyncram_f0g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CP2WR" for hierarchy "menu_display:draw_menu|CP2WR:image_romP2" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 193
Info (12128): Elaborating entity "altsyncram" for hierarchy "menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CP2WR.v Line: 82
Info (12130): Elaborated megafunction instantiation "menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component" File: D:/Abdullah/METU University/EE314/top/CP2WR.v Line: 82
Info (12133): Instantiated megafunction "menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component" with the following parameter: File: D:/Abdullah/METU University/EE314/top/CP2WR.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MENU/CM2WR.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0g1.tdf
    Info (12023): Found entity 1: altsyncram_g0g1 File: D:/Abdullah/METU University/EE314/top/db/altsyncram_g0g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_g0g1" for hierarchy "menu_display:draw_menu|CP2WR:image_romP2|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_driver" for hierarchy "menu_display:draw_menu|vga_driver:vga" File: D:/Abdullah/METU University/EE314/top/menu_display.v Line: 228
Info (12128): Elaborating entity "Picasso" for hierarchy "Picasso:Game_Artist" File: D:/Abdullah/METU University/EE314/top/top.v Line: 177
Info (12128): Elaborating entity "Vga_Driver" for hierarchy "Picasso:Game_Artist|Vga_Driver:driver" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v Line: 38
Warning (10034): Output port "r" at vga_driver.v(5) has no driver File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/vga_driver.v Line: 5
Warning (10034): Output port "g" at vga_driver.v(6) has no driver File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/vga_driver.v Line: 6
Warning (10034): Output port "b" at vga_driver.v(7) has no driver File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/vga_driver.v Line: 7
Info (12128): Elaborating entity "Player_Renderer" for hierarchy "Picasso:Game_Artist|Player_Renderer:game_renderer" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v Line: 46
Info (12128): Elaborating entity "Timer_Renderer" for hierarchy "Picasso:Game_Artist|Timer_Renderer:timer_renderer" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v Line: 53
Warning (10230): Verilog HDL assignment warning at Timer_Renderer.v(22): truncated value with size 8 to match size of target (4) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 22
Warning (10230): Verilog HDL assignment warning at Timer_Renderer.v(23): truncated value with size 8 to match size of target (4) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 23
Warning (10230): Verilog HDL assignment warning at Timer_Renderer.v(174): truncated value with size 10 to match size of target (5) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 174
Warning (10230): Verilog HDL assignment warning at Timer_Renderer.v(175): truncated value with size 32 to match size of target (5) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 175
Warning (10230): Verilog HDL assignment warning at Timer_Renderer.v(176): truncated value with size 32 to match size of target (5) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 176
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "digit_rom" into its bus
Info (12128): Elaborating entity "Status_renderer" for hierarchy "Picasso:Game_Artist|Status_renderer:status_renderer" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Picasso.v Line: 62
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "shape_rom" into its bus
Info (12128): Elaborating entity "p2ai" for hierarchy "p2ai:p2ai_inst" File: D:/Abdullah/METU University/EE314/top/top.v Line: 222
Info (12128): Elaborating entity "LFSR" for hierarchy "p2ai:p2ai_inst|LFSR:p2_action" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/p2ai.v Line: 27
Info (12128): Elaborating entity "GameplayControllerP1" for hierarchy "GameplayControllerP1:player1" File: D:/Abdullah/METU University/EE314/top/top.v Line: 249
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(47): object "stun" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(27): object "predicted_attack_flag" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(28): object "predicted_is_directional_attack" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(30): object "player2_attack_flag" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(30): object "player2_is_directional_attack" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 30
Warning (10230): Verilog HDL assignment warning at GameplayControllerP1.v(95): truncated value with size 32 to match size of target (5) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 95
Info (12128): Elaborating entity "HitDetection_updated" for hierarchy "GameplayControllerP1:player1|HitDetection_updated:hit_detec" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP1.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at HitDetection_updated.v(54): object "withinp1range" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at HitDetection_updated.v(54): object "withinp2range" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at HitDetection_updated.v(86): inferring latch(es) for variable "p1_stunmode", which holds its previous value in one or more paths through the always construct File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Warning (10240): Verilog HDL Always Construct warning at HitDetection_updated.v(86): inferring latch(es) for variable "p2_stunmode", which holds its previous value in one or more paths through the always construct File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Info (10041): Inferred latch for "p2_stunmode[0]" at HitDetection_updated.v(86) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Info (10041): Inferred latch for "p2_stunmode[1]" at HitDetection_updated.v(86) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Info (10041): Inferred latch for "p1_stunmode[0]" at HitDetection_updated.v(86) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Info (10041): Inferred latch for "p1_stunmode[1]" at HitDetection_updated.v(86) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
Info (12128): Elaborating entity "GameplayControllerP2" for hierarchy "GameplayControllerP2:player2" File: D:/Abdullah/METU University/EE314/top/top.v Line: 267
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(21): object "predicted_attack_flag" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(22): object "predicted_is_directional_attack" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(24): object "player1_attack_flag" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(24): object "player1_is_directional_attack" assigned a value but never read File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/GameplayControllerP2.v Line: 24
Info (12128): Elaborating entity "Statuses" for hierarchy "Statuses:status_bars" File: D:/Abdullah/METU University/EE314/top/top.v Line: 282
Info (12128): Elaborating entity "Shift_Register" for hierarchy "Statuses:status_bars|Shift_Register:health_shift_p1" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/Statuses.v Line: 76
Info (12128): Elaborating entity "timeTo7seg" for hierarchy "timeTo7seg:timerDisplay" File: D:/Abdullah/METU University/EE314/top/top.v Line: 292
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(11): truncated value with size 12 to match size of target (4) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 11
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(12): truncated value with size 12 to match size of target (4) File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 12
Info (12128): Elaborating entity "hexto7seg" for hierarchy "timeTo7seg:timerDisplay|hexto7seg:timeconv1" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 14
Info (12128): Elaborating entity "NegativeEdgeDetector" for hierarchy "NegativeEdgeDetector:negedgedet" File: D:/Abdullah/METU University/EE314/top/top.v Line: 296
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer game_clk File: D:/Abdullah/METU University/EE314/top/top.v Line: 106
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeTo7seg:timerDisplay|Div0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Picasso:Game_Artist|Timer_Renderer:timer_renderer|Div0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Picasso:Game_Artist|Timer_Renderer:timer_renderer|Mod0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 23
Info (12130): Elaborated megafunction instantiation "timeTo7seg:timerDisplay|lpm_divide:Div0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 11
Info (12133): Instantiated megafunction "timeTo7seg:timerDisplay|lpm_divide:Div0" with the following parameter: File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/HelperFunctions/timeTo7seg.v Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: D:/Abdullah/METU University/EE314/top/db/lpm_divide_gbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/Abdullah/METU University/EE314/top/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: D:/Abdullah/METU University/EE314/top/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 22
Info (12133): Instantiated megafunction "Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Div0" with the following parameter: File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: D:/Abdullah/METU University/EE314/top/db/lpm_divide_5am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/Abdullah/METU University/EE314/top/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: D:/Abdullah/METU University/EE314/top/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0" File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 23
Info (12133): Instantiated megafunction "Picasso:Game_Artist|Timer_Renderer:timer_renderer|lpm_divide:Mod0" with the following parameter: File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/VGA/Timer_Renderer.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: D:/Abdullah/METU University/EE314/top/db/lpm_divide_82m.tdf Line: 25
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "keypadGPIO[21]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[23]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[25]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[0]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[1]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[2]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[3]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[4]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[5]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[6]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[7]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[8]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[9]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[10]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[12]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[13]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[14]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[15]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[16]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[17]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[18]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[19]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[20]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[22]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[24]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[26]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[27]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[28]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[29]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[30]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[31]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[32]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[33]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[34]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
    Warning (13040): bidirectional pin "keypadGPIO[35]" has no driver File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "keypadGPIO[11]" is fed by GND File: D:/Abdullah/METU University/EE314/top/top.v Line: 43
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ledr[6]" merged with LATCH primitive "ledr[3]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Info (13026): Duplicate LATCH primitive "ledr[5]" merged with LATCH primitive "ledr[3]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Info (13026): Duplicate LATCH primitive "ledr[4]" merged with LATCH primitive "ledr[3]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
Warning (13012): Latch ledr[0] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[1] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[2] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[3] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[7] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[8] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch ledr[9] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/top.v Line: 299
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CS[2] File: D:/Abdullah/METU University/EE314/top/top.v Line: 506
Warning (13012): Latch GameplayControllerP1:player1|HitDetection_updated:hit_detec|p2_stunmode[1] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_atkA
Warning (13012): Latch GameplayControllerP1:player1|HitDetection_updated:hit_detec|p2_stunmode[0] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_atkA
Warning (13012): Latch GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_stunmode[0] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_atkA
Warning (13012): Latch GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_stunmode[1] has unsafe behavior File: D:/Abdullah/METU University/EE314/top/EE314-Project-main/GameLogic/HitDetection_updated.v Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GameplayControllerP1:player1|HitDetection_updated:hit_detec|p1_atkA
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: D:/Abdullah/METU University/EE314/top/top.v Line: 15
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: D:/Abdullah/METU University/EE314/top/top.v Line: 32
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/Abdullah/METU University/EE314/top/top.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Abdullah/METU University/EE314/top/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Abdullah/METU University/EE314/top/top.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Abdullah/METU University/EE314/top/top.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Abdullah/METU University/EE314/top/top.v Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Abdullah/METU University/EE314/top/top.v Line: 29
Info (21057): Implemented 2225 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 2049 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Wed Jun 25 03:20:32 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Abdullah/METU University/EE314/top/top.map.smsg.


