/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "brcm,bcm6368";

	cpus {
		cpu@0 {
			compatible = "brcm,bmips4350", "mips,mips4Kc";
		};
		cpu@1 {
			compatible = "brcm,bmips4350", "mips,mips4Kc";
		};
	};

	memory { device_type = "memory"; reg = <0 0>; };

	ubus@b0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0xb0000000 0x20000>;
		compatible = "simple-bus";

		interrupt-parent = <&ipic>;

		perf@0 {
			epic: epic {
				compatible = "brcm,bcm63xx-epic";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			ipic: ipic {
				compatible = "brcm,bcm63xx-ipic";
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			clocks {
				#address-cells = <1>;
				#size-cells = <0>;

				periph: periph {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-frequency = <50000000>;
					clock-output-names = "periph";
				};

				vdsl_qproc: vdsl_qproc {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "vdsl-qproc";
					brcm,gate-bit = <2>;
				};

				vdsl_afe: vdsl_afe {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "vdsl-afe";
					brcm,gate-bit = <3>;
				};

				vdsl_bonding: vdsl_bonding {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "vdsl-bonding";
					brcm,gate-bit = <4>;
				};

				vdsl: vdsl {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "vdsl";
					brcm,gate-bit = <5>;
				};

				phymips: phymips {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "phymips";
					brcm,gate-bit = <6>;
				};

				enetsw_usb: enetsw_usb {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "enetsw-usb";
					brcm,gate-bit = <7>;
				};

				enetsw_sar: enetsw_sar {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "enetsw-sar";
					brcm,gate-bit = <8>;
				};

				spi: spi {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "spi";
					brcm,gate-bit = <9>;
				};

				usbd: usbd {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "usbd";
					brcm,gate-bit = <10>;
				};

				sar: sar {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "sar";
					brcm,gate-bit = <11>;
				};

				enetsw: enetsw {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "enetsw";
					brcm,gate-bit = <12>;
				};

				utopia: utopia {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "utopia";
					brcm,gate-bit = <13>;
				};

				pcm: pcm {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "pcm";
					brcm,gate-bit = <14>;
				};

				usbh: usbh {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "usbh";
					brcm,gate-bit = <15>;
				};

				nand: nand {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "nand";
					brcm,gate-bit = <17>;
				};

				ipsec: ipsec {
					#clock-cells = <0>;
					compatible = "brcm,bcm63xx-clock";
					clock-output-names = "ipsec";
					brcm,gate-bit = <18>;
				};
			};
		};

		gpio0: gpio@80 {
			compatible = "brcm,bcm63xx-gpio";
			regs = <0x80 0x80>;
			gpio-controller;
			#gpio-cells = <1>;
			brcm,num-gpios = <38>;
		};

		uart0: serial@100 {
			compatible = "brcm,bcm63xx-uart";
			reg = <0x100 0x18>;
			interrupts = <2>;
			status = "disabled";
		};

		uart1: serial@120 {
			compatible = "brcm,bcm63xx-uart";
			reg = <0x120 0x18>;
			interrupts = <3>;
			status = "disabled";
		};
	};
};
