IP changes will have to be ported between vivado versions manually. This file serves as a record of changes that have yet to be synced.

2018.2 => 2016.2
================

- clk_wiz_0: add 120MHz output clock to clk_out3
- clk_wiz_0: add 65MHz output clock to clk_out4
- small_sync_fifo: fifo, independent clocks distributed ram, width=8, depth=16

2016.2 => 2018.2
================


