// Seed: 3049798281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
program module_1 #(
    parameter id_12 = 32'd63,
    parameter id_17 = 32'd97,
    parameter id_20 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire _id_20;
  output wire id_19;
  input wire id_18;
  inout wire _id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire _id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_23,
      id_21,
      id_15,
      id_8,
      id_26,
      id_19,
      id_21,
      id_24
  );
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 'h0 : id_12  ==  1] id_28;
  wire id_29, id_30, id_31;
  always $unsigned(61);
  ;
  wire [id_20  !=  -1  ==?  -1 : id_17] id_32, id_33, id_34;
  logic id_35;
  ;
endprogram
