module tffcase_tb_v;

//Inputs

reg clk; reg clr; reg t;

//Outputs wire q;

//Instantiate the Unit Under Test (UUT) tffcase uut 
(.q(q),.clk(clk),.clr(clr),.t(t)); 
initial begin

//Initialize Inputs 
clk = 0; clr = 1; t = 0;

//Wait 100 ns for global reset to finish #100;
 clr=0;

#100; clr=0; t=1;

//Add stimulus here

end
always

#50 clk=~clk;

endmodule

