{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670586603483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586603483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:50:03 2022 " "Processing started: Fri Dec  9 14:50:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586603483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586603483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586603483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670586603598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670586603598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenSaverPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file screenSaverPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenSaverPattern " "Found entity 1: screenSaverPattern" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Monitor_Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Monitor_Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monitor_Tester " "Found entity 1: Monitor_Tester" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608139 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "tvPattern.v(8) " "Verilog HDL Event Control warning at tvPattern.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tvPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file tvPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 tvPattern " "Found entity 1: tvPattern" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillColorPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file fillColorPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 fillColorPattern " "Found entity 1: fillColorPattern" {  } { { "fillColorPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/fillColorPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608140 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "gridPattern.v(9) " "Verilog HDL Event Control warning at gridPattern.v(9): event expression contains \"\|\" or \"\|\|\"" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 9 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gridPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file gridPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 gridPattern " "Found entity 1: gridPattern" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock25Mhz Monitor_Tester.v(149) " "Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for \"clock25Mhz\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_next Monitor_Tester.v(149) " "Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for \"btn_next\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monitor_Tester " "Elaborating entity \"Monitor_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670586608168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Monitor_Tester.v(54) " "Verilog HDL assignment warning at Monitor_Tester.v(54): truncated value with size 32 to match size of target (31)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608169 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(105) " "Verilog HDL assignment warning at Monitor_Tester.v(105): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608169 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(110) " "Verilog HDL assignment warning at Monitor_Tester.v(110): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608169 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(111) " "Verilog HDL assignment warning at Monitor_Tester.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608169 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "canDisplayImage Monitor_Tester.v(153) " "Verilog HDL Always Construct warning at Monitor_Tester.v(153): variable \"canDisplayImage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red1 Monitor_Tester.v(157) " "Verilog HDL Always Construct warning at Monitor_Tester.v(157): variable \"red1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(157) " "Verilog HDL assignment warning at Monitor_Tester.v(157): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green1 Monitor_Tester.v(158) " "Verilog HDL Always Construct warning at Monitor_Tester.v(158): variable \"green1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(158) " "Verilog HDL assignment warning at Monitor_Tester.v(158): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue1 Monitor_Tester.v(159) " "Verilog HDL Always Construct warning at Monitor_Tester.v(159): variable \"blue1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(159) " "Verilog HDL assignment warning at Monitor_Tester.v(159): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red2 Monitor_Tester.v(163) " "Verilog HDL Always Construct warning at Monitor_Tester.v(163): variable \"red2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608170 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(163) " "Verilog HDL assignment warning at Monitor_Tester.v(163): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green2 Monitor_Tester.v(164) " "Verilog HDL Always Construct warning at Monitor_Tester.v(164): variable \"green2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(164) " "Verilog HDL assignment warning at Monitor_Tester.v(164): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue2 Monitor_Tester.v(165) " "Verilog HDL Always Construct warning at Monitor_Tester.v(165): variable \"blue2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(165) " "Verilog HDL assignment warning at Monitor_Tester.v(165): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red3 Monitor_Tester.v(169) " "Verilog HDL Always Construct warning at Monitor_Tester.v(169): variable \"red3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(169) " "Verilog HDL assignment warning at Monitor_Tester.v(169): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green3 Monitor_Tester.v(170) " "Verilog HDL Always Construct warning at Monitor_Tester.v(170): variable \"green3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(170) " "Verilog HDL assignment warning at Monitor_Tester.v(170): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue3 Monitor_Tester.v(171) " "Verilog HDL Always Construct warning at Monitor_Tester.v(171): variable \"blue3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(171) " "Verilog HDL assignment warning at Monitor_Tester.v(171): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red4 Monitor_Tester.v(176) " "Verilog HDL Always Construct warning at Monitor_Tester.v(176): variable \"red4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(176) " "Verilog HDL assignment warning at Monitor_Tester.v(176): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green4 Monitor_Tester.v(177) " "Verilog HDL Always Construct warning at Monitor_Tester.v(177): variable \"green4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(177) " "Verilog HDL assignment warning at Monitor_Tester.v(177): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue4 Monitor_Tester.v(178) " "Verilog HDL Always Construct warning at Monitor_Tester.v(178): variable \"blue4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(178) " "Verilog HDL assignment warning at Monitor_Tester.v(178): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red5 Monitor_Tester.v(182) " "Verilog HDL Always Construct warning at Monitor_Tester.v(182): variable \"red5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(182) " "Verilog HDL assignment warning at Monitor_Tester.v(182): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green5 Monitor_Tester.v(183) " "Verilog HDL Always Construct warning at Monitor_Tester.v(183): variable \"green5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(183) " "Verilog HDL assignment warning at Monitor_Tester.v(183): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue5 Monitor_Tester.v(184) " "Verilog HDL Always Construct warning at Monitor_Tester.v(184): variable \"blue5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(184) " "Verilog HDL assignment warning at Monitor_Tester.v(184): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red6 Monitor_Tester.v(188) " "Verilog HDL Always Construct warning at Monitor_Tester.v(188): variable \"red6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(188) " "Verilog HDL assignment warning at Monitor_Tester.v(188): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green6 Monitor_Tester.v(189) " "Verilog HDL Always Construct warning at Monitor_Tester.v(189): variable \"green6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(189) " "Verilog HDL assignment warning at Monitor_Tester.v(189): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608171 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue6 Monitor_Tester.v(190) " "Verilog HDL Always Construct warning at Monitor_Tester.v(190): variable \"blue6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(190) " "Verilog HDL assignment warning at Monitor_Tester.v(190): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red7 Monitor_Tester.v(194) " "Verilog HDL Always Construct warning at Monitor_Tester.v(194): variable \"red7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(194) " "Verilog HDL assignment warning at Monitor_Tester.v(194): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green7 Monitor_Tester.v(195) " "Verilog HDL Always Construct warning at Monitor_Tester.v(195): variable \"green7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(195) " "Verilog HDL assignment warning at Monitor_Tester.v(195): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue7 Monitor_Tester.v(196) " "Verilog HDL Always Construct warning at Monitor_Tester.v(196): variable \"blue7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(196) " "Verilog HDL assignment warning at Monitor_Tester.v(196): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentMode Monitor_Tester.v(201) " "Verilog HDL Always Construct warning at Monitor_Tester.v(201): variable \"currentMode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red1 Monitor_Tester.v(204) " "Verilog HDL Always Construct warning at Monitor_Tester.v(204): variable \"red1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(204) " "Verilog HDL assignment warning at Monitor_Tester.v(204): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green1 Monitor_Tester.v(205) " "Verilog HDL Always Construct warning at Monitor_Tester.v(205): variable \"green1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(205) " "Verilog HDL assignment warning at Monitor_Tester.v(205): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue1 Monitor_Tester.v(206) " "Verilog HDL Always Construct warning at Monitor_Tester.v(206): variable \"blue1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(206) " "Verilog HDL assignment warning at Monitor_Tester.v(206): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red2 Monitor_Tester.v(210) " "Verilog HDL Always Construct warning at Monitor_Tester.v(210): variable \"red2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(210) " "Verilog HDL assignment warning at Monitor_Tester.v(210): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green2 Monitor_Tester.v(211) " "Verilog HDL Always Construct warning at Monitor_Tester.v(211): variable \"green2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(211) " "Verilog HDL assignment warning at Monitor_Tester.v(211): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue2 Monitor_Tester.v(212) " "Verilog HDL Always Construct warning at Monitor_Tester.v(212): variable \"blue2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(212) " "Verilog HDL assignment warning at Monitor_Tester.v(212): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red3 Monitor_Tester.v(216) " "Verilog HDL Always Construct warning at Monitor_Tester.v(216): variable \"red3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(216) " "Verilog HDL assignment warning at Monitor_Tester.v(216): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green3 Monitor_Tester.v(217) " "Verilog HDL Always Construct warning at Monitor_Tester.v(217): variable \"green3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(217) " "Verilog HDL assignment warning at Monitor_Tester.v(217): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608172 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue3 Monitor_Tester.v(218) " "Verilog HDL Always Construct warning at Monitor_Tester.v(218): variable \"blue3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(218) " "Verilog HDL assignment warning at Monitor_Tester.v(218): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red4 Monitor_Tester.v(223) " "Verilog HDL Always Construct warning at Monitor_Tester.v(223): variable \"red4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(223) " "Verilog HDL assignment warning at Monitor_Tester.v(223): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green4 Monitor_Tester.v(224) " "Verilog HDL Always Construct warning at Monitor_Tester.v(224): variable \"green4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(224) " "Verilog HDL assignment warning at Monitor_Tester.v(224): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue4 Monitor_Tester.v(225) " "Verilog HDL Always Construct warning at Monitor_Tester.v(225): variable \"blue4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(225) " "Verilog HDL assignment warning at Monitor_Tester.v(225): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red5 Monitor_Tester.v(229) " "Verilog HDL Always Construct warning at Monitor_Tester.v(229): variable \"red5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(229) " "Verilog HDL assignment warning at Monitor_Tester.v(229): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green5 Monitor_Tester.v(230) " "Verilog HDL Always Construct warning at Monitor_Tester.v(230): variable \"green5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(230) " "Verilog HDL assignment warning at Monitor_Tester.v(230): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue5 Monitor_Tester.v(231) " "Verilog HDL Always Construct warning at Monitor_Tester.v(231): variable \"blue5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(231) " "Verilog HDL assignment warning at Monitor_Tester.v(231): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red6 Monitor_Tester.v(235) " "Verilog HDL Always Construct warning at Monitor_Tester.v(235): variable \"red6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(235) " "Verilog HDL assignment warning at Monitor_Tester.v(235): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green6 Monitor_Tester.v(236) " "Verilog HDL Always Construct warning at Monitor_Tester.v(236): variable \"green6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(236) " "Verilog HDL assignment warning at Monitor_Tester.v(236): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue6 Monitor_Tester.v(237) " "Verilog HDL Always Construct warning at Monitor_Tester.v(237): variable \"blue6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(237) " "Verilog HDL assignment warning at Monitor_Tester.v(237): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red7 Monitor_Tester.v(241) " "Verilog HDL Always Construct warning at Monitor_Tester.v(241): variable \"red7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(241) " "Verilog HDL assignment warning at Monitor_Tester.v(241): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green7 Monitor_Tester.v(242) " "Verilog HDL Always Construct warning at Monitor_Tester.v(242): variable \"green7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(242) " "Verilog HDL assignment warning at Monitor_Tester.v(242): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue7 Monitor_Tester.v(243) " "Verilog HDL Always Construct warning at Monitor_Tester.v(243): variable \"blue7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(243) " "Verilog HDL assignment warning at Monitor_Tester.v(243): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Monitor_Tester.v(201) " "Verilog HDL Case Statement warning at Monitor_Tester.v(201): incomplete case statement has no default case item" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 201 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670586608173 "|Monitor_Tester"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Monitor_Tester.v(154) " "Verilog HDL Case Statement information at Monitor_Tester.v(154): all case item expressions in this case statement are onehot" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670586608174 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586608174 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586608174 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586608174 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testLED Monitor_Tester.v(23) " "Output port \"testLED\" at Monitor_Tester.v(23) has no driver" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670586608174 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] Monitor_Tester.v(151) " "Inferred latch for \"green\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] Monitor_Tester.v(151) " "Inferred latch for \"green\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] Monitor_Tester.v(151) " "Inferred latch for \"green\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] Monitor_Tester.v(151) " "Inferred latch for \"green\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] Monitor_Tester.v(151) " "Inferred latch for \"red\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] Monitor_Tester.v(151) " "Inferred latch for \"red\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] Monitor_Tester.v(151) " "Inferred latch for \"red\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] Monitor_Tester.v(151) " "Inferred latch for \"red\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608175 "|Monitor_Tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider\"" {  } { { "Monitor_Tester.v" "clock_divider" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_divider:clock_divider\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_divider:clock_divider\|altpll:altpll_component\"" {  } { { "clock_divider.v" "altpll_component" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:clock_divider\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_divider:clock_divider\|altpll:altpll_component\"" {  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:clock_divider\|altpll:altpll_component " "Instantiated megafunction \"clock_divider:clock_divider\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2004 " "Parameter \"clk0_divide_by\" = \"2004\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608206 ""}  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670586608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_altpll " "Found entity 1: clock_divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586608229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586608229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_altpll clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated " "Elaborating entity \"clock_divider_altpll\" for hierarchy \"clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "Monitor_Tester.v" "debounce1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:debounce1\|clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"debounce:debounce1\|clock_div:u1\"" {  } { { "debounce.v" "u1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(19) " "Verilog HDL assignment warning at debounce.v(19): truncated value with size 32 to match size of target (27)" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608231 "|Monitor_Tester|debounce:debounce1|clock_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:debounce1\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce:debounce1\|my_dff:d0\"" {  } { { "debounce.v" "d0" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA\"" {  } { { "Monitor_Tester.v" "VGA" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(14) " "Verilog HDL assignment warning at VGA.v(14): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(24) " "Verilog HDL assignment warning at VGA.v(24): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(32) " "Verilog HDL assignment warning at VGA.v(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(34) " "Verilog HDL assignment warning at VGA.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(38) " "Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(39) " "Verilog HDL assignment warning at VGA.v(39): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 "|Monitor_Tester|VGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tvPattern tvPattern:tvPattern " "Elaborating entity \"tvPattern\" for hierarchy \"tvPattern:tvPattern\"" {  } { { "Monitor_Tester.v" "tvPattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillColorPattern fillColorPattern:fillColorPattern1 " "Elaborating entity \"fillColorPattern\" for hierarchy \"fillColorPattern:fillColorPattern1\"" {  } { { "Monitor_Tester.v" "fillColorPattern1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridPattern gridPattern:gridPattern " "Elaborating entity \"gridPattern\" for hierarchy \"gridPattern:gridPattern\"" {  } { { "Monitor_Tester.v" "gridPattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(12) " "Verilog HDL assignment warning at gridPattern.v(12): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608234 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(13) " "Verilog HDL assignment warning at gridPattern.v(13): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608234 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(14) " "Verilog HDL assignment warning at gridPattern.v(14): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608234 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenSaverPattern screenSaverPattern:screenSavePattern " "Elaborating entity \"screenSaverPattern\" for hierarchy \"screenSaverPattern:screenSavePattern\"" {  } { { "Monitor_Tester.v" "screenSavePattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 screenSaverPattern.v(19) " "Verilog HDL assignment warning at screenSaverPattern.v(19): truncated value with size 32 to match size of target (16)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 screenSaverPattern.v(26) " "Verilog HDL assignment warning at screenSaverPattern.v(26): truncated value with size 32 to match size of target (10)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(36) " "Verilog HDL assignment warning at screenSaverPattern.v(36): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(37) " "Verilog HDL assignment warning at screenSaverPattern.v(37): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(38) " "Verilog HDL assignment warning at screenSaverPattern.v(38): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586608235 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670586608550 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586608555 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670586608555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[0\]\$latch " "Latch red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switches\[0\] " "Ports D and ENA on the latch are fed by the same signal switches\[0\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586608555 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586608555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentMode\[0\] " "Ports D and ENA on the latch are fed by the same signal currentMode\[0\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586608555 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586608555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentMode\[0\] " "Ports D and ENA on the latch are fed by the same signal currentMode\[0\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586608555 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586608555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "testLED GND " "Pin \"testLED\" is stuck at GND" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670586608612 "|Monitor_Tester|testLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670586608612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670586608659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670586609065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586609065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670586609090 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670586609090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670586609090 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670586609090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670586609090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586609097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:50:09 2022 " "Processing ended: Fri Dec  9 14:50:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586609097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586609097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586609097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586609097 ""}
