Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Dec 30 10:22:02 2025
| Host             : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.012        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.852        |
| Device Static (W)        | 0.160        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.8         |
| Junction Temperature (C) | 48.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.109 |       12 |       --- |             --- |
| Slice Logic              |     0.064 |    81194 |       --- |             --- |
|   LUT as Logic           |     0.054 |    30343 |     53200 |           57.04 |
|   CARRY4                 |     0.005 |     2293 |     13300 |           17.24 |
|   Register               |     0.004 |    36955 |    106400 |           34.73 |
|   LUT as Distributed RAM |     0.001 |      752 |     17400 |            4.32 |
|   F7/F8 Muxes            |    <0.001 |      206 |     53200 |            0.39 |
|   LUT as Shift Register  |    <0.001 |      815 |     17400 |            4.68 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     2563 |       --- |             --- |
| Signals                  |     0.076 |    59856 |       --- |             --- |
| Block RAM                |     0.063 |       57 |       140 |           40.71 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.016 |       21 |       220 |            9.55 |
| I/O                      |     0.154 |       48 |       125 |           38.40 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.262 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     2.012 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.347 |       0.327 |      0.020 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.047 |       0.046 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.005 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.687 |       0.653 |      0.034 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                               | Constraint (ns) |
+------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                       |            10.0 |
| clk_fpga_0                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK1                       |            42.0 |
| clkfbout_design_1_clk_wiz_0_0                              | design_1_i/video_output/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            50.0 |
| design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/DRCK                              |            33.3 |
| design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                      |            33.3 |
| pclk_design_1_clk_wiz_0_0                                  | design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0     |            13.5 |
| sclk_design_1_clk_wiz_0_0                                  | design_1_i/video_output/clk_wiz_0/inst/sclk                          |             2.7 |
| sclk_design_1_clk_wiz_0_0                                  | design_1_i/video_output/clk_wiz_0/inst/sclk_design_1_clk_wiz_0_0     |             2.7 |
+------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| design_1_wrapper                |     1.852 |
|   design_1_i                    |     1.833 |
|     axi_interconnect_0          |     0.022 |
|       m01_couplers              |     0.004 |
|       m02_couplers              |     0.004 |
|       m03_couplers              |     0.004 |
|       m04_couplers              |     0.003 |
|       xbar                      |     0.007 |
|     car_iop_arduino             |     0.074 |
|       AXI_Encoder_0             |     0.001 |
|       AXI_Encoder_1             |     0.001 |
|       AXI_PWM_Servo             |     0.002 |
|       AXI_ultrasonic_ranger_0   |     0.002 |
|       axi_iic_0                 |     0.002 |
|       axi_interconnect_0        |     0.001 |
|       mb                        |     0.022 |
|       mb_bram_ctrl              |     0.002 |
|       microblaze_0_local_memory |     0.021 |
|       motor_driver_0            |     0.003 |
|       motor_driver_1            |     0.003 |
|       timer_subsystem           |     0.006 |
|       xadc_wiz_0                |     0.007 |
|     image_processing            |     0.101 |
|       Canny_accel_0             |     0.036 |
|       SobelX_accel_0            |     0.010 |
|       SobelY_accel_0            |     0.009 |
|       axi_dma_proc              |     0.007 |
|       axis_interconnect_back    |     0.001 |
|       axis_interconnect_front   |     0.002 |
|       color_detect              |     0.030 |
|       pixel_pack                |     0.004 |
|       pixel_unpack              |     0.002 |
|     ov5640_driver_wrapper       |     0.083 |
|       a0_demosaic               |     0.055 |
|       axi_sccb                  |     0.002 |
|       axi_vdma_cam              |     0.009 |
|       axis_interconnect_back    |     0.001 |
|       axis_interconnect_front   |     0.003 |
|       pixel_pack                |     0.004 |
|       rgb2gray_0                |     0.005 |
|       v_vid_in_axi4s_0          |     0.003 |
|     processing_system7_0        |     1.265 |
|       inst                      |     1.265 |
|     smartconnect_0              |     0.028 |
|       inst                      |     0.028 |
|     video_output                |     0.258 |
|       axi_vdma                  |     0.006 |
|       clk_wiz_0                 |     0.105 |
|       pixel_unpack              |     0.003 |
|       rgb2dvi                   |     0.140 |
|       v_axi4s_vid_out_0         |     0.003 |
+---------------------------------+-----------+


