
<html><head><title>VHDL-SPICE Conversion Element Optimization</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668929" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="VHDL-SPICE Conversion Element Optimization" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="SPICE,VHDL-AMS, SPICE, VHDL-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668929" />
<meta name="NextFile" content="CE_Information_in_VHDL-SPICE.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="String_Type_Literals_and_Generics_in_VHDL-AMS.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- VHDL-SPICE Conversion Element Optimization" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="String_Type_Literals_and_Generics_in_VHDL-AMS.html" title="String_Type_Literals_and_Generics_in_VHDL-AMS">String_Type_Literals_and_Gener ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="CE_Information_in_VHDL-SPICE.html" title="CE_Information_in_VHDL-SPICE">CE_Information_in_VHDL-SPICE</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>VHDL-SPICE Conversion Element Optimization</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="VHDLSPICEConversionElementOptimization-vhdl_spice_ce_optimization"></span>The VHDL-D and SPICE blocks in a design are connected together using a Conversion Element (CE). CE optimization is a process to ensure that minimum number of CEs are required for a given hierarchical or local net that connects one or more SPICE blocks in a design. All unnecessary CEs in the design are eliminated to optimize the design performance.</p>

<p>The VHDL-SPICE CE optimization is performed in the scenarios discussed below as follows:</p>
<ul><li><span style=""><strong>A single SPICE block is connected to a VHDL-D signal that is not read by or written to by any other VHDL-D signal<br /></strong></span>In such a scenario, remove the CE from the SPICE block. The connected VHDL-D signal is treated as analog for computation purpose.</li><li><span style=""><strong>Two or more SPICE blocks are connected to each other through a VHDL-D net (either hierarchical or local) that is not read by or written to by any other VHDL-D signal</strong><br /></span>In such a scenario, remove the CEs from all the SPICE blocks. The VHDL-D interconnect is treated as analog for computation purpose.</li><li><span style=""><strong>Two or more SPICE blocks are connected to each other through a VHDL-D net (either hierarchical or local) that is read by or written to by other VHDL-D signals</strong><br /></span>In such a scenario, consider the following cases for each net connection:<ul><li>If the direction of all SPICE ports connected to the VHDL-D net is the same, keep any one of the CEs and ignore all others. This ensures that there is only one CE between all the SPICE blocks and the VHDL-D signals.</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>If the directions of the SPICE ports connected to the VHDL-D net are different, then traverse through all the VHDL-D signals connected to the VHDL-D net and perform one of the following actions:</li></ul></li></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>If all VHDL-D signals have the direction<code><span>&#160;</span>IN</code>, keep only one<code><span>&#160;</span>A2D<span>&#160;</span></code>CE and ignore all others.</li></ul></li></ul></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>If all VHDL-D signals have the direction<code><span>&#160;</span>OUT</code>, keep only one<code><span>&#160;</span>D2A<span>&#160;</span></code>CE and ignore all others.</li></ul></li></ul></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>If VHDL-D signals are all<code><span>&#160;</span>INOUTs<span>&#160;</span></code>or have different directions, an error message is displayed.</li></ul></li></ul></ul><h5 id="VHDLSPICEConversionElementOptimization-RelatedTopic">Related Topic</h5><ul><li><a href="CE_Information_in_VHDL-SPICE.html">CE Information in VHDL-SPICE</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="String_Type_Literals_and_Generics_in_VHDL-AMS.html" id="prev" title="String_Type_Literals_and_Generics_in_VHDL-AMS">String_Type_Literals_and_Gener ...</a></em></b><b><em><a href="CE_Information_in_VHDL-SPICE.html" id="nex" title="CE_Information_in_VHDL-SPICE">CE_Information_in_VHDL-SPICE</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>