# RISC-V-CPU-Core
A single cycle MIPS RISC-V CPU Core using Verilog

## Abstract
RISC-V is an open source Instruction Set Architecture (ISA). In this project I have implemented a 32-bit, RISC-V ISA based processor in verilog and verified execution of 12 out of 47 instructions in RISC-V ISA. The sub-modules that are used and their interaction with each other are shown in the following picture.

![Screenshot (82)](https://user-images.githubusercontent.com/92263062/218332253-1fdd301b-46d5-49ff-b189-aa46b0f897f3.png)


## Final datapath in Xilinx Vivado

![Screenshot (78)](https://user-images.githubusercontent.com/92263062/218331778-5caa5d43-26af-435a-b390-db5147717585.png)

## Datapath without bundled nets

![Screenshot (79)](https://user-images.githubusercontent.com/92263062/218331831-a7b7f17e-4958-4c7a-8848-e0fb3ac1d40f.png)

## Output waveforms in Xilinx Vivado

![Screenshot (80)](https://user-images.githubusercontent.com/92263062/218332071-14bfbf8f-b7d3-4321-b199-736d8133a027.png)

![Screenshot (81)](https://user-images.githubusercontent.com/92263062/218332077-053d4ded-9998-4996-be95-e41075de027c.png)


## Synthesized design of the processor in Xilinx Vivado

![image](https://user-images.githubusercontent.com/92263062/187929419-9b8890bc-33dd-4afd-aaff-c085867ae751.png)

![image](https://user-images.githubusercontent.com/92263062/187929891-afec8364-39f8-4152-aa25-02c54ba0a0df.png)

![image](https://user-images.githubusercontent.com/92263062/187930258-147874d5-c6ea-4a83-95bf-738b783b155c.png)

![image](https://user-images.githubusercontent.com/92263062/187929667-4d2b37e0-7df4-4778-9be6-9ef71bd55cff.png)
