
SR15_BMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092e0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  080094c4  080094c4  000194c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099c4  080099c4  000201cc  2**0
                  CONTENTS
  4 .ARM          00000008  080099c4  080099c4  000199c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099cc  080099cc  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099cc  080099cc  000199cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099d0  080099d0  000199d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  080099d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001740  200001cc  08009ba0  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000190c  08009ba0  0002190c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201f5  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019cce  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048f2  00000000  00000000  00039f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001860  00000000  00000000  0003e7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a7  00000000  00000000  00040058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023947  00000000  00000000  000412ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001faa6  00000000  00000000  00064c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c094a  00000000  00000000  000846ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006a80  00000000  00000000  00145038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0014bab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200001cc 	.word	0x200001cc
 8000200:	00000000 	.word	0x00000000
 8000204:	080094ac 	.word	0x080094ac

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200001d0 	.word	0x200001d0
 8000220:	080094ac 	.word	0x080094ac

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b972 	b.w	8000530 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000268:	9e08      	ldr	r6, [sp, #32]
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14c      	bne.n	800030e <__udivmoddi4+0xaa>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d967      	bls.n	800034a <__udivmoddi4+0xe6>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b153      	cbz	r3, 8000296 <__udivmoddi4+0x32>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	fa01 fe03 	lsl.w	lr, r1, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	ea42 0e0e 	orr.w	lr, r2, lr
 8000294:	409c      	lsls	r4, r3
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fbbe f1f7 	udiv	r1, lr, r7
 800029e:	fa1f f58c 	uxth.w	r5, ip
 80002a2:	fb07 ee11 	mls	lr, r7, r1, lr
 80002a6:	fb01 f005 	mul.w	r0, r1, r5
 80002aa:	0c22      	lsrs	r2, r4, #16
 80002ac:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002b0:	4290      	cmp	r0, r2
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x66>
 80002b4:	eb1c 0202 	adds.w	r2, ip, r2
 80002b8:	f101 3eff 	add.w	lr, r1, #4294967295
 80002bc:	f080 8119 	bcs.w	80004f2 <__udivmoddi4+0x28e>
 80002c0:	4290      	cmp	r0, r2
 80002c2:	f240 8116 	bls.w	80004f2 <__udivmoddi4+0x28e>
 80002c6:	3902      	subs	r1, #2
 80002c8:	4462      	add	r2, ip
 80002ca:	1a12      	subs	r2, r2, r0
 80002cc:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d0:	fb07 2210 	mls	r2, r7, r0, r2
 80002d4:	fb00 f505 	mul.w	r5, r0, r5
 80002d8:	b2a4      	uxth	r4, r4
 80002da:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002de:	42a5      	cmp	r5, r4
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x94>
 80002e2:	eb1c 0404 	adds.w	r4, ip, r4
 80002e6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ea:	f080 8104 	bcs.w	80004f6 <__udivmoddi4+0x292>
 80002ee:	42a5      	cmp	r5, r4
 80002f0:	f240 8101 	bls.w	80004f6 <__udivmoddi4+0x292>
 80002f4:	4464      	add	r4, ip
 80002f6:	3802      	subs	r0, #2
 80002f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	1b64      	subs	r4, r4, r5
 8000300:	b11e      	cbz	r6, 800030a <__udivmoddi4+0xa6>
 8000302:	40dc      	lsrs	r4, r3
 8000304:	2300      	movs	r3, #0
 8000306:	e9c6 4300 	strd	r4, r3, [r6]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0xc0>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80ea 	beq.w	80004ec <__udivmoddi4+0x288>
 8000318:	2100      	movs	r1, #0
 800031a:	e9c6 0500 	strd	r0, r5, [r6]
 800031e:	4608      	mov	r0, r1
 8000320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000324:	fab3 f183 	clz	r1, r3
 8000328:	2900      	cmp	r1, #0
 800032a:	d148      	bne.n	80003be <__udivmoddi4+0x15a>
 800032c:	42ab      	cmp	r3, r5
 800032e:	d302      	bcc.n	8000336 <__udivmoddi4+0xd2>
 8000330:	4282      	cmp	r2, r0
 8000332:	f200 80f8 	bhi.w	8000526 <__udivmoddi4+0x2c2>
 8000336:	1a84      	subs	r4, r0, r2
 8000338:	eb65 0203 	sbc.w	r2, r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	4696      	mov	lr, r2
 8000340:	2e00      	cmp	r6, #0
 8000342:	d0e2      	beq.n	800030a <__udivmoddi4+0xa6>
 8000344:	e9c6 4e00 	strd	r4, lr, [r6]
 8000348:	e7df      	b.n	800030a <__udivmoddi4+0xa6>
 800034a:	b902      	cbnz	r2, 800034e <__udivmoddi4+0xea>
 800034c:	deff      	udf	#255	; 0xff
 800034e:	fab2 f382 	clz	r3, r2
 8000352:	2b00      	cmp	r3, #0
 8000354:	f040 808e 	bne.w	8000474 <__udivmoddi4+0x210>
 8000358:	1a88      	subs	r0, r1, r2
 800035a:	2101      	movs	r1, #1
 800035c:	0c17      	lsrs	r7, r2, #16
 800035e:	fa1f fe82 	uxth.w	lr, r2
 8000362:	fbb0 f5f7 	udiv	r5, r0, r7
 8000366:	fb07 0015 	mls	r0, r7, r5, r0
 800036a:	0c22      	lsrs	r2, r4, #16
 800036c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000370:	fb0e f005 	mul.w	r0, lr, r5
 8000374:	4290      	cmp	r0, r2
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x126>
 8000378:	eb1c 0202 	adds.w	r2, ip, r2
 800037c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x124>
 8000382:	4290      	cmp	r0, r2
 8000384:	f200 80cc 	bhi.w	8000520 <__udivmoddi4+0x2bc>
 8000388:	4645      	mov	r5, r8
 800038a:	1a12      	subs	r2, r2, r0
 800038c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000390:	fb07 2210 	mls	r2, r7, r0, r2
 8000394:	fb0e fe00 	mul.w	lr, lr, r0
 8000398:	b2a4      	uxth	r4, r4
 800039a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039e:	45a6      	cmp	lr, r4
 80003a0:	d908      	bls.n	80003b4 <__udivmoddi4+0x150>
 80003a2:	eb1c 0404 	adds.w	r4, ip, r4
 80003a6:	f100 32ff 	add.w	r2, r0, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14e>
 80003ac:	45a6      	cmp	lr, r4
 80003ae:	f200 80b4 	bhi.w	800051a <__udivmoddi4+0x2b6>
 80003b2:	4610      	mov	r0, r2
 80003b4:	eba4 040e 	sub.w	r4, r4, lr
 80003b8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003bc:	e7a0      	b.n	8000300 <__udivmoddi4+0x9c>
 80003be:	f1c1 0720 	rsb	r7, r1, #32
 80003c2:	408b      	lsls	r3, r1
 80003c4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003cc:	fa25 fa07 	lsr.w	sl, r5, r7
 80003d0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d4:	fbba f8f9 	udiv	r8, sl, r9
 80003d8:	408d      	lsls	r5, r1
 80003da:	fa20 f307 	lsr.w	r3, r0, r7
 80003de:	fb09 aa18 	mls	sl, r9, r8, sl
 80003e2:	fa1f fe8c 	uxth.w	lr, ip
 80003e6:	432b      	orrs	r3, r5
 80003e8:	fa00 f501 	lsl.w	r5, r0, r1
 80003ec:	fb08 f00e 	mul.w	r0, r8, lr
 80003f0:	0c1c      	lsrs	r4, r3, #16
 80003f2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003f6:	42a0      	cmp	r0, r4
 80003f8:	fa02 f201 	lsl.w	r2, r2, r1
 80003fc:	d90b      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000402:	f108 3aff 	add.w	sl, r8, #4294967295
 8000406:	f080 8086 	bcs.w	8000516 <__udivmoddi4+0x2b2>
 800040a:	42a0      	cmp	r0, r4
 800040c:	f240 8083 	bls.w	8000516 <__udivmoddi4+0x2b2>
 8000410:	f1a8 0802 	sub.w	r8, r8, #2
 8000414:	4464      	add	r4, ip
 8000416:	1a24      	subs	r4, r4, r0
 8000418:	b298      	uxth	r0, r3
 800041a:	fbb4 f3f9 	udiv	r3, r4, r9
 800041e:	fb09 4413 	mls	r4, r9, r3, r4
 8000422:	fb03 fe0e 	mul.w	lr, r3, lr
 8000426:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800042a:	45a6      	cmp	lr, r4
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x1dc>
 800042e:	eb1c 0404 	adds.w	r4, ip, r4
 8000432:	f103 30ff 	add.w	r0, r3, #4294967295
 8000436:	d26a      	bcs.n	800050e <__udivmoddi4+0x2aa>
 8000438:	45a6      	cmp	lr, r4
 800043a:	d968      	bls.n	800050e <__udivmoddi4+0x2aa>
 800043c:	3b02      	subs	r3, #2
 800043e:	4464      	add	r4, ip
 8000440:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000444:	fba0 9302 	umull	r9, r3, r0, r2
 8000448:	eba4 040e 	sub.w	r4, r4, lr
 800044c:	429c      	cmp	r4, r3
 800044e:	46c8      	mov	r8, r9
 8000450:	469e      	mov	lr, r3
 8000452:	d354      	bcc.n	80004fe <__udivmoddi4+0x29a>
 8000454:	d051      	beq.n	80004fa <__udivmoddi4+0x296>
 8000456:	2e00      	cmp	r6, #0
 8000458:	d067      	beq.n	800052a <__udivmoddi4+0x2c6>
 800045a:	ebb5 0308 	subs.w	r3, r5, r8
 800045e:	eb64 040e 	sbc.w	r4, r4, lr
 8000462:	40cb      	lsrs	r3, r1
 8000464:	fa04 f707 	lsl.w	r7, r4, r7
 8000468:	431f      	orrs	r7, r3
 800046a:	40cc      	lsrs	r4, r1
 800046c:	e9c6 7400 	strd	r7, r4, [r6]
 8000470:	2100      	movs	r1, #0
 8000472:	e74a      	b.n	800030a <__udivmoddi4+0xa6>
 8000474:	fa02 fc03 	lsl.w	ip, r2, r3
 8000478:	f1c3 0020 	rsb	r0, r3, #32
 800047c:	40c1      	lsrs	r1, r0
 800047e:	409d      	lsls	r5, r3
 8000480:	fa24 f000 	lsr.w	r0, r4, r0
 8000484:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000488:	4328      	orrs	r0, r5
 800048a:	fbb1 f5f7 	udiv	r5, r1, r7
 800048e:	fb07 1115 	mls	r1, r7, r5, r1
 8000492:	fa1f fe8c 	uxth.w	lr, ip
 8000496:	0c02      	lsrs	r2, r0, #16
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	fa04 f403 	lsl.w	r4, r4, r3
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x256>
 80004a8:	eb1c 0202 	adds.w	r2, ip, r2
 80004ac:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b0:	d22f      	bcs.n	8000512 <__udivmoddi4+0x2ae>
 80004b2:	4291      	cmp	r1, r2
 80004b4:	d92d      	bls.n	8000512 <__udivmoddi4+0x2ae>
 80004b6:	3d02      	subs	r5, #2
 80004b8:	4462      	add	r2, ip
 80004ba:	1a52      	subs	r2, r2, r1
 80004bc:	fbb2 f1f7 	udiv	r1, r2, r7
 80004c0:	fb07 2211 	mls	r2, r7, r1, r2
 80004c4:	b280      	uxth	r0, r0
 80004c6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004ca:	fb01 f20e 	mul.w	r2, r1, lr
 80004ce:	4282      	cmp	r2, r0
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x280>
 80004d2:	eb1c 0000 	adds.w	r0, ip, r0
 80004d6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004da:	d216      	bcs.n	800050a <__udivmoddi4+0x2a6>
 80004dc:	4282      	cmp	r2, r0
 80004de:	d914      	bls.n	800050a <__udivmoddi4+0x2a6>
 80004e0:	3902      	subs	r1, #2
 80004e2:	4460      	add	r0, ip
 80004e4:	1a80      	subs	r0, r0, r2
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	e73a      	b.n	8000362 <__udivmoddi4+0xfe>
 80004ec:	4631      	mov	r1, r6
 80004ee:	4630      	mov	r0, r6
 80004f0:	e70b      	b.n	800030a <__udivmoddi4+0xa6>
 80004f2:	4671      	mov	r1, lr
 80004f4:	e6e9      	b.n	80002ca <__udivmoddi4+0x66>
 80004f6:	4610      	mov	r0, r2
 80004f8:	e6fe      	b.n	80002f8 <__udivmoddi4+0x94>
 80004fa:	454d      	cmp	r5, r9
 80004fc:	d2ab      	bcs.n	8000456 <__udivmoddi4+0x1f2>
 80004fe:	ebb9 0802 	subs.w	r8, r9, r2
 8000502:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000506:	3801      	subs	r0, #1
 8000508:	e7a5      	b.n	8000456 <__udivmoddi4+0x1f2>
 800050a:	4641      	mov	r1, r8
 800050c:	e7ea      	b.n	80004e4 <__udivmoddi4+0x280>
 800050e:	4603      	mov	r3, r0
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000512:	4645      	mov	r5, r8
 8000514:	e7d1      	b.n	80004ba <__udivmoddi4+0x256>
 8000516:	46d0      	mov	r8, sl
 8000518:	e77d      	b.n	8000416 <__udivmoddi4+0x1b2>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e749      	b.n	80003b4 <__udivmoddi4+0x150>
 8000520:	3d02      	subs	r5, #2
 8000522:	4462      	add	r2, ip
 8000524:	e731      	b.n	800038a <__udivmoddi4+0x126>
 8000526:	4608      	mov	r0, r1
 8000528:	e70a      	b.n	8000340 <__udivmoddi4+0xdc>
 800052a:	4631      	mov	r1, r6
 800052c:	e6ed      	b.n	800030a <__udivmoddi4+0xa6>
 800052e:	bf00      	nop

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <LTC_PEC15_Calc>:
		0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e,
		0x450c, 0x8095 };

uint16_t LTC_PEC15_Calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate a PEC
		) {
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	6039      	str	r1, [r7, #0]
 800053e:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;	//Initialize the PEC to 0x10000
 8000540:	2310      	movs	r3, #16
 8000542:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000544:	2300      	movs	r3, #0
 8000546:	737b      	strb	r3, [r7, #13]
 8000548:	e018      	b.n	800057c <LTC_PEC15_Calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 800054a:	89fb      	ldrh	r3, [r7, #14]
 800054c:	09db      	lsrs	r3, r3, #7
 800054e:	b29a      	uxth	r2, r3
 8000550:	7b7b      	ldrb	r3, [r7, #13]
 8000552:	6839      	ldr	r1, [r7, #0]
 8000554:	440b      	add	r3, r1
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b29b      	uxth	r3, r3
 800055a:	4053      	eors	r3, r2
 800055c:	b29b      	uxth	r3, r3
 800055e:	b2db      	uxtb	r3, r3
 8000560:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8000562:	89fb      	ldrh	r3, [r7, #14]
 8000564:	021b      	lsls	r3, r3, #8
 8000566:	b29a      	uxth	r2, r3
 8000568:	897b      	ldrh	r3, [r7, #10]
 800056a:	490a      	ldr	r1, [pc, #40]	; (8000594 <LTC_PEC15_Calc+0x60>)
 800056c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000570:	b29b      	uxth	r3, r3
 8000572:	4053      	eors	r3, r2
 8000574:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000576:	7b7b      	ldrb	r3, [r7, #13]
 8000578:	3301      	adds	r3, #1
 800057a:	737b      	strb	r3, [r7, #13]
 800057c:	7b7a      	ldrb	r2, [r7, #13]
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	429a      	cmp	r2, r3
 8000582:	d3e2      	bcc.n	800054a <LTC_PEC15_Calc+0x16>
	}

	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000584:	89fb      	ldrh	r3, [r7, #14]
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	b29b      	uxth	r3, r3
}
 800058a:	4618      	mov	r0, r3
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	08009558 	.word	0x08009558

08000598 <LTC_Set_Num_Devices>:

/* Set number of LTC6813/slave devices */
void LTC_Set_Num_Devices(uint8_t num) {
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	71fb      	strb	r3, [r7, #7]
	if (num)
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d002      	beq.n	80005ae <LTC_Set_Num_Devices+0x16>
		num_devices = num; //Non-zero
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <LTC_Set_Num_Devices+0x20>)
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	7013      	strb	r3, [r2, #0]
}
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	200001e8 	.word	0x200001e8

080005bc <LTC_Get_Num_Devices>:

/* Get number of LTC6813/slave devices */
uint8_t LTC_Get_Num_Devices(void) {
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	return num_devices;
 80005c0:	4b02      	ldr	r3, [pc, #8]	; (80005cc <LTC_Get_Num_Devices+0x10>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	200001e8 	.word	0x200001e8

080005d0 <LTC_Set_Num_Series_Groups>:

/* Set number of series groups per LTC6813/slave */
void LTC_Set_Num_Series_Groups(uint8_t num) {
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
	if (num && (num <= 18))
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d005      	beq.n	80005ec <LTC_Set_Num_Series_Groups+0x1c>
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	2b12      	cmp	r3, #18
 80005e4:	d802      	bhi.n	80005ec <LTC_Set_Num_Series_Groups+0x1c>
		num_series_groups = num; //Non-zero and 18 or less
 80005e6:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <LTC_Set_Num_Series_Groups+0x28>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	7013      	strb	r3, [r2, #0]
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	200001e9 	.word	0x200001e9

080005fc <LTC_Get_Num_Series_Groups>:

/* Get number of series groups per LTC6813/slave */
uint8_t LTC_Get_Num_Series_Groups(void) {
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
	return num_series_groups;
 8000600:	4b02      	ldr	r3, [pc, #8]	; (800060c <LTC_Get_Num_Series_Groups+0x10>)
 8000602:	781b      	ldrb	r3, [r3, #0]
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr
 800060c:	200001e9 	.word	0x200001e9

08000610 <LTC_Wakeup_Idle>:

/* Wake LTC up from IDLE state into READY state */
LTC_SPI_StatusTypeDef LTC_Wakeup_Idle(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 8000616:	2300      	movs	r3, #0
 8000618:	73fb      	strb	r3, [r7, #15]
	LTC_SPI_StatusTypeDef hal_ret;
	uint8_t hex_ff = 0xFF;
 800061a:	23ff      	movs	r3, #255	; 0xff
 800061c:	71bb      	strb	r3, [r7, #6]

	LTC_nCS_Low(); //Pull CS low
 800061e:	f001 f873 	bl	8001708 <LTC_nCS_Low>

	for (int i = 0; i < num_devices; i++) {
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	e019      	b.n	800065c <LTC_Wakeup_Idle+0x4c>
		hal_ret = HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); //Send byte 0xFF to wake LTC up
 8000628:	1db9      	adds	r1, r7, #6
 800062a:	2364      	movs	r3, #100	; 0x64
 800062c:	2201      	movs	r2, #1
 800062e:	4812      	ldr	r0, [pc, #72]	; (8000678 <LTC_Wakeup_Idle+0x68>)
 8000630:	f004 f8b2 	bl	8004798 <HAL_SPI_Transmit>
 8000634:	4603      	mov	r3, r0
 8000636:	71fb      	strb	r3, [r7, #7]
		if (hal_ret) { //Non-zero means error
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d00b      	beq.n	8000656 <LTC_Wakeup_Idle+0x46>
			//Shift 1 by returned HAL_StatusTypeDef value to get LTC_SPI_StatusTypeDef equivalent
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	2200      	movs	r2, #0
 8000642:	4413      	add	r3, r2
 8000644:	2201      	movs	r2, #1
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	b25a      	sxtb	r2, r3
 800064c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000650:	4313      	orrs	r3, r2
 8000652:	b25b      	sxtb	r3, r3
 8000654:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < num_devices; i++) {
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	3301      	adds	r3, #1
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	4b07      	ldr	r3, [pc, #28]	; (800067c <LTC_Wakeup_Idle+0x6c>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	4293      	cmp	r3, r2
 8000666:	dbdf      	blt.n	8000628 <LTC_Wakeup_Idle+0x18>
		}
	}

	LTC_nCS_High(); //Pull CS high
 8000668:	f001 f842 	bl	80016f0 <LTC_nCS_High>

	return ret;
 800066c:	7bfb      	ldrb	r3, [r7, #15]
}
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	200002a0 	.word	0x200002a0
 800067c:	200001e8 	.word	0x200001e8

08000680 <LTC_ReadRawCellVoltages>:
	}
	LTC_nCS_High();
}

/* Read and store raw cell voltages at uint8_t 2d pointer */
LTC_SPI_StatusTypeDef LTC_ReadRawCellVoltages(uint16_t *read_voltages) {
 8000680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000684:	b089      	sub	sp, #36	; 0x24
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	466b      	mov	r3, sp
 800068c:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800068e:	2300      	movs	r3, #0
 8000690:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 8000692:	f7ff ff93 	bl	80005bc <LTC_Get_Num_Devices>
 8000696:	4603      	mov	r3, r0
 8000698:	461a      	mov	r2, r3
 800069a:	2308      	movs	r3, #8
 800069c:	fb02 f303 	mul.w	r3, r2, r3
 80006a0:	773b      	strb	r3, [r7, #28]
	uint8_t read_voltages_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80006a2:	7f3b      	ldrb	r3, [r7, #28]
 80006a4:	3b01      	subs	r3, #1
 80006a6:	61bb      	str	r3, [r7, #24]
 80006a8:	7f3b      	ldrb	r3, [r7, #28]
 80006aa:	2200      	movs	r2, #0
 80006ac:	4698      	mov	r8, r3
 80006ae:	4691      	mov	r9, r2
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	f04f 0300 	mov.w	r3, #0
 80006b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80006bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80006c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006c4:	7f3b      	ldrb	r3, [r7, #28]
 80006c6:	2200      	movs	r2, #0
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	f04f 0200 	mov.w	r2, #0
 80006d0:	f04f 0300 	mov.w	r3, #0
 80006d4:	00eb      	lsls	r3, r5, #3
 80006d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006da:	00e2      	lsls	r2, r4, #3
 80006dc:	7f3b      	ldrb	r3, [r7, #28]
 80006de:	3307      	adds	r3, #7
 80006e0:	08db      	lsrs	r3, r3, #3
 80006e2:	00db      	lsls	r3, r3, #3
 80006e4:	ebad 0d03 	sub.w	sp, sp, r3
 80006e8:	466b      	mov	r3, sp
 80006ea:	3300      	adds	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	77bb      	strb	r3, [r7, #30]
 80006f2:	e083      	b.n	80007fc <LTC_ReadRawCellVoltages+0x17c>
			i < (LTC_Get_Num_Series_Groups() / LTC_SERIES_GROUPS_PER_RDCV);
			i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_RDCV[i] >> 8)); //RDCV Register
 80006f4:	7fbb      	ldrb	r3, [r7, #30]
 80006f6:	4a4b      	ldr	r2, [pc, #300]	; (8000824 <LTC_ReadRawCellVoltages+0x1a4>)
 80006f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006fc:	0a1b      	lsrs	r3, r3, #8
 80006fe:	b29b      	uxth	r3, r3
 8000700:	b2db      	uxtb	r3, r3
 8000702:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_RDCV[i])); //RDCV Register
 8000704:	7fbb      	ldrb	r3, [r7, #30]
 8000706:	4a47      	ldr	r2, [pc, #284]	; (8000824 <LTC_ReadRawCellVoltages+0x1a4>)
 8000708:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	4619      	mov	r1, r3
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff ff0c 	bl	8000534 <LTC_PEC15_Calc>
 800071c:	4603      	mov	r3, r0
 800071e:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000720:	8a7b      	ldrh	r3, [r7, #18]
 8000722:	0a1b      	lsrs	r3, r3, #8
 8000724:	b29b      	uxth	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800072a:	8a7b      	ldrh	r3, [r7, #18]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	72fb      	strb	r3, [r7, #11]

		ret |= LTC_Wakeup_Idle(); //Wake LTC up
 8000730:	f7ff ff6e 	bl	8000610 <LTC_Wakeup_Idle>
 8000734:	4603      	mov	r3, r0
 8000736:	461a      	mov	r2, r3
 8000738:	7ffb      	ldrb	r3, [r7, #31]
 800073a:	4313      	orrs	r3, r2
 800073c:	77fb      	strb	r3, [r7, #31]

		LTC_nCS_Low(); //Pull CS low
 800073e:	f000 ffe3 	bl	8001708 <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000742:	f107 0108 	add.w	r1, r7, #8
 8000746:	2364      	movs	r3, #100	; 0x64
 8000748:	2204      	movs	r2, #4
 800074a:	4837      	ldr	r0, [pc, #220]	; (8000828 <LTC_ReadRawCellVoltages+0x1a8>)
 800074c:	f004 f824 	bl	8004798 <HAL_SPI_Transmit>
 8000750:	4603      	mov	r3, r0
 8000752:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 8000754:	7c7b      	ldrb	r3, [r7, #17]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d00b      	beq.n	8000772 <LTC_ReadRawCellVoltages+0xf2>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 800075a:	7c7b      	ldrb	r3, [r7, #17]
 800075c:	2200      	movs	r2, #0
 800075e:	4413      	add	r3, r2
 8000760:	2201      	movs	r2, #1
 8000762:	fa02 f303 	lsl.w	r3, r2, r3
 8000766:	b25a      	sxtb	r2, r3
 8000768:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800076c:	4313      	orrs	r3, r2
 800076e:	b25b      	sxtb	r3, r3
 8000770:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_voltages_reg,
 8000772:	7f3b      	ldrb	r3, [r7, #28]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	; 0x64
 8000778:	6979      	ldr	r1, [r7, #20]
 800077a:	482b      	ldr	r0, [pc, #172]	; (8000828 <LTC_ReadRawCellVoltages+0x1a8>)
 800077c:	f004 f94f 	bl	8004a1e <HAL_SPI_Receive>
 8000780:	4603      	mov	r3, r0
 8000782:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 8000784:	7c7b      	ldrb	r3, [r7, #17]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d00b      	beq.n	80007a2 <LTC_ReadRawCellVoltages+0x122>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 800078a:	7c7b      	ldrb	r3, [r7, #17]
 800078c:	2204      	movs	r2, #4
 800078e:	4413      	add	r3, r2
 8000790:	2201      	movs	r2, #1
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	b25a      	sxtb	r2, r3
 8000798:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800079c:	4313      	orrs	r3, r2
 800079e:	b25b      	sxtb	r3, r3
 80007a0:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80007a2:	2300      	movs	r3, #0
 80007a4:	777b      	strb	r3, [r7, #29]
 80007a6:	e01d      	b.n	80007e4 <LTC_ReadRawCellVoltages+0x164>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_voltages_reg[dev_idx * REG_LEN];
 80007a8:	7f7b      	ldrb	r3, [r7, #29]
 80007aa:	2208      	movs	r2, #8
 80007ac:	fb02 f303 	mul.w	r3, r2, r3
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	4413      	add	r3, r2
 80007b4:	60fb      	str	r3, [r7, #12]
			// If PEC matches, copy the voltage data, omitting the PEC bytes
			memcpy(
					&read_voltages[dev_idx * LTC_Get_Num_Series_Groups()
 80007b6:	7f7c      	ldrb	r4, [r7, #29]
 80007b8:	f7ff ff20 	bl	80005fc <LTC_Get_Num_Series_Groups>
 80007bc:	4603      	mov	r3, r0
 80007be:	fb03 f204 	mul.w	r2, r3, r4
							+ i * LTC_SERIES_GROUPS_PER_RDCV], data_ptr,
 80007c2:	7fbb      	ldrb	r3, [r7, #30]
 80007c4:	2103      	movs	r1, #3
 80007c6:	fb01 f303 	mul.w	r3, r1, r3
 80007ca:	4413      	add	r3, r2
					&read_voltages[dev_idx * LTC_Get_Num_Series_Groups()
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	4413      	add	r3, r2
					REG_LEN - 2);
 80007d2:	2208      	movs	r2, #8
 80007d4:	3a02      	subs	r2, #2
			memcpy(
 80007d6:	68f9      	ldr	r1, [r7, #12]
 80007d8:	4618      	mov	r0, r3
 80007da:	f008 fa09 	bl	8008bf0 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80007de:	7f7b      	ldrb	r3, [r7, #29]
 80007e0:	3301      	adds	r3, #1
 80007e2:	777b      	strb	r3, [r7, #29]
 80007e4:	f7ff feea 	bl	80005bc <LTC_Get_Num_Devices>
 80007e8:	4603      	mov	r3, r0
 80007ea:	461a      	mov	r2, r3
 80007ec:	7f7b      	ldrb	r3, [r7, #29]
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d3da      	bcc.n	80007a8 <LTC_ReadRawCellVoltages+0x128>

		}

		LTC_nCS_High(); //Pull CS high
 80007f2:	f000 ff7d 	bl	80016f0 <LTC_nCS_High>
			i++) {
 80007f6:	7fbb      	ldrb	r3, [r7, #30]
 80007f8:	3301      	adds	r3, #1
 80007fa:	77bb      	strb	r3, [r7, #30]
			i < (LTC_Get_Num_Series_Groups() / LTC_SERIES_GROUPS_PER_RDCV);
 80007fc:	f7ff fefe 	bl	80005fc <LTC_Get_Num_Series_Groups>
 8000800:	4603      	mov	r3, r0
 8000802:	461a      	mov	r2, r3
 8000804:	2303      	movs	r3, #3
 8000806:	fbb2 f3f3 	udiv	r3, r2, r3
 800080a:	b2db      	uxtb	r3, r3
 800080c:	7fba      	ldrb	r2, [r7, #30]
 800080e:	429a      	cmp	r2, r3
 8000810:	f4ff af70 	bcc.w	80006f4 <LTC_ReadRawCellVoltages+0x74>
	}

	return ret;
 8000814:	7ffb      	ldrb	r3, [r7, #31]
 8000816:	46b5      	mov	sp, r6
}
 8000818:	4618      	mov	r0, r3
 800081a:	3724      	adds	r7, #36	; 0x24
 800081c:	46bd      	mov	sp, r7
 800081e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000822:	bf00      	nop
 8000824:	0800954c 	.word	0x0800954c
 8000828:	200002a0 	.word	0x200002a0

0800082c <LTC_ReadRawCellTemps>:

LTC_SPI_StatusTypeDef LTC_ReadRawCellTemps(uint16_t *read_auxiliary) {
 800082c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000830:	b089      	sub	sp, #36	; 0x24
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
 8000836:	466b      	mov	r3, sp
 8000838:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800083a:	2300      	movs	r3, #0
 800083c:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 800083e:	f7ff febd 	bl	80005bc <LTC_Get_Num_Devices>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	2308      	movs	r3, #8
 8000848:	fb02 f303 	mul.w	r3, r2, r3
 800084c:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 800084e:	7f3b      	ldrb	r3, [r7, #28]
 8000850:	3b01      	subs	r3, #1
 8000852:	61bb      	str	r3, [r7, #24]
 8000854:	7f3b      	ldrb	r3, [r7, #28]
 8000856:	2200      	movs	r2, #0
 8000858:	4698      	mov	r8, r3
 800085a:	4691      	mov	r9, r2
 800085c:	f04f 0200 	mov.w	r2, #0
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000868:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800086c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000870:	7f3b      	ldrb	r3, [r7, #28]
 8000872:	2200      	movs	r2, #0
 8000874:	461c      	mov	r4, r3
 8000876:	4615      	mov	r5, r2
 8000878:	f04f 0200 	mov.w	r2, #0
 800087c:	f04f 0300 	mov.w	r3, #0
 8000880:	00eb      	lsls	r3, r5, #3
 8000882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000886:	00e2      	lsls	r2, r4, #3
 8000888:	7f3b      	ldrb	r3, [r7, #28]
 800088a:	3307      	adds	r3, #7
 800088c:	08db      	lsrs	r3, r3, #3
 800088e:	00db      	lsls	r3, r3, #3
 8000890:	ebad 0d03 	sub.w	sp, sp, r3
 8000894:	466b      	mov	r3, sp
 8000896:	3300      	adds	r3, #0
 8000898:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	77bb      	strb	r3, [r7, #30]
 800089e:	e081      	b.n	80009a4 <LTC_ReadRawCellTemps+0x178>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); //RDCV Register
 80008a0:	7fbb      	ldrb	r3, [r7, #30]
 80008a2:	4a48      	ldr	r2, [pc, #288]	; (80009c4 <LTC_ReadRawCellTemps+0x198>)
 80008a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008a8:	0a1b      	lsrs	r3, r3, #8
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i])); //RDCV Register
 80008b0:	7fbb      	ldrb	r3, [r7, #30]
 80008b2:	4a44      	ldr	r2, [pc, #272]	; (80009c4 <LTC_ReadRawCellTemps+0x198>)
 80008b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 80008bc:	f107 0308 	add.w	r3, r7, #8
 80008c0:	4619      	mov	r1, r3
 80008c2:	2002      	movs	r0, #2
 80008c4:	f7ff fe36 	bl	8000534 <LTC_PEC15_Calc>
 80008c8:	4603      	mov	r3, r0
 80008ca:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 80008cc:	8a7b      	ldrh	r3, [r7, #18]
 80008ce:	0a1b      	lsrs	r3, r3, #8
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 80008d6:	8a7b      	ldrh	r3, [r7, #18]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	72fb      	strb	r3, [r7, #11]

		ret |= LTC_Wakeup_Idle(); //Wake LTC up
 80008dc:	f7ff fe98 	bl	8000610 <LTC_Wakeup_Idle>
 80008e0:	4603      	mov	r3, r0
 80008e2:	461a      	mov	r2, r3
 80008e4:	7ffb      	ldrb	r3, [r7, #31]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	77fb      	strb	r3, [r7, #31]

		LTC_nCS_Low(); //Pull CS low
 80008ea:	f000 ff0d 	bl	8001708 <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80008ee:	f107 0108 	add.w	r1, r7, #8
 80008f2:	2364      	movs	r3, #100	; 0x64
 80008f4:	2204      	movs	r2, #4
 80008f6:	4834      	ldr	r0, [pc, #208]	; (80009c8 <LTC_ReadRawCellTemps+0x19c>)
 80008f8:	f003 ff4e 	bl	8004798 <HAL_SPI_Transmit>
 80008fc:	4603      	mov	r3, r0
 80008fe:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 8000900:	7c7b      	ldrb	r3, [r7, #17]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d00b      	beq.n	800091e <LTC_ReadRawCellTemps+0xf2>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 8000906:	7c7b      	ldrb	r3, [r7, #17]
 8000908:	2200      	movs	r2, #0
 800090a:	4413      	add	r3, r2
 800090c:	2201      	movs	r2, #1
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	b25a      	sxtb	r2, r3
 8000914:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000918:	4313      	orrs	r3, r2
 800091a:	b25b      	sxtb	r3, r3
 800091c:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 800091e:	7f3b      	ldrb	r3, [r7, #28]
 8000920:	b29a      	uxth	r2, r3
 8000922:	2364      	movs	r3, #100	; 0x64
 8000924:	6979      	ldr	r1, [r7, #20]
 8000926:	4828      	ldr	r0, [pc, #160]	; (80009c8 <LTC_ReadRawCellTemps+0x19c>)
 8000928:	f004 f879 	bl	8004a1e <HAL_SPI_Receive>
 800092c:	4603      	mov	r3, r0
 800092e:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 8000930:	7c7b      	ldrb	r3, [r7, #17]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d00b      	beq.n	800094e <LTC_ReadRawCellTemps+0x122>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 8000936:	7c7b      	ldrb	r3, [r7, #17]
 8000938:	2204      	movs	r2, #4
 800093a:	4413      	add	r3, r2
 800093c:	2201      	movs	r2, #1
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	b25a      	sxtb	r2, r3
 8000944:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000948:	4313      	orrs	r3, r2
 800094a:	b25b      	sxtb	r3, r3
 800094c:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 800094e:	2300      	movs	r3, #0
 8000950:	777b      	strb	r3, [r7, #29]
 8000952:	e01b      	b.n	800098c <LTC_ReadRawCellTemps+0x160>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 8000954:	7f7b      	ldrb	r3, [r7, #29]
 8000956:	2208      	movs	r2, #8
 8000958:	fb02 f303 	mul.w	r3, r2, r3
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	4413      	add	r3, r2
 8000960:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * num_aux_series_groups
 8000962:	7f7b      	ldrb	r3, [r7, #29]
 8000964:	2206      	movs	r2, #6
 8000966:	fb03 f202 	mul.w	r2, r3, r2
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 800096a:	7fbb      	ldrb	r3, [r7, #30]
 800096c:	2103      	movs	r1, #3
 800096e:	fb01 f303 	mul.w	r3, r1, r3
 8000972:	4413      	add	r3, r2
					&read_auxiliary[dev_idx * num_aux_series_groups
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	4413      	add	r3, r2
					REG_LEN - 2);
 800097a:	2208      	movs	r2, #8
 800097c:	3a02      	subs	r2, #2
			memcpy(
 800097e:	68f9      	ldr	r1, [r7, #12]
 8000980:	4618      	mov	r0, r3
 8000982:	f008 f935 	bl	8008bf0 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 8000986:	7f7b      	ldrb	r3, [r7, #29]
 8000988:	3301      	adds	r3, #1
 800098a:	777b      	strb	r3, [r7, #29]
 800098c:	f7ff fe16 	bl	80005bc <LTC_Get_Num_Devices>
 8000990:	4603      	mov	r3, r0
 8000992:	461a      	mov	r2, r3
 8000994:	7f7b      	ldrb	r3, [r7, #29]
 8000996:	4293      	cmp	r3, r2
 8000998:	d3dc      	bcc.n	8000954 <LTC_ReadRawCellTemps+0x128>
		}

		LTC_nCS_High(); //Pull CS high
 800099a:	f000 fea9 	bl	80016f0 <LTC_nCS_High>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 800099e:	7fbb      	ldrb	r3, [r7, #30]
 80009a0:	3301      	adds	r3, #1
 80009a2:	77bb      	strb	r3, [r7, #30]
 80009a4:	2206      	movs	r2, #6
 80009a6:	2303      	movs	r3, #3
 80009a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	7fba      	ldrb	r2, [r7, #30]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	f4ff af75 	bcc.w	80008a0 <LTC_ReadRawCellTemps+0x74>
	}

	return ret;
 80009b6:	7ffb      	ldrb	r3, [r7, #31]
 80009b8:	46b5      	mov	sp, r6
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3724      	adds	r7, #36	; 0x24
 80009be:	46bd      	mov	sp, r7
 80009c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80009c4:	08009554 	.word	0x08009554
 80009c8:	200002a0 	.word	0x200002a0

080009cc <LTC_ADCV>:
 Starts cell voltage conversion
 */
void LTC_ADCV(uint8_t MD, //ADC Mode
		uint8_t DCP, //Discharge Permit
		uint8_t CH //Cell Channels to be measured
		) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
 80009d6:	460b      	mov	r3, r1
 80009d8:	71bb      	strb	r3, [r7, #6]
 80009da:	4613      	mov	r3, r2
 80009dc:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	105b      	asrs	r3, r3, #1
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	f003 0301 	and.w	r3, r3, #1
 80009e8:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 80009ea:	7bfb      	ldrb	r3, [r7, #15]
 80009ec:	3302      	adds	r3, #2
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	01db      	lsls	r3, r3, #7
 80009f6:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	7bfb      	ldrb	r3, [r7, #15]
 8000a00:	4413      	add	r3, r2
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	797b      	ldrb	r3, [r7, #5]
 8000a06:	4413      	add	r3, r2
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	3360      	adds	r3, #96	; 0x60
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4619      	mov	r1, r3
 8000a16:	2002      	movs	r0, #2
 8000a18:	f7ff fd8c 	bl	8000534 <LTC_PEC15_Calc>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000a20:	89bb      	ldrh	r3, [r7, #12]
 8000a22:	0a1b      	lsrs	r3, r3, #8
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8000a2a:	89bb      	ldrh	r3, [r7, #12]
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	72fb      	strb	r3, [r7, #11]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8000a30:	f7ff fdee 	bl	8000610 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8000a34:	f000 fe68 	bl	8001708 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000a38:	f107 0108 	add.w	r1, r7, #8
 8000a3c:	2364      	movs	r3, #100	; 0x64
 8000a3e:	2204      	movs	r2, #4
 8000a40:	4804      	ldr	r0, [pc, #16]	; (8000a54 <LTC_ADCV+0x88>)
 8000a42:	f003 fea9 	bl	8004798 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8000a46:	f000 fe53 	bl	80016f0 <LTC_nCS_High>
}
 8000a4a:	bf00      	nop
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200002a0 	.word	0x200002a0

08000a58 <LTC_ADAX>:

void LTC_ADAX(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	460a      	mov	r2, r1
 8000a62:	71fb      	strb	r3, [r7, #7]
 8000a64:	4613      	mov	r3, r2
 8000a66:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	105b      	asrs	r3, r3, #1
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8000a74:	7bfb      	ldrb	r3, [r7, #15]
 8000a76:	3304      	adds	r3, #4
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	01db      	lsls	r3, r3, #7
 8000a80:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 8000a82:	7bfa      	ldrb	r2, [r7, #15]
 8000a84:	79bb      	ldrb	r3, [r7, #6]
 8000a86:	4413      	add	r3, r2
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	3360      	adds	r3, #96	; 0x60
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000a90:	f107 0308 	add.w	r3, r7, #8
 8000a94:	4619      	mov	r1, r3
 8000a96:	2002      	movs	r0, #2
 8000a98:	f7ff fd4c 	bl	8000534 <LTC_PEC15_Calc>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000aa0:	89bb      	ldrh	r3, [r7, #12]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8000aaa:	89bb      	ldrh	r3, [r7, #12]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	72fb      	strb	r3, [r7, #11]
	 wakeup_idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	LTC_Wakeup_Idle();
 8000ab0:	f7ff fdae 	bl	8000610 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8000ab4:	f000 fe28 	bl	8001708 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000ab8:	f107 0108 	add.w	r1, r7, #8
 8000abc:	2364      	movs	r3, #100	; 0x64
 8000abe:	2204      	movs	r2, #4
 8000ac0:	4804      	ldr	r0, [pc, #16]	; (8000ad4 <LTC_ADAX+0x7c>)
 8000ac2:	f003 fe69 	bl	8004798 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8000ac6:	f000 fe13 	bl	80016f0 <LTC_nCS_High>
}
 8000aca:	bf00      	nop
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200002a0 	.word	0x200002a0

08000ad8 <LTC_PollAdc>:

int32_t LTC_PollAdc() {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8000aea:	2307      	movs	r3, #7
 8000aec:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 8000aee:	2314      	movs	r3, #20
 8000af0:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	4619      	mov	r1, r3
 8000af6:	2002      	movs	r0, #2
 8000af8:	f7ff fd1c 	bl	8000534 <LTC_PEC15_Calc>
 8000afc:	4603      	mov	r3, r0
 8000afe:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000b00:	893b      	ldrh	r3, [r7, #8]
 8000b02:	0a1b      	lsrs	r3, r3, #8
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 8000b0a:	893b      	ldrh	r3, [r7, #8]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8000b10:	f7ff fd7e 	bl	8000610 <LTC_Wakeup_Idle>

	LTC_nCS_Low();
 8000b14:	f000 fdf8 	bl	8001708 <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8000b18:	1d39      	adds	r1, r7, #4
 8000b1a:	2364      	movs	r3, #100	; 0x64
 8000b1c:	2204      	movs	r2, #4
 8000b1e:	480f      	ldr	r0, [pc, #60]	; (8000b5c <LTC_PollAdc+0x84>)
 8000b20:	f003 fe3a 	bl	8004798 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 8000b24:	e00c      	b.n	8000b40 <LTC_PollAdc+0x68>
		current_time = HAL_GetTick();
 8000b26:	f001 f847 	bl	8001bb8 <HAL_GetTick>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 8000b2e:	7abb      	ldrb	r3, [r7, #10]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <LTC_PollAdc+0x62>
			finished = 1;
 8000b34:	2301      	movs	r3, #1
 8000b36:	72fb      	strb	r3, [r7, #11]
 8000b38:	e002      	b.n	8000b40 <LTC_PollAdc+0x68>
		} else {
			counter = counter + 10;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	330a      	adds	r3, #10
 8000b3e:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <LTC_PollAdc+0x88>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d802      	bhi.n	8000b4e <LTC_PollAdc+0x76>
 8000b48:	7afb      	ldrb	r3, [r7, #11]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0eb      	beq.n	8000b26 <LTC_PollAdc+0x4e>
		}
	}
	LTC_nCS_High();
 8000b4e:	f000 fdcf 	bl	80016f0 <LTC_nCS_High>
	return (counter);
 8000b52:	68fb      	ldr	r3, [r7, #12]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	200002a0 	.word	0x200002a0
 8000b60:	00030d3f 	.word	0x00030d3f

08000b64 <LTC_CalcPackVoltage>:

/* Read and store raw cell voltages at uint8_t 2d pointer */
int LTC_CalcPackVoltage(uint16_t *read_voltages) {
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	int packvoltage = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < LTC_Get_Num_Devices() * LTC_Get_Num_Series_Groups();
 8000b70:	2300      	movs	r3, #0
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	e00b      	b.n	8000b8e <LTC_CalcPackVoltage+0x2a>
			i++) {
		packvoltage += read_voltages[i];
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	461a      	mov	r2, r3
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4413      	add	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]
			i++) {
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < LTC_Get_Num_Devices() * LTC_Get_Num_Series_Groups();
 8000b8e:	f7ff fd15 	bl	80005bc <LTC_Get_Num_Devices>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461c      	mov	r4, r3
 8000b96:	f7ff fd31 	bl	80005fc <LTC_Get_Num_Series_Groups>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	fb04 f303 	mul.w	r3, r4, r3
 8000ba0:	68ba      	ldr	r2, [r7, #8]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	dbe7      	blt.n	8000b76 <LTC_CalcPackVoltage+0x12>
	}
	return packvoltage;
 8000ba6:	68fb      	ldr	r3, [r7, #12]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd90      	pop	{r4, r7, pc}

08000bb0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bc0:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bc2:	4a19      	ldr	r2, [pc, #100]	; (8000c28 <MX_ADC1_Init+0x78>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bcc:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd2:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bd8:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bda:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000bde:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be0:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000be6:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bec:	480d      	ldr	r0, [pc, #52]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000bee:	f001 f811 	bl	8001c14 <HAL_ADC_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000bf8:	f000 fcf4 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000bfc:	230e      	movs	r3, #14
 8000bfe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c00:	2301      	movs	r3, #1
 8000c02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_ADC1_Init+0x74>)
 8000c0e:	f001 f8d9 	bl	8001dc4 <HAL_ADC_ConfigChannel>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c18:	f000 fce4 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200001ec 	.word	0x200001ec
 8000c28:	40012400 	.word	0x40012400

08000c2c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c3c:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c3e:	4a19      	ldr	r2, [pc, #100]	; (8000ca4 <MX_ADC2_Init+0x78>)
 8000c40:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c42:	4b17      	ldr	r3, [pc, #92]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c48:	4b15      	ldr	r3, [pc, #84]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c4e:	4b14      	ldr	r3, [pc, #80]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c54:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000c5a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c5c:	4b10      	ldr	r3, [pc, #64]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000c62:	4b0f      	ldr	r3, [pc, #60]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c68:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c6a:	f000 ffd3 	bl	8001c14 <HAL_ADC_Init>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000c74:	f000 fcb6 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000c78:	230a      	movs	r3, #10
 8000c7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	4619      	mov	r1, r3
 8000c88:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <MX_ADC2_Init+0x74>)
 8000c8a:	f001 f89b 	bl	8001dc4 <HAL_ADC_ConfigChannel>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000c94:	f000 fca6 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c98:	bf00      	nop
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000021c 	.word	0x2000021c
 8000ca4:	40012800 	.word	0x40012800

08000ca8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	; 0x28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 0318 	add.w	r3, r7, #24
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a28      	ldr	r2, [pc, #160]	; (8000d64 <HAL_ADC_MspInit+0xbc>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d122      	bne.n	8000d0e <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cc8:	4b27      	ldr	r3, [pc, #156]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b24      	ldr	r3, [pc, #144]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce0:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	4a20      	ldr	r2, [pc, #128]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000ce6:	f043 0310 	orr.w	r3, r3, #16
 8000cea:	6193      	str	r3, [r2, #24]
 8000cec:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f003 0310 	and.w	r3, r3, #16
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000cf8:	2330      	movs	r3, #48	; 0x30
 8000cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0318 	add.w	r3, r7, #24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4819      	ldr	r0, [pc, #100]	; (8000d6c <HAL_ADC_MspInit+0xc4>)
 8000d08:	f001 fb9e 	bl	8002448 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d0c:	e026      	b.n	8000d5c <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a17      	ldr	r2, [pc, #92]	; (8000d70 <HAL_ADC_MspInit+0xc8>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d121      	bne.n	8000d5c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d30:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a0c      	ldr	r2, [pc, #48]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d36:	f043 0310 	orr.w	r3, r3, #16
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <HAL_ADC_MspInit+0xc0>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f003 0310 	and.w	r3, r3, #16
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000d48:	230f      	movs	r3, #15
 8000d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d50:	f107 0318 	add.w	r3, r7, #24
 8000d54:	4619      	mov	r1, r3
 8000d56:	4805      	ldr	r0, [pc, #20]	; (8000d6c <HAL_ADC_MspInit+0xc4>)
 8000d58:	f001 fb76 	bl	8002448 <HAL_GPIO_Init>
}
 8000d5c:	bf00      	nop
 8000d5e:	3728      	adds	r7, #40	; 0x28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40012400 	.word	0x40012400
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40011000 	.word	0x40011000
 8000d70:	40012800 	.word	0x40012800

08000d74 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000d78:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d7a:	4a17      	ldr	r2, [pc, #92]	; (8000dd8 <MX_CAN1_Init+0x64>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000d7e:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d80:	2210      	movs	r2, #16
 8000d82:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000d84:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d8a:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000d90:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000d96:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000d9c:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000da2:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000da8:	4b0a      	ldr	r3, [pc, #40]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000db4:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000dba:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000dc0:	4804      	ldr	r0, [pc, #16]	; (8000dd4 <MX_CAN1_Init+0x60>)
 8000dc2:	f001 f938 	bl	8002036 <HAL_CAN_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000dcc:	f000 fc0a 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2000024c 	.word	0x2000024c
 8000dd8:	40006400 	.word	0x40006400

08000ddc <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000de0:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000de2:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <MX_CAN2_Init+0x64>)
 8000de4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000de8:	2210      	movs	r2, #16
 8000dea:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000dec:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000df2:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000df8:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <MX_CAN2_Init+0x60>)
 8000e2a:	f001 f904 	bl	8002036 <HAL_CAN_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000e34:	f000 fbd6 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000274 	.word	0x20000274
 8000e40:	40006800 	.word	0x40006800

08000e44 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08c      	sub	sp, #48	; 0x30
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 031c 	add.w	r3, r7, #28
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a50      	ldr	r2, [pc, #320]	; (8000fa0 <HAL_CAN_MspInit+0x15c>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d14d      	bne.n	8000f00 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000e64:	4b4f      	ldr	r3, [pc, #316]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	4a4e      	ldr	r2, [pc, #312]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000e6c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000e6e:	4b4d      	ldr	r3, [pc, #308]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d10b      	bne.n	8000e8e <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000e76:	4b4c      	ldr	r3, [pc, #304]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	4a4b      	ldr	r2, [pc, #300]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e80:	61d3      	str	r3, [r2, #28]
 8000e82:	4b49      	ldr	r3, [pc, #292]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e8a:	61bb      	str	r3, [r7, #24]
 8000e8c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8e:	4b46      	ldr	r3, [pc, #280]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	4a45      	ldr	r2, [pc, #276]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e94:	f043 0308 	orr.w	r3, r3, #8
 8000e98:	6193      	str	r3, [r2, #24]
 8000e9a:	4b43      	ldr	r3, [pc, #268]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb4:	f107 031c 	add.w	r3, r7, #28
 8000eb8:	4619      	mov	r1, r3
 8000eba:	483c      	ldr	r0, [pc, #240]	; (8000fac <HAL_CAN_MspInit+0x168>)
 8000ebc:	f001 fac4 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ec0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ece:	f107 031c 	add.w	r3, r7, #28
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4835      	ldr	r0, [pc, #212]	; (8000fac <HAL_CAN_MspInit+0x168>)
 8000ed6:	f001 fab7 	bl	8002448 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000eda:	4b35      	ldr	r3, [pc, #212]	; (8000fb0 <HAL_CAN_MspInit+0x16c>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ee2:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eea:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000eee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ef2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ef8:	4a2d      	ldr	r2, [pc, #180]	; (8000fb0 <HAL_CAN_MspInit+0x16c>)
 8000efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000efc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000efe:	e04b      	b.n	8000f98 <HAL_CAN_MspInit+0x154>
  else if(canHandle->Instance==CAN2)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a2b      	ldr	r2, [pc, #172]	; (8000fb4 <HAL_CAN_MspInit+0x170>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d146      	bne.n	8000f98 <HAL_CAN_MspInit+0x154>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000f0a:	4b27      	ldr	r3, [pc, #156]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a26      	ldr	r2, [pc, #152]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b24      	ldr	r3, [pc, #144]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	3301      	adds	r3, #1
 8000f28:	4a1e      	ldr	r2, [pc, #120]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000f2a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <HAL_CAN_MspInit+0x160>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d10b      	bne.n	8000f4c <HAL_CAN_MspInit+0x108>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000f34:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f36:	69db      	ldr	r3, [r3, #28]
 8000f38:	4a1b      	ldr	r2, [pc, #108]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f3e:	61d3      	str	r3, [r2, #28]
 8000f40:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f42:	69db      	ldr	r3, [r3, #28]
 8000f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	4a15      	ldr	r2, [pc, #84]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f52:	f043 0308 	orr.w	r3, r3, #8
 8000f56:	6193      	str	r3, [r2, #24]
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <HAL_CAN_MspInit+0x164>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	f003 0308 	and.w	r3, r3, #8
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f72:	f107 031c 	add.w	r3, r7, #28
 8000f76:	4619      	mov	r1, r3
 8000f78:	480c      	ldr	r0, [pc, #48]	; (8000fac <HAL_CAN_MspInit+0x168>)
 8000f7a:	f001 fa65 	bl	8002448 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f84:	2302      	movs	r3, #2
 8000f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	4619      	mov	r1, r3
 8000f92:	4806      	ldr	r0, [pc, #24]	; (8000fac <HAL_CAN_MspInit+0x168>)
 8000f94:	f001 fa58 	bl	8002448 <HAL_GPIO_Init>
}
 8000f98:	bf00      	nop
 8000f9a:	3730      	adds	r7, #48	; 0x30
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40006400 	.word	0x40006400
 8000fa4:	2000029c 	.word	0x2000029c
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	40010c00 	.word	0x40010c00
 8000fb0:	40010000 	.word	0x40010000
 8000fb4:	40006800 	.word	0x40006800

08000fb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	4b33      	ldr	r3, [pc, #204]	; (800109c <MX_GPIO_Init+0xe4>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a32      	ldr	r2, [pc, #200]	; (800109c <MX_GPIO_Init+0xe4>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6193      	str	r3, [r2, #24]
 8000fd8:	4b30      	ldr	r3, [pc, #192]	; (800109c <MX_GPIO_Init+0xe4>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe4:	4b2d      	ldr	r3, [pc, #180]	; (800109c <MX_GPIO_Init+0xe4>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a2c      	ldr	r2, [pc, #176]	; (800109c <MX_GPIO_Init+0xe4>)
 8000fea:	f043 0320 	orr.w	r3, r3, #32
 8000fee:	6193      	str	r3, [r2, #24]
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	; (800109c <MX_GPIO_Init+0xe4>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	f003 0320 	and.w	r3, r3, #32
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <MX_GPIO_Init+0xe4>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a26      	ldr	r2, [pc, #152]	; (800109c <MX_GPIO_Init+0xe4>)
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	6193      	str	r3, [r2, #24]
 8001008:	4b24      	ldr	r3, [pc, #144]	; (800109c <MX_GPIO_Init+0xe4>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001014:	4b21      	ldr	r3, [pc, #132]	; (800109c <MX_GPIO_Init+0xe4>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a20      	ldr	r2, [pc, #128]	; (800109c <MX_GPIO_Init+0xe4>)
 800101a:	f043 0308 	orr.w	r3, r3, #8
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	4b1e      	ldr	r3, [pc, #120]	; (800109c <MX_GPIO_Init+0xe4>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	f003 0308 	and.w	r3, r3, #8
 8001028:	603b      	str	r3, [r7, #0]
 800102a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	2110      	movs	r1, #16
 8001030:	481b      	ldr	r0, [pc, #108]	; (80010a0 <MX_GPIO_Init+0xe8>)
 8001032:	f001 fb8d 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2140      	movs	r1, #64	; 0x40
 800103a:	481a      	ldr	r0, [pc, #104]	; (80010a4 <MX_GPIO_Init+0xec>)
 800103c:	f001 fb88 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 8001040:	2310      	movs	r3, #16
 8001042:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2302      	movs	r3, #2
 800104e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 0310 	add.w	r3, r7, #16
 8001054:	4619      	mov	r1, r3
 8001056:	4812      	ldr	r0, [pc, #72]	; (80010a0 <MX_GPIO_Init+0xe8>)
 8001058:	f001 f9f6 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 800105c:	2340      	movs	r3, #64	; 0x40
 800105e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2302      	movs	r3, #2
 800106a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 800106c:	f107 0310 	add.w	r3, r7, #16
 8001070:	4619      	mov	r1, r3
 8001072:	480c      	ldr	r0, [pc, #48]	; (80010a4 <MX_GPIO_Init+0xec>)
 8001074:	f001 f9e8 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMUX_ST_Pin;
 8001078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800107c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PMUX_ST_GPIO_Port, &GPIO_InitStruct);
 8001086:	f107 0310 	add.w	r3, r7, #16
 800108a:	4619      	mov	r1, r3
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_GPIO_Init+0xec>)
 800108e:	f001 f9db 	bl	8002448 <HAL_GPIO_Init>

}
 8001092:	bf00      	nop
 8001094:	3720      	adds	r7, #32
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010800 	.word	0x40010800
 80010a4:	40011000 	.word	0x40011000

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	f5ad 5d85 	sub.w	sp, sp, #4256	; 0x10a0
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b2:	f000 fd29 	bl	8001b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b6:	f000 f9b9 	bl	800142c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ba:	f7ff ff7d 	bl	8000fb8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80010be:	f7ff fd77 	bl	8000bb0 <MX_ADC1_Init>
  MX_ADC2_Init();
 80010c2:	f7ff fdb3 	bl	8000c2c <MX_ADC2_Init>
  MX_CAN1_Init();
 80010c6:	f7ff fe55 	bl	8000d74 <MX_CAN1_Init>
  MX_CAN2_Init();
 80010ca:	f7ff fe87 	bl	8000ddc <MX_CAN2_Init>
  MX_TIM7_Init();
 80010ce:	f000 fbc7 	bl	8001860 <MX_TIM7_Init>
  MX_SPI1_Init();
 80010d2:	f000 fa8d 	bl	80015f0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80010d6:	f000 fc17 	bl	8001908 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80010da:	f000 fc3f 	bl	800195c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 80010de:	f007 f837 	bl	8008150 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Start timer
  GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin);
 80010e2:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80010e6:	2240      	movs	r2, #64	; 0x40
 80010e8:	49ca      	ldr	r1, [pc, #808]	; (8001414 <main+0x36c>)
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 fa0a 	bl	8001504 <GpioTimePacket_Init>
  TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 80010f0:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 80010f4:	f103 0314 	add.w	r3, r3, #20
 80010f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fa41 	bl	8001584 <TimerPacket_Init>

  //Pull SPI1 nCS HIGH (deselect)
  LTC_nCS_High();
 8001102:	f000 faf5 	bl	80016f0 <LTC_nCS_High>
  LTC_Set_Num_Devices(NUM_DEVICES);
 8001106:	2002      	movs	r0, #2
 8001108:	f7ff fa46 	bl	8000598 <LTC_Set_Num_Devices>
  LTC_Set_Num_Series_Groups(NUM_SERIES_GROUP);
 800110c:	200c      	movs	r0, #12
 800110e:	f7ff fa5f 	bl	80005d0 <LTC_Set_Num_Series_Groups>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8001112:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001116:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fa0f 	bl	800153e <GpioFixedToggle>

		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 8001120:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8001124:	f103 0314 	add.w	r3, r3, #20
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fa3e 	bl	80015aa <TimerPacket_FixedPulse>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0ee      	beq.n	8001112 <main+0x6a>
			char packV[30];
			char buf[20];
			char out_buf[2048] = "";
 8001134:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001138:	2200      	movs	r2, #0
 800113a:	f843 2cb8 	str.w	r2, [r3, #-184]
 800113e:	3bb4      	subs	r3, #180	; 0xb4
 8001140:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f007 fd0a 	bl	8008b60 <memset>
			char char_to_str[2];
			int packvoltage = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8001152:	f102 0210 	add.w	r2, r2, #16
 8001156:	6013      	str	r3, [r2, #0]

			LTC_ADCV(MD_7KHZ_3KHZ,DCP_DISABLED,CELL_CH_ALL);
 8001158:	2200      	movs	r2, #0
 800115a:	2100      	movs	r1, #0
 800115c:	2002      	movs	r0, #2
 800115e:	f7ff fc35 	bl	80009cc <LTC_ADCV>
			LTC_PollAdc();
 8001162:	f7ff fcb9 	bl	8000ad8 <LTC_PollAdc>
			LTC_ReadRawCellVoltages((uint16_t *)read_volt);
 8001166:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800116a:	f103 0304 	add.w	r3, r3, #4
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fa86 	bl	8000680 <LTC_ReadRawCellVoltages>
			packvoltage = LTC_CalcPackVoltage((uint16_t *) read_volt);
 8001174:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8001178:	f103 0304 	add.w	r3, r3, #4
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fcf1 	bl	8000b64 <LTC_CalcPackVoltage>
 8001182:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001186:	f103 0310 	add.w	r3, r3, #16
 800118a:	6018      	str	r0, [r3, #0]
			sprintf(packV, "Pack Voltage: %d/10000 V", packvoltage);
 800118c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001190:	f103 030c 	add.w	r3, r3, #12
 8001194:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8001198:	f102 0210 	add.w	r2, r2, #16
 800119c:	6812      	ldr	r2, [r2, #0]
 800119e:	499e      	ldr	r1, [pc, #632]	; (8001418 <main+0x370>)
 80011a0:	4618      	mov	r0, r3
 80011a2:	f007 fcbd 	bl	8008b20 <siprintf>
			strncat(out_buf, packV, 30);
 80011a6:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 80011aa:	f101 010c 	add.w	r1, r1, #12
 80011ae:	f107 0318 	add.w	r3, r7, #24
 80011b2:	3b18      	subs	r3, #24
 80011b4:	221e      	movs	r2, #30
 80011b6:	4618      	mov	r0, r3
 80011b8:	f007 fcda 	bl	8008b70 <strncat>
			strncat(out_buf, char_to_str, 2);
 80011bc:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80011c0:	f101 0114 	add.w	r1, r1, #20
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	3b18      	subs	r3, #24
 80011ca:	2202      	movs	r2, #2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f007 fccf 	bl	8008b70 <strncat>


			char_to_str[0] = '\n';
 80011d2:	230a      	movs	r3, #10
 80011d4:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80011d8:	f102 0214 	add.w	r2, r2, #20
 80011dc:	7013      	strb	r3, [r2, #0]
			char_to_str[1] = '\0';
 80011de:	2300      	movs	r3, #0
 80011e0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80011e4:	f102 0215 	add.w	r2, r2, #21
 80011e8:	7013      	strb	r3, [r2, #0]


			for (uint8_t i = 0; i < NUM_CELLS; i++) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 80011f0:	f102 0217 	add.w	r2, r2, #23
 80011f4:	7013      	strb	r3, [r2, #0]
 80011f6:	e03a      	b.n	800126e <main+0x1c6>
				sprintf(buf, "C%u:%u/10000 V", i+1, read_volt[i]);
 80011f8:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80011fc:	f103 0317 	add.w	r3, r3, #23
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	1c5a      	adds	r2, r3, #1
 8001204:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001208:	f103 0317 	add.w	r3, r3, #23
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 8001214:	f103 0318 	add.w	r3, r3, #24
 8001218:	443b      	add	r3, r7
 800121a:	f833 3c54 	ldrh.w	r3, [r3, #-84]
 800121e:	f507 5080 	add.w	r0, r7, #4096	; 0x1000
 8001222:	f100 0018 	add.w	r0, r0, #24
 8001226:	497d      	ldr	r1, [pc, #500]	; (800141c <main+0x374>)
 8001228:	f007 fc7a 	bl	8008b20 <siprintf>
				strncat(out_buf, buf, 20);
 800122c:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001230:	f101 0118 	add.w	r1, r1, #24
 8001234:	f107 0318 	add.w	r3, r7, #24
 8001238:	3b18      	subs	r3, #24
 800123a:	2214      	movs	r2, #20
 800123c:	4618      	mov	r0, r3
 800123e:	f007 fc97 	bl	8008b70 <strncat>
				strncat(out_buf, char_to_str, 2);
 8001242:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001246:	f101 0114 	add.w	r1, r1, #20
 800124a:	f107 0318 	add.w	r3, r7, #24
 800124e:	3b18      	subs	r3, #24
 8001250:	2202      	movs	r2, #2
 8001252:	4618      	mov	r0, r3
 8001254:	f007 fc8c 	bl	8008b70 <strncat>
			for (uint8_t i = 0; i < NUM_CELLS; i++) {
 8001258:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 800125c:	f103 0317 	add.w	r3, r3, #23
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8001268:	f102 0217 	add.w	r2, r2, #23
 800126c:	7013      	strb	r3, [r2, #0]
 800126e:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001272:	f103 0317 	add.w	r3, r3, #23
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b17      	cmp	r3, #23
 800127a:	d9bd      	bls.n	80011f8 <main+0x150>
			}
			strncat(out_buf, char_to_str, 2);
 800127c:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001280:	f101 0114 	add.w	r1, r1, #20
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	3b18      	subs	r3, #24
 800128a:	2202      	movs	r2, #2
 800128c:	4618      	mov	r0, r3
 800128e:	f007 fc6f 	bl	8008b70 <strncat>

			USB_Transmit(out_buf, strlen(out_buf));
 8001292:	f107 0318 	add.w	r3, r7, #24
 8001296:	3b18      	subs	r3, #24
 8001298:	4618      	mov	r0, r3
 800129a:	f7fe ffc3 	bl	8000224 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	3b18      	subs	r3, #24
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f006 ff41 	bl	8008132 <USB_Transmit>

			char buf2[20];
			char out_buf2[2048] = "";
 80012b0:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80012b4:	f103 0318 	add.w	r3, r3, #24
 80012b8:	f6a3 03b8 	subw	r3, r3, #2232	; 0x8b8
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	3304      	adds	r3, #4
 80012c2:	f240 72fc 	movw	r2, #2044	; 0x7fc
 80012c6:	2100      	movs	r1, #0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f007 fc49 	bl	8008b60 <memset>

			LTC_Wakeup_Idle();
 80012ce:	f7ff f99f 	bl	8000610 <LTC_Wakeup_Idle>
			LTC_ADAX(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012d2:	2100      	movs	r1, #0
 80012d4:	2002      	movs	r0, #2
 80012d6:	f7ff fbbf 	bl	8000a58 <LTC_ADAX>
			LTC_PollAdc();
 80012da:	f7ff fbfd 	bl	8000ad8 <LTC_PollAdc>
			LTC_ReadRawCellTemps((uint16_t *) read_temp); // Set to read back all aux registers
 80012de:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80012e2:	f103 030c 	add.w	r3, r3, #12
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff faa0 	bl	800082c <LTC_ReadRawCellTemps>
			for (uint8_t i = 0; i < 12; i++) {
 80012ec:	2300      	movs	r3, #0
 80012ee:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 80012f2:	f102 0216 	add.w	r2, r2, #22
 80012f6:	7013      	strb	r3, [r2, #0]
 80012f8:	e06d      	b.n	80013d6 <main+0x32e>
				if((i+1)%6 != 0){
 80012fa:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80012fe:	f103 0316 	add.w	r3, r3, #22
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	1c59      	adds	r1, r3, #1
 8001306:	4b46      	ldr	r3, [pc, #280]	; (8001420 <main+0x378>)
 8001308:	fb83 3201 	smull	r3, r2, r3, r1
 800130c:	17cb      	asrs	r3, r1, #31
 800130e:	1ad2      	subs	r2, r2, r3
 8001310:	4613      	mov	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	1aca      	subs	r2, r1, r3
 800131a:	2a00      	cmp	r2, #0
 800131c:	d02a      	beq.n	8001374 <main+0x2cc>
					sprintf(buf2, "C%u:%u C", i+1, read_temp[i]);
 800131e:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001322:	f103 0316 	add.w	r3, r3, #22
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	1c5a      	adds	r2, r3, #1
 800132a:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 800132e:	f103 0316 	add.w	r3, r3, #22
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 800133a:	f103 0318 	add.w	r3, r3, #24
 800133e:	443b      	add	r3, r7
 8001340:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8001344:	f507 5080 	add.w	r0, r7, #4096	; 0x1000
 8001348:	4936      	ldr	r1, [pc, #216]	; (8001424 <main+0x37c>)
 800134a:	f007 fbe9 	bl	8008b20 <siprintf>
					strncat(out_buf2, buf2, 20);
 800134e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001352:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8001356:	2214      	movs	r2, #20
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fc09 	bl	8008b70 <strncat>
					strncat(out_buf2, char_to_str, 2);
 800135e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001362:	f101 0114 	add.w	r1, r1, #20
 8001366:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800136a:	2202      	movs	r2, #2
 800136c:	4618      	mov	r0, r3
 800136e:	f007 fbff 	bl	8008b70 <strncat>
 8001372:	e025      	b.n	80013c0 <main+0x318>
				}
				else{
					sprintf(buf2, "Vref:%u", read_temp[i]);
 8001374:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001378:	f103 0316 	add.w	r3, r3, #22
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 8001384:	f103 0318 	add.w	r3, r3, #24
 8001388:	443b      	add	r3, r7
 800138a:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800138e:	461a      	mov	r2, r3
 8001390:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001394:	4924      	ldr	r1, [pc, #144]	; (8001428 <main+0x380>)
 8001396:	4618      	mov	r0, r3
 8001398:	f007 fbc2 	bl	8008b20 <siprintf>
					strncat(out_buf2, buf2, 20);
 800139c:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80013a0:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 80013a4:	2214      	movs	r2, #20
 80013a6:	4618      	mov	r0, r3
 80013a8:	f007 fbe2 	bl	8008b70 <strncat>
					strncat(out_buf2, char_to_str, 2);
 80013ac:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80013b0:	f101 0114 	add.w	r1, r1, #20
 80013b4:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 80013b8:	2202      	movs	r2, #2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f007 fbd8 	bl	8008b70 <strncat>
			for (uint8_t i = 0; i < 12; i++) {
 80013c0:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80013c4:	f103 0316 	add.w	r3, r3, #22
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	3301      	adds	r3, #1
 80013cc:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 80013d0:	f102 0216 	add.w	r2, r2, #22
 80013d4:	7013      	strb	r3, [r2, #0]
 80013d6:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 80013da:	f103 0316 	add.w	r3, r3, #22
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b0b      	cmp	r3, #11
 80013e2:	d98a      	bls.n	80012fa <main+0x252>
				}
			}
			strncat(out_buf2, char_to_str, 2);
 80013e4:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80013e8:	f101 0114 	add.w	r1, r1, #20
 80013ec:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 80013f0:	2202      	movs	r2, #2
 80013f2:	4618      	mov	r0, r3
 80013f4:	f007 fbbc 	bl	8008b70 <strncat>
			USB_Transmit(out_buf2, strlen(out_buf2));
 80013f8:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7fe ff11 	bl	8000224 <strlen>
 8001402:	4603      	mov	r3, r0
 8001404:	b29a      	uxth	r2, r3
 8001406:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800140a:	4611      	mov	r1, r2
 800140c:	4618      	mov	r0, r3
 800140e:	f006 fe90 	bl	8008132 <USB_Transmit>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8001412:	e67e      	b.n	8001112 <main+0x6a>
 8001414:	40011000 	.word	0x40011000
 8001418:	080094c4 	.word	0x080094c4
 800141c:	080094e0 	.word	0x080094e0
 8001420:	2aaaaaab 	.word	0x2aaaaaab
 8001424:	080094f0 	.word	0x080094f0
 8001428:	080094fc 	.word	0x080094fc

0800142c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b09c      	sub	sp, #112	; 0x70
 8001430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001432:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001436:	2238      	movs	r2, #56	; 0x38
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f007 fb90 	bl	8008b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2220      	movs	r2, #32
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f007 fb82 	bl	8008b60 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800145c:	2301      	movs	r3, #1
 800145e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001464:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8001466:	2304      	movs	r3, #4
 8001468:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146a:	2301      	movs	r3, #1
 800146c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800146e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001472:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001474:	2302      	movs	r3, #2
 8001476:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001478:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800147c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800147e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001482:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8001484:	2302      	movs	r3, #2
 8001486:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8001488:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800148c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800148e:	2340      	movs	r3, #64	; 0x40
 8001490:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001492:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001496:	4618      	mov	r0, r3
 8001498:	f002 fabc 	bl	8003a14 <HAL_RCC_OscConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80014a2:	f000 f89f 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a6:	230f      	movs	r3, #15
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014aa:	2302      	movs	r3, #2
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c0:	2102      	movs	r1, #2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fdbc 	bl	8004040 <HAL_RCC_ClockConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014ce:	f000 f889 	bl	80015e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80014d2:	2312      	movs	r3, #18
 80014d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014da:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 80014dc:	2300      	movs	r3, #0
 80014de:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	4618      	mov	r0, r3
 80014e4:	f002 ffa2 	bl	800442c <HAL_RCCEx_PeriphCLKConfig>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80014ee:	f000 f879 	bl	80015e4 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80014f2:	4b03      	ldr	r3, [pc, #12]	; (8001500 <SystemClock_Config+0xd4>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	3770      	adds	r7, #112	; 0x70
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	42420070 	.word	0x42420070

08001504 <GpioTimePacket_Init>:
/* USER CODE BEGIN 4 */

//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	4613      	mov	r3, r2
 8001510:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	2200      	movs	r2, #0
 8001516:	4619      	mov	r1, r3
 8001518:	68b8      	ldr	r0, [r7, #8]
 800151a:	f001 f919 	bl	8002750 <HAL_GPIO_WritePin>
	gtp->gpio_port	= port;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin	= pin;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	88fa      	ldrh	r2, [r7, #6]
 8001528:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev 	= 0; //Init to 0
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
	gtp->ts_curr 	= 0; //Init to 0
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <GpioFixedToggle>:

//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	460b      	mov	r3, r1
 8001548:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800154a:	f000 fb35 	bl	8001bb8 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	60da      	str	r2, [r3, #12]

	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	1ad2      	subs	r2, r2, r3
 800155e:	887b      	ldrh	r3, [r7, #2]
 8001560:	429a      	cmp	r2, r3
 8001562:	d90b      	bls.n	800157c <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	889b      	ldrh	r3, [r3, #4]
 800156c:	4619      	mov	r1, r3
 800156e:	4610      	mov	r0, r2
 8001570:	f001 f906 	bl	8002780 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68da      	ldr	r2, [r3, #12]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	609a      	str	r2, [r3, #8]
	}
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <TimerPacket_Init>:

//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
	tp->ts_prev 	= 0;		//Init to 0
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
	tp->ts_curr 	= 0; 		//Init to 0
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
	tp->delay		= delay;	//Init to user value
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	609a      	str	r2, [r3, #8]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <TimerPacket_FixedPulse>:

//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 80015b2:	f000 fb01 	bl	8001bb8 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	605a      	str	r2, [r3, #4]

	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	1ad2      	subs	r2, r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d905      	bls.n	80015da <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685a      	ldr	r2, [r3, #4]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	e7fe      	b.n	80015ec <Error_Handler+0x8>
	...

080015f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015f4:	4b17      	ldr	r3, [pc, #92]	; (8001654 <MX_SPI1_Init+0x64>)
 80015f6:	4a18      	ldr	r2, [pc, #96]	; (8001658 <MX_SPI1_Init+0x68>)
 80015f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015fa:	4b16      	ldr	r3, [pc, #88]	; (8001654 <MX_SPI1_Init+0x64>)
 80015fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001600:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001602:	4b14      	ldr	r3, [pc, #80]	; (8001654 <MX_SPI1_Init+0x64>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001608:	4b12      	ldr	r3, [pc, #72]	; (8001654 <MX_SPI1_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_SPI1_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001614:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_SPI1_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_SPI1_Init+0x64>)
 800161c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001620:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001622:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_SPI1_Init+0x64>)
 8001624:	2228      	movs	r2, #40	; 0x28
 8001626:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001628:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <MX_SPI1_Init+0x64>)
 800162a:	2200      	movs	r2, #0
 800162c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800162e:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_SPI1_Init+0x64>)
 8001630:	2200      	movs	r2, #0
 8001632:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001634:	4b07      	ldr	r3, [pc, #28]	; (8001654 <MX_SPI1_Init+0x64>)
 8001636:	2200      	movs	r2, #0
 8001638:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800163a:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_SPI1_Init+0x64>)
 800163c:	220a      	movs	r2, #10
 800163e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001640:	4804      	ldr	r0, [pc, #16]	; (8001654 <MX_SPI1_Init+0x64>)
 8001642:	f003 f825 	bl	8004690 <HAL_SPI_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800164c:	f7ff ffca 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	200002a0 	.word	0x200002a0
 8001658:	40013000 	.word	0x40013000

0800165c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a1b      	ldr	r2, [pc, #108]	; (80016e4 <HAL_SPI_MspInit+0x88>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d12f      	bne.n	80016dc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	4a19      	ldr	r2, [pc, #100]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 8001682:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001686:	6193      	str	r3, [r2, #24]
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 800169a:	f043 0304 	orr.w	r3, r3, #4
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_SPI_MspInit+0x8c>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80016ac:	23a0      	movs	r3, #160	; 0xa0
 80016ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	4619      	mov	r1, r3
 80016be:	480b      	ldr	r0, [pc, #44]	; (80016ec <HAL_SPI_MspInit+0x90>)
 80016c0:	f000 fec2 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4619      	mov	r1, r3
 80016d6:	4805      	ldr	r0, [pc, #20]	; (80016ec <HAL_SPI_MspInit+0x90>)
 80016d8:	f000 feb6 	bl	8002448 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016dc:	bf00      	nop
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40013000 	.word	0x40013000
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010800 	.word	0x40010800

080016f0 <LTC_nCS_High>:
  }
}

/* USER CODE BEGIN 1 */
/* Pull nCS line to SPI1 HIGH */
void LTC_nCS_High(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 80016f4:	2201      	movs	r2, #1
 80016f6:	2110      	movs	r1, #16
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <LTC_nCS_High+0x14>)
 80016fa:	f001 f829 	bl	8002750 <HAL_GPIO_WritePin>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40010800 	.word	0x40010800

08001708 <LTC_nCS_Low>:

/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 800170c:	2200      	movs	r2, #0
 800170e:	2110      	movs	r1, #16
 8001710:	4802      	ldr	r0, [pc, #8]	; (800171c <LTC_nCS_Low+0x14>)
 8001712:	f001 f81d 	bl	8002750 <HAL_GPIO_WritePin>
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40010800 	.word	0x40010800

08001720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <HAL_MspInit+0x5c>)
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	4a14      	ldr	r2, [pc, #80]	; (800177c <HAL_MspInit+0x5c>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6193      	str	r3, [r2, #24]
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_MspInit+0x5c>)
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	4b0f      	ldr	r3, [pc, #60]	; (800177c <HAL_MspInit+0x5c>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	4a0e      	ldr	r2, [pc, #56]	; (800177c <HAL_MspInit+0x5c>)
 8001744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001748:	61d3      	str	r3, [r2, #28]
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <HAL_MspInit+0x5c>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <HAL_MspInit+0x60>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	4a04      	ldr	r2, [pc, #16]	; (8001780 <HAL_MspInit+0x60>)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	40021000 	.word	0x40021000
 8001780:	40010000 	.word	0x40010000

08001784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001788:	e7fe      	b.n	8001788 <NMI_Handler+0x4>

0800178a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178e:	e7fe      	b.n	800178e <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001794:	e7fe      	b.n	8001794 <MemManage_Handler+0x4>

08001796 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179a:	e7fe      	b.n	800179a <BusFault_Handler+0x4>

0800179c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <UsageFault_Handler+0x4>

080017a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr

080017ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr

080017ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ca:	f000 f9e3 	bl	8001b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <OTG_FS_IRQHandler+0x10>)
 80017da:	f001 f929 	bl	8002a30 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200010a0 	.word	0x200010a0

080017e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f0:	4a14      	ldr	r2, [pc, #80]	; (8001844 <_sbrk+0x5c>)
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <_sbrk+0x60>)
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <_sbrk+0x64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d102      	bne.n	800180a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <_sbrk+0x64>)
 8001806:	4a12      	ldr	r2, [pc, #72]	; (8001850 <_sbrk+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180a:	4b10      	ldr	r3, [pc, #64]	; (800184c <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	429a      	cmp	r2, r3
 8001816:	d207      	bcs.n	8001828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001818:	f007 f9be 	bl	8008b98 <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	220c      	movs	r2, #12
 8001820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	e009      	b.n	800183c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	4a05      	ldr	r2, [pc, #20]	; (800184c <_sbrk+0x64>)
 8001838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183a:	68fb      	ldr	r3, [r7, #12]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20010000 	.word	0x20010000
 8001848:	00000400 	.word	0x00000400
 800184c:	200002f8 	.word	0x200002f8
 8001850:	20001910 	.word	0x20001910

08001854 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001866:	463b      	mov	r3, r7
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <MX_TIM7_Init+0x64>)
 8001870:	4a15      	ldr	r2, [pc, #84]	; (80018c8 <MX_TIM7_Init+0x68>)
 8001872:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001874:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <MX_TIM7_Init+0x64>)
 8001876:	2200      	movs	r2, #0
 8001878:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <MX_TIM7_Init+0x64>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001880:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <MX_TIM7_Init+0x64>)
 8001882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001886:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <MX_TIM7_Init+0x64>)
 800188a:	2280      	movs	r2, #128	; 0x80
 800188c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800188e:	480d      	ldr	r0, [pc, #52]	; (80018c4 <MX_TIM7_Init+0x64>)
 8001890:	f003 fc86 	bl	80051a0 <HAL_TIM_Base_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800189a:	f7ff fea3 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189e:	2300      	movs	r3, #0
 80018a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80018a6:	463b      	mov	r3, r7
 80018a8:	4619      	mov	r1, r3
 80018aa:	4806      	ldr	r0, [pc, #24]	; (80018c4 <MX_TIM7_Init+0x64>)
 80018ac:	f003 fd34 	bl	8005318 <HAL_TIMEx_MasterConfigSynchronization>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80018b6:	f7ff fe95 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200002fc 	.word	0x200002fc
 80018c8:	40001400 	.word	0x40001400

080018cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a09      	ldr	r2, [pc, #36]	; (8001900 <HAL_TIM_Base_MspInit+0x34>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d10b      	bne.n	80018f6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <HAL_TIM_Base_MspInit+0x38>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	4a08      	ldr	r2, [pc, #32]	; (8001904 <HAL_TIM_Base_MspInit+0x38>)
 80018e4:	f043 0320 	orr.w	r3, r3, #32
 80018e8:	61d3      	str	r3, [r2, #28]
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <HAL_TIM_Base_MspInit+0x38>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	f003 0320 	and.w	r3, r3, #32
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80018f6:	bf00      	nop
 80018f8:	3714      	adds	r7, #20
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	40001400 	.word	0x40001400
 8001904:	40021000 	.word	0x40021000

08001908 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 800190e:	4a12      	ldr	r2, [pc, #72]	; (8001958 <MX_USART2_UART_Init+0x50>)
 8001910:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001912:	4b10      	ldr	r3, [pc, #64]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b09      	ldr	r3, [pc, #36]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001938:	4b06      	ldr	r3, [pc, #24]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_USART2_UART_Init+0x4c>)
 8001940:	f003 fd50 	bl	80053e4 <HAL_UART_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800194a:	f7ff fe4b 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000344 	.word	0x20000344
 8001958:	40004400 	.word	0x40004400

0800195c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001962:	4a12      	ldr	r2, [pc, #72]	; (80019ac <MX_USART3_UART_Init+0x50>)
 8001964:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001968:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800196c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800196e:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001974:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800197a:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001982:	220c      	movs	r2, #12
 8001984:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001986:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <MX_USART3_UART_Init+0x4c>)
 8001994:	f003 fd26 	bl	80053e4 <HAL_UART_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800199e:	f7ff fe21 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000038c 	.word	0x2000038c
 80019ac:	40004800 	.word	0x40004800

080019b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	; 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0318 	add.w	r3, r7, #24
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a37      	ldr	r2, [pc, #220]	; (8001aa8 <HAL_UART_MspInit+0xf8>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d130      	bne.n	8001a32 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d0:	4b36      	ldr	r3, [pc, #216]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	4a35      	ldr	r2, [pc, #212]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019da:	61d3      	str	r3, [r2, #28]
 80019dc:	4b33      	ldr	r3, [pc, #204]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b30      	ldr	r3, [pc, #192]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a2f      	ldr	r2, [pc, #188]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b2d      	ldr	r3, [pc, #180]	; (8001aac <HAL_UART_MspInit+0xfc>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a00:	2304      	movs	r3, #4
 8001a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0318 	add.w	r3, r7, #24
 8001a10:	4619      	mov	r1, r3
 8001a12:	4827      	ldr	r0, [pc, #156]	; (8001ab0 <HAL_UART_MspInit+0x100>)
 8001a14:	f000 fd18 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a18:	2308      	movs	r3, #8
 8001a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 0318 	add.w	r3, r7, #24
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4821      	ldr	r0, [pc, #132]	; (8001ab0 <HAL_UART_MspInit+0x100>)
 8001a2c:	f000 fd0c 	bl	8002448 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a30:	e036      	b.n	8001aa0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a1f      	ldr	r2, [pc, #124]	; (8001ab4 <HAL_UART_MspInit+0x104>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d131      	bne.n	8001aa0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	4a1a      	ldr	r2, [pc, #104]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a46:	61d3      	str	r3, [r2, #28]
 8001a48:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a4a:	69db      	ldr	r3, [r3, #28]
 8001a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	4a14      	ldr	r2, [pc, #80]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a5a:	f043 0308 	orr.w	r3, r3, #8
 8001a5e:	6193      	str	r3, [r2, #24]
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <HAL_UART_MspInit+0xfc>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a76:	2303      	movs	r3, #3
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	f107 0318 	add.w	r3, r7, #24
 8001a7e:	4619      	mov	r1, r3
 8001a80:	480d      	ldr	r0, [pc, #52]	; (8001ab8 <HAL_UART_MspInit+0x108>)
 8001a82:	f000 fce1 	bl	8002448 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f107 0318 	add.w	r3, r7, #24
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4807      	ldr	r0, [pc, #28]	; (8001ab8 <HAL_UART_MspInit+0x108>)
 8001a9c:	f000 fcd4 	bl	8002448 <HAL_GPIO_Init>
}
 8001aa0:	bf00      	nop
 8001aa2:	3728      	adds	r7, #40	; 0x28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40004400 	.word	0x40004400
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010800 	.word	0x40010800
 8001ab4:	40004800 	.word	0x40004800
 8001ab8:	40010c00 	.word	0x40010c00

08001abc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001abc:	f7ff feca 	bl	8001854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ac0:	480b      	ldr	r0, [pc, #44]	; (8001af0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ac2:	490c      	ldr	r1, [pc, #48]	; (8001af4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ac4:	4a0c      	ldr	r2, [pc, #48]	; (8001af8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac8:	e002      	b.n	8001ad0 <LoopCopyDataInit>

08001aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ace:	3304      	adds	r3, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad4:	d3f9      	bcc.n	8001aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad6:	4a09      	ldr	r2, [pc, #36]	; (8001afc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ad8:	4c09      	ldr	r4, [pc, #36]	; (8001b00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001adc:	e001      	b.n	8001ae2 <LoopFillZerobss>

08001ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ae0:	3204      	adds	r2, #4

08001ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae4:	d3fb      	bcc.n	8001ade <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ae6:	f007 f85d 	bl	8008ba4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aea:	f7ff fadd 	bl	80010a8 <main>
  bx lr
 8001aee:	4770      	bx	lr
  ldr r0, =_sdata
 8001af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af4:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001af8:	080099d4 	.word	0x080099d4
  ldr r2, =_sbss
 8001afc:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001b00:	2000190c 	.word	0x2000190c

08001b04 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b04:	e7fe      	b.n	8001b04 <ADC1_2_IRQHandler>
	...

08001b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <HAL_Init+0x28>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <HAL_Init+0x28>)
 8001b12:	f043 0310 	orr.w	r3, r3, #16
 8001b16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b18:	2003      	movs	r0, #3
 8001b1a:	f000 fc53 	bl	80023c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1e:	200f      	movs	r0, #15
 8001b20:	f000 f808 	bl	8001b34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b24:	f7ff fdfc 	bl	8001720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40022000 	.word	0x40022000

08001b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b3c:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <HAL_InitTick+0x54>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_InitTick+0x58>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 fc6b 	bl	800242e <HAL_SYSTICK_Config>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00e      	b.n	8001b80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d80a      	bhi.n	8001b7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b70:	f000 fc33 	bl	80023da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b74:	4a06      	ldr	r2, [pc, #24]	; (8001b90 <HAL_InitTick+0x5c>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000000 	.word	0x20000000
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20000004 	.word	0x20000004

08001b94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b98:	4b05      	ldr	r3, [pc, #20]	; (8001bb0 <HAL_IncTick+0x1c>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <HAL_IncTick+0x20>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a03      	ldr	r2, [pc, #12]	; (8001bb4 <HAL_IncTick+0x20>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	20000008 	.word	0x20000008
 8001bb4:	200003d4 	.word	0x200003d4

08001bb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return uwTick;
 8001bbc:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <HAL_GetTick+0x10>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	200003d4 	.word	0x200003d4

08001bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff fff0 	bl	8001bb8 <HAL_GetTick>
 8001bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be4:	d005      	beq.n	8001bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001be6:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <HAL_Delay+0x44>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bf2:	bf00      	nop
 8001bf4:	f7ff ffe0 	bl	8001bb8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d8f7      	bhi.n	8001bf4 <HAL_Delay+0x28>
  {
  }
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008

08001c14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0be      	b.n	8001db4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d109      	bne.n	8001c58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff f828 	bl	8000ca8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f9ab 	bl	8001fb4 <ADC_ConversionStop_Disable>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f040 8099 	bne.w	8001da2 <HAL_ADC_Init+0x18e>
 8001c70:	7dfb      	ldrb	r3, [r7, #23]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f040 8095 	bne.w	8001da2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c80:	f023 0302 	bic.w	r3, r3, #2
 8001c84:	f043 0202 	orr.w	r2, r3, #2
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	7b1b      	ldrb	r3, [r3, #12]
 8001c9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cac:	d003      	beq.n	8001cb6 <HAL_ADC_Init+0xa2>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d102      	bne.n	8001cbc <HAL_ADC_Init+0xa8>
 8001cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cba:	e000      	b.n	8001cbe <HAL_ADC_Init+0xaa>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7d1b      	ldrb	r3, [r3, #20]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d119      	bne.n	8001d00 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	7b1b      	ldrb	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	035a      	lsls	r2, r3, #13
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	e00b      	b.n	8001d00 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cec:	f043 0220 	orr.w	r2, r3, #32
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	4b28      	ldr	r3, [pc, #160]	; (8001dbc <HAL_ADC_Init+0x1a8>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	68b9      	ldr	r1, [r7, #8]
 8001d24:	430b      	orrs	r3, r1
 8001d26:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d30:	d003      	beq.n	8001d3a <HAL_ADC_Init+0x126>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d104      	bne.n	8001d44 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	051b      	lsls	r3, r3, #20
 8001d42:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <HAL_ADC_Init+0x1ac>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d10b      	bne.n	8001d80 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d72:	f023 0303 	bic.w	r3, r3, #3
 8001d76:	f043 0201 	orr.w	r2, r3, #1
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d7e:	e018      	b.n	8001db2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d84:	f023 0312 	bic.w	r3, r3, #18
 8001d88:	f043 0210 	orr.w	r2, r3, #16
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d94:	f043 0201 	orr.w	r2, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001da0:	e007      	b.n	8001db2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	f043 0210 	orr.w	r2, r3, #16
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	ffe1f7fd 	.word	0xffe1f7fd
 8001dc0:	ff1f0efe 	.word	0xff1f0efe

08001dc4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d101      	bne.n	8001de4 <HAL_ADC_ConfigChannel+0x20>
 8001de0:	2302      	movs	r3, #2
 8001de2:	e0dc      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x1da>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b06      	cmp	r3, #6
 8001df2:	d81c      	bhi.n	8001e2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	3b05      	subs	r3, #5
 8001e06:	221f      	movs	r2, #31
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	4019      	ands	r1, r3
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	6818      	ldr	r0, [r3, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4413      	add	r3, r2
 8001e1e:	3b05      	subs	r3, #5
 8001e20:	fa00 f203 	lsl.w	r2, r0, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e2c:	e03c      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	2b0c      	cmp	r3, #12
 8001e34:	d81c      	bhi.n	8001e70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	3b23      	subs	r3, #35	; 0x23
 8001e48:	221f      	movs	r2, #31
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	4019      	ands	r1, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	6818      	ldr	r0, [r3, #0]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	3b23      	subs	r3, #35	; 0x23
 8001e62:	fa00 f203 	lsl.w	r2, r0, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	631a      	str	r2, [r3, #48]	; 0x30
 8001e6e:	e01b      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b41      	subs	r3, #65	; 0x41
 8001e82:	221f      	movs	r2, #31
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	4019      	ands	r1, r3
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	3b41      	subs	r3, #65	; 0x41
 8001e9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b09      	cmp	r3, #9
 8001eae:	d91c      	bls.n	8001eea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68d9      	ldr	r1, [r3, #12]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	4413      	add	r3, r2
 8001ec0:	3b1e      	subs	r3, #30
 8001ec2:	2207      	movs	r2, #7
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	4019      	ands	r1, r3
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	6898      	ldr	r0, [r3, #8]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	3b1e      	subs	r3, #30
 8001edc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]
 8001ee8:	e019      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6919      	ldr	r1, [r3, #16]
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4413      	add	r3, r2
 8001efa:	2207      	movs	r2, #7
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	4019      	ands	r1, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	6898      	ldr	r0, [r3, #8]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	fa00 f203 	lsl.w	r2, r0, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2b10      	cmp	r3, #16
 8001f24:	d003      	beq.n	8001f2e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f2a:	2b11      	cmp	r3, #17
 8001f2c:	d132      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a1d      	ldr	r2, [pc, #116]	; (8001fa8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d125      	bne.n	8001f84 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d126      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001f54:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b10      	cmp	r3, #16
 8001f5c:	d11a      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <HAL_ADC_ConfigChannel+0x1e8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a13      	ldr	r2, [pc, #76]	; (8001fb0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001f64:	fba2 2303 	umull	r2, r3, r2, r3
 8001f68:	0c9a      	lsrs	r2, r3, #18
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f74:	e002      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f9      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x1b2>
 8001f82:	e007      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	f043 0220 	orr.w	r2, r3, #32
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	40012400 	.word	0x40012400
 8001fac:	20000000 	.word	0x20000000
 8001fb0:	431bde83 	.word	0x431bde83

08001fb4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d12e      	bne.n	800202c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fde:	f7ff fdeb 	bl	8001bb8 <HAL_GetTick>
 8001fe2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001fe4:	e01b      	b.n	800201e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fe6:	f7ff fde7 	bl	8001bb8 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d914      	bls.n	800201e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d10d      	bne.n	800201e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002006:	f043 0210 	orr.w	r2, r3, #16
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002012:	f043 0201 	orr.w	r2, r3, #1
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e007      	b.n	800202e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b01      	cmp	r3, #1
 800202a:	d0dc      	beq.n	8001fe6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e0ed      	b.n	8002224 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d102      	bne.n	800205a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7fe fef5 	bl	8000e44 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f042 0201 	orr.w	r2, r2, #1
 8002068:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800206a:	f7ff fda5 	bl	8001bb8 <HAL_GetTick>
 800206e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002070:	e012      	b.n	8002098 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002072:	f7ff fda1 	bl	8001bb8 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b0a      	cmp	r3, #10
 800207e:	d90b      	bls.n	8002098 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2205      	movs	r2, #5
 8002090:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0c5      	b.n	8002224 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0e5      	beq.n	8002072 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0202 	bic.w	r2, r2, #2
 80020b4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020b6:	f7ff fd7f 	bl	8001bb8 <HAL_GetTick>
 80020ba:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020bc:	e012      	b.n	80020e4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020be:	f7ff fd7b 	bl	8001bb8 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b0a      	cmp	r3, #10
 80020ca:	d90b      	bls.n	80020e4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2205      	movs	r2, #5
 80020dc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e09f      	b.n	8002224 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1e5      	bne.n	80020be <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	7e1b      	ldrb	r3, [r3, #24]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d108      	bne.n	800210c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	e007      	b.n	800211c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800211a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	7e5b      	ldrb	r3, [r3, #25]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d108      	bne.n	8002136 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e007      	b.n	8002146 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002144:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	7e9b      	ldrb	r3, [r3, #26]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d108      	bne.n	8002160 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f042 0220 	orr.w	r2, r2, #32
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	e007      	b.n	8002170 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0220 	bic.w	r2, r2, #32
 800216e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	7edb      	ldrb	r3, [r3, #27]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d108      	bne.n	800218a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0210 	bic.w	r2, r2, #16
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	e007      	b.n	800219a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f042 0210 	orr.w	r2, r2, #16
 8002198:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	7f1b      	ldrb	r3, [r3, #28]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d108      	bne.n	80021b4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f042 0208 	orr.w	r2, r2, #8
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	e007      	b.n	80021c4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0208 	bic.w	r2, r2, #8
 80021c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	7f5b      	ldrb	r3, [r3, #29]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d108      	bne.n	80021de <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 0204 	orr.w	r2, r2, #4
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	e007      	b.n	80021ee <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0204 	bic.w	r2, r2, #4
 80021ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	431a      	orrs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	431a      	orrs	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	ea42 0103 	orr.w	r1, r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	1e5a      	subs	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002248:	4013      	ands	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002254:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800225c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800225e:	4a04      	ldr	r2, [pc, #16]	; (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	60d3      	str	r3, [r2, #12]
}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002278:	4b04      	ldr	r3, [pc, #16]	; (800228c <__NVIC_GetPriorityGrouping+0x18>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	f003 0307 	and.w	r3, r3, #7
}
 8002282:	4618      	mov	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	db0b      	blt.n	80022ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	f003 021f 	and.w	r2, r3, #31
 80022a8:	4906      	ldr	r1, [pc, #24]	; (80022c4 <__NVIC_EnableIRQ+0x34>)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	095b      	lsrs	r3, r3, #5
 80022b0:	2001      	movs	r0, #1
 80022b2:	fa00 f202 	lsl.w	r2, r0, r2
 80022b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	e000e100 	.word	0xe000e100

080022c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	db0a      	blt.n	80022f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	490c      	ldr	r1, [pc, #48]	; (8002314 <__NVIC_SetPriority+0x4c>)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	0112      	lsls	r2, r2, #4
 80022e8:	b2d2      	uxtb	r2, r2
 80022ea:	440b      	add	r3, r1
 80022ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f0:	e00a      	b.n	8002308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	4908      	ldr	r1, [pc, #32]	; (8002318 <__NVIC_SetPriority+0x50>)
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	3b04      	subs	r3, #4
 8002300:	0112      	lsls	r2, r2, #4
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	440b      	add	r3, r1
 8002306:	761a      	strb	r2, [r3, #24]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000e100 	.word	0xe000e100
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	; 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f1c3 0307 	rsb	r3, r3, #7
 8002336:	2b04      	cmp	r3, #4
 8002338:	bf28      	it	cs
 800233a:	2304      	movcs	r3, #4
 800233c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3304      	adds	r3, #4
 8002342:	2b06      	cmp	r3, #6
 8002344:	d902      	bls.n	800234c <NVIC_EncodePriority+0x30>
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3b03      	subs	r3, #3
 800234a:	e000      	b.n	800234e <NVIC_EncodePriority+0x32>
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002350:	f04f 32ff 	mov.w	r2, #4294967295
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43da      	mvns	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	401a      	ands	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002364:	f04f 31ff 	mov.w	r1, #4294967295
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	fa01 f303 	lsl.w	r3, r1, r3
 800236e:	43d9      	mvns	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002374:	4313      	orrs	r3, r2
         );
}
 8002376:	4618      	mov	r0, r3
 8002378:	3724      	adds	r7, #36	; 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002390:	d301      	bcc.n	8002396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002392:	2301      	movs	r3, #1
 8002394:	e00f      	b.n	80023b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002396:	4a0a      	ldr	r2, [pc, #40]	; (80023c0 <SysTick_Config+0x40>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239e:	210f      	movs	r1, #15
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f7ff ff90 	bl	80022c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <SysTick_Config+0x40>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ae:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <SysTick_Config+0x40>)
 80023b0:	2207      	movs	r2, #7
 80023b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010

080023c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff ff2d 	bl	800222c <__NVIC_SetPriorityGrouping>
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	4603      	mov	r3, r0
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
 80023e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023ec:	f7ff ff42 	bl	8002274 <__NVIC_GetPriorityGrouping>
 80023f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	68b9      	ldr	r1, [r7, #8]
 80023f6:	6978      	ldr	r0, [r7, #20]
 80023f8:	f7ff ff90 	bl	800231c <NVIC_EncodePriority>
 80023fc:	4602      	mov	r2, r0
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff5f 	bl	80022c8 <__NVIC_SetPriority>
}
 800240a:	bf00      	nop
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800241c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff35 	bl	8002290 <__NVIC_EnableIRQ>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffa2 	bl	8002380 <SysTick_Config>
 800243c:	4603      	mov	r3, r0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b480      	push	{r7}
 800244a:	b08b      	sub	sp, #44	; 0x2c
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800245a:	e169      	b.n	8002730 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800245c:	2201      	movs	r2, #1
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69fa      	ldr	r2, [r7, #28]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	429a      	cmp	r2, r3
 8002476:	f040 8158 	bne.w	800272a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	4a9a      	ldr	r2, [pc, #616]	; (80026e8 <HAL_GPIO_Init+0x2a0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d05e      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 8002484:	4a98      	ldr	r2, [pc, #608]	; (80026e8 <HAL_GPIO_Init+0x2a0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d875      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 800248a:	4a98      	ldr	r2, [pc, #608]	; (80026ec <HAL_GPIO_Init+0x2a4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d058      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 8002490:	4a96      	ldr	r2, [pc, #600]	; (80026ec <HAL_GPIO_Init+0x2a4>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d86f      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 8002496:	4a96      	ldr	r2, [pc, #600]	; (80026f0 <HAL_GPIO_Init+0x2a8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d052      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 800249c:	4a94      	ldr	r2, [pc, #592]	; (80026f0 <HAL_GPIO_Init+0x2a8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d869      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024a2:	4a94      	ldr	r2, [pc, #592]	; (80026f4 <HAL_GPIO_Init+0x2ac>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d04c      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 80024a8:	4a92      	ldr	r2, [pc, #584]	; (80026f4 <HAL_GPIO_Init+0x2ac>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d863      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024ae:	4a92      	ldr	r2, [pc, #584]	; (80026f8 <HAL_GPIO_Init+0x2b0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d046      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 80024b4:	4a90      	ldr	r2, [pc, #576]	; (80026f8 <HAL_GPIO_Init+0x2b0>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d85d      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024ba:	2b12      	cmp	r3, #18
 80024bc:	d82a      	bhi.n	8002514 <HAL_GPIO_Init+0xcc>
 80024be:	2b12      	cmp	r3, #18
 80024c0:	d859      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024c2:	a201      	add	r2, pc, #4	; (adr r2, 80024c8 <HAL_GPIO_Init+0x80>)
 80024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c8:	08002543 	.word	0x08002543
 80024cc:	0800251d 	.word	0x0800251d
 80024d0:	0800252f 	.word	0x0800252f
 80024d4:	08002571 	.word	0x08002571
 80024d8:	08002577 	.word	0x08002577
 80024dc:	08002577 	.word	0x08002577
 80024e0:	08002577 	.word	0x08002577
 80024e4:	08002577 	.word	0x08002577
 80024e8:	08002577 	.word	0x08002577
 80024ec:	08002577 	.word	0x08002577
 80024f0:	08002577 	.word	0x08002577
 80024f4:	08002577 	.word	0x08002577
 80024f8:	08002577 	.word	0x08002577
 80024fc:	08002577 	.word	0x08002577
 8002500:	08002577 	.word	0x08002577
 8002504:	08002577 	.word	0x08002577
 8002508:	08002577 	.word	0x08002577
 800250c:	08002525 	.word	0x08002525
 8002510:	08002539 	.word	0x08002539
 8002514:	4a79      	ldr	r2, [pc, #484]	; (80026fc <HAL_GPIO_Init+0x2b4>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d013      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800251a:	e02c      	b.n	8002576 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	623b      	str	r3, [r7, #32]
          break;
 8002522:	e029      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	3304      	adds	r3, #4
 800252a:	623b      	str	r3, [r7, #32]
          break;
 800252c:	e024      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	3308      	adds	r3, #8
 8002534:	623b      	str	r3, [r7, #32]
          break;
 8002536:	e01f      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	330c      	adds	r3, #12
 800253e:	623b      	str	r3, [r7, #32]
          break;
 8002540:	e01a      	b.n	8002578 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d102      	bne.n	8002550 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800254a:	2304      	movs	r3, #4
 800254c:	623b      	str	r3, [r7, #32]
          break;
 800254e:	e013      	b.n	8002578 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d105      	bne.n	8002564 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002558:	2308      	movs	r3, #8
 800255a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69fa      	ldr	r2, [r7, #28]
 8002560:	611a      	str	r2, [r3, #16]
          break;
 8002562:	e009      	b.n	8002578 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002564:	2308      	movs	r3, #8
 8002566:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69fa      	ldr	r2, [r7, #28]
 800256c:	615a      	str	r2, [r3, #20]
          break;
 800256e:	e003      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002570:	2300      	movs	r3, #0
 8002572:	623b      	str	r3, [r7, #32]
          break;
 8002574:	e000      	b.n	8002578 <HAL_GPIO_Init+0x130>
          break;
 8002576:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	2bff      	cmp	r3, #255	; 0xff
 800257c:	d801      	bhi.n	8002582 <HAL_GPIO_Init+0x13a>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	e001      	b.n	8002586 <HAL_GPIO_Init+0x13e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3304      	adds	r3, #4
 8002586:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2bff      	cmp	r3, #255	; 0xff
 800258c:	d802      	bhi.n	8002594 <HAL_GPIO_Init+0x14c>
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	e002      	b.n	800259a <HAL_GPIO_Init+0x152>
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	3b08      	subs	r3, #8
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	210f      	movs	r1, #15
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	fa01 f303 	lsl.w	r3, r1, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	401a      	ands	r2, r3
 80025ac:	6a39      	ldr	r1, [r7, #32]
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	431a      	orrs	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 80b1 	beq.w	800272a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025c8:	4b4d      	ldr	r3, [pc, #308]	; (8002700 <HAL_GPIO_Init+0x2b8>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4a4c      	ldr	r2, [pc, #304]	; (8002700 <HAL_GPIO_Init+0x2b8>)
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b4a      	ldr	r3, [pc, #296]	; (8002700 <HAL_GPIO_Init+0x2b8>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025e0:	4a48      	ldr	r2, [pc, #288]	; (8002704 <HAL_GPIO_Init+0x2bc>)
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	089b      	lsrs	r3, r3, #2
 80025e6:	3302      	adds	r3, #2
 80025e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	f003 0303 	and.w	r3, r3, #3
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	220f      	movs	r2, #15
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a40      	ldr	r2, [pc, #256]	; (8002708 <HAL_GPIO_Init+0x2c0>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d013      	beq.n	8002634 <HAL_GPIO_Init+0x1ec>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a3f      	ldr	r2, [pc, #252]	; (800270c <HAL_GPIO_Init+0x2c4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d00d      	beq.n	8002630 <HAL_GPIO_Init+0x1e8>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a3e      	ldr	r2, [pc, #248]	; (8002710 <HAL_GPIO_Init+0x2c8>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d007      	beq.n	800262c <HAL_GPIO_Init+0x1e4>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a3d      	ldr	r2, [pc, #244]	; (8002714 <HAL_GPIO_Init+0x2cc>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d101      	bne.n	8002628 <HAL_GPIO_Init+0x1e0>
 8002624:	2303      	movs	r3, #3
 8002626:	e006      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002628:	2304      	movs	r3, #4
 800262a:	e004      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 800262c:	2302      	movs	r3, #2
 800262e:	e002      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002634:	2300      	movs	r3, #0
 8002636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002638:	f002 0203 	and.w	r2, r2, #3
 800263c:	0092      	lsls	r2, r2, #2
 800263e:	4093      	lsls	r3, r2
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002646:	492f      	ldr	r1, [pc, #188]	; (8002704 <HAL_GPIO_Init+0x2bc>)
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	089b      	lsrs	r3, r3, #2
 800264c:	3302      	adds	r3, #2
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d006      	beq.n	800266e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002660:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	492c      	ldr	r1, [pc, #176]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4313      	orrs	r3, r2
 800266a:	608b      	str	r3, [r1, #8]
 800266c:	e006      	b.n	800267c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800266e:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	43db      	mvns	r3, r3
 8002676:	4928      	ldr	r1, [pc, #160]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 8002678:	4013      	ands	r3, r2
 800267a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002688:	4b23      	ldr	r3, [pc, #140]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	4922      	ldr	r1, [pc, #136]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	60cb      	str	r3, [r1, #12]
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002696:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	43db      	mvns	r3, r3
 800269e:	491e      	ldr	r1, [pc, #120]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d006      	beq.n	80026be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026b0:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	4918      	ldr	r1, [pc, #96]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]
 80026bc:	e006      	b.n	80026cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026be:	4b16      	ldr	r3, [pc, #88]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	4914      	ldr	r1, [pc, #80]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d021      	beq.n	800271c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026d8:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	490e      	ldr	r1, [pc, #56]	; (8002718 <HAL_GPIO_Init+0x2d0>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	600b      	str	r3, [r1, #0]
 80026e4:	e021      	b.n	800272a <HAL_GPIO_Init+0x2e2>
 80026e6:	bf00      	nop
 80026e8:	10320000 	.word	0x10320000
 80026ec:	10310000 	.word	0x10310000
 80026f0:	10220000 	.word	0x10220000
 80026f4:	10210000 	.word	0x10210000
 80026f8:	10120000 	.word	0x10120000
 80026fc:	10110000 	.word	0x10110000
 8002700:	40021000 	.word	0x40021000
 8002704:	40010000 	.word	0x40010000
 8002708:	40010800 	.word	0x40010800
 800270c:	40010c00 	.word	0x40010c00
 8002710:	40011000 	.word	0x40011000
 8002714:	40011400 	.word	0x40011400
 8002718:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <HAL_GPIO_Init+0x304>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	43db      	mvns	r3, r3
 8002724:	4909      	ldr	r1, [pc, #36]	; (800274c <HAL_GPIO_Init+0x304>)
 8002726:	4013      	ands	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	3301      	adds	r3, #1
 800272e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002736:	fa22 f303 	lsr.w	r3, r2, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	f47f ae8e 	bne.w	800245c <HAL_GPIO_Init+0x14>
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	372c      	adds	r7, #44	; 0x2c
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	40010400 	.word	0x40010400

08002750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
 800275c:	4613      	mov	r3, r2
 800275e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002760:	787b      	ldrb	r3, [r7, #1]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800276c:	e003      	b.n	8002776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	611a      	str	r2, [r3, #16]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4013      	ands	r3, r2
 8002798:	041a      	lsls	r2, r3, #16
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	43d9      	mvns	r1, r3
 800279e:	887b      	ldrh	r3, [r7, #2]
 80027a0:	400b      	ands	r3, r1
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	611a      	str	r2, [r3, #16]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b4:	b08f      	sub	sp, #60	; 0x3c
 80027b6:	af0a      	add	r7, sp, #40	; 0x28
 80027b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e10f      	b.n	80029e4 <HAL_PCD_Init+0x232>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d106      	bne.n	80027e4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f005 fea8 	bl	8008534 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2203      	movs	r2, #3
 80027e8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d102      	bne.n	80027fe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f002 ff9a 	bl	800573c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	687e      	ldr	r6, [r7, #4]
 8002810:	466d      	mov	r5, sp
 8002812:	f106 0410 	add.w	r4, r6, #16
 8002816:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002818:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800281a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800281c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800281e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002822:	e885 0003 	stmia.w	r5, {r0, r1}
 8002826:	1d33      	adds	r3, r6, #4
 8002828:	cb0e      	ldmia	r3, {r1, r2, r3}
 800282a:	6838      	ldr	r0, [r7, #0]
 800282c:	f002 feb8 	bl	80055a0 <USB_CoreInit>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d005      	beq.n	8002842 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2202      	movs	r2, #2
 800283a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e0d0      	b.n	80029e4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f002 ff87 	bl	800575c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800284e:	2300      	movs	r3, #0
 8002850:	73fb      	strb	r3, [r7, #15]
 8002852:	e04a      	b.n	80028ea <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002854:	7bfa      	ldrb	r2, [r7, #15]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	333d      	adds	r3, #61	; 0x3d
 8002864:	2201      	movs	r2, #1
 8002866:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002868:	7bfa      	ldrb	r2, [r7, #15]
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	4413      	add	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	333c      	adds	r3, #60	; 0x3c
 8002878:	7bfa      	ldrb	r2, [r7, #15]
 800287a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800287c:	7bfa      	ldrb	r2, [r7, #15]
 800287e:	7bfb      	ldrb	r3, [r7, #15]
 8002880:	b298      	uxth	r0, r3
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	3356      	adds	r3, #86	; 0x56
 8002890:	4602      	mov	r2, r0
 8002892:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002894:	7bfa      	ldrb	r2, [r7, #15]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3340      	adds	r3, #64	; 0x40
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028a8:	7bfa      	ldrb	r2, [r7, #15]
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	3344      	adds	r3, #68	; 0x44
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028bc:	7bfa      	ldrb	r2, [r7, #15]
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	4613      	mov	r3, r2
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	4413      	add	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	3348      	adds	r3, #72	; 0x48
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028d0:	7bfa      	ldrb	r2, [r7, #15]
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4413      	add	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	334c      	adds	r3, #76	; 0x4c
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
 80028e6:	3301      	adds	r3, #1
 80028e8:	73fb      	strb	r3, [r7, #15]
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d3af      	bcc.n	8002854 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f4:	2300      	movs	r3, #0
 80028f6:	73fb      	strb	r3, [r7, #15]
 80028f8:	e044      	b.n	8002984 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028fa:	7bfa      	ldrb	r2, [r7, #15]
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4413      	add	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002910:	7bfa      	ldrb	r2, [r7, #15]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002922:	7bfa      	ldrb	r2, [r7, #15]
 8002924:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002926:	7bfa      	ldrb	r2, [r7, #15]
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	4413      	add	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800293c:	7bfa      	ldrb	r2, [r7, #15]
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	4613      	mov	r3, r2
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002952:	7bfa      	ldrb	r2, [r7, #15]
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	4413      	add	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002968:	7bfa      	ldrb	r2, [r7, #15]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	3301      	adds	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
 8002984:	7bfa      	ldrb	r2, [r7, #15]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	d3b5      	bcc.n	80028fa <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	687e      	ldr	r6, [r7, #4]
 8002996:	466d      	mov	r5, sp
 8002998:	f106 0410 	add.w	r4, r6, #16
 800299c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800299e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80029ac:	1d33      	adds	r3, r6, #4
 80029ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029b0:	6838      	ldr	r0, [r7, #0]
 80029b2:	f002 ff1f 	bl	80057f4 <USB_DevInit>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e00d      	b.n	80029e4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f003 fea9 	bl	8006734 <USB_DevDisconnect>

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080029ec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_PCD_Start+0x16>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e012      	b.n	8002a28 <HAL_PCD_Start+0x3c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f002 fe84 	bl	800571c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f003 fe6b 	bl	80066f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b08d      	sub	sp, #52	; 0x34
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f003 ff22 	bl	8006890 <USB_GetMode>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 8443 	bne.w	80032da <HAL_PCD_IRQHandler+0x8aa>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f003 fe8b 	bl	8006774 <USB_ReadInterrupts>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 8439 	beq.w	80032d8 <HAL_PCD_IRQHandler+0x8a8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	0a1b      	lsrs	r3, r3, #8
 8002a70:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f003 fe78 	bl	8006774 <USB_ReadInterrupts>
 8002a84:	4603      	mov	r3, r0
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d107      	bne.n	8002a9e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f002 0202 	and.w	r2, r2, #2
 8002a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f003 fe66 	bl	8006774 <USB_ReadInterrupts>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	2b10      	cmp	r3, #16
 8002ab0:	d161      	bne.n	8002b76 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	699a      	ldr	r2, [r3, #24]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0210 	bic.w	r2, r2, #16
 8002ac0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	f003 020f 	and.w	r2, r3, #15
 8002ace:	4613      	mov	r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	3304      	adds	r3, #4
 8002ae0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	0c5b      	lsrs	r3, r3, #17
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d124      	bne.n	8002b38 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002af4:	4013      	ands	r3, r2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d035      	beq.n	8002b66 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	091b      	lsrs	r3, r3, #4
 8002b02:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002b04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	6a38      	ldr	r0, [r7, #32]
 8002b0e:	f003 fca3 	bl	8006458 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b1e:	441a      	add	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	695a      	ldr	r2, [r3, #20]
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	091b      	lsrs	r3, r3, #4
 8002b2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b30:	441a      	add	r2, r3
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	615a      	str	r2, [r3, #20]
 8002b36:	e016      	b.n	8002b66 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	0c5b      	lsrs	r3, r3, #17
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	2b06      	cmp	r3, #6
 8002b42:	d110      	bne.n	8002b66 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	6a38      	ldr	r0, [r7, #32]
 8002b50:	f003 fc82 	bl	8006458 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	695a      	ldr	r2, [r3, #20]
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	091b      	lsrs	r3, r3, #4
 8002b5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b60:	441a      	add	r2, r3
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	699a      	ldr	r2, [r3, #24]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 0210 	orr.w	r2, r2, #16
 8002b74:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f003 fdfa 	bl	8006774 <USB_ReadInterrupts>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b86:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b8a:	f040 80a7 	bne.w	8002cdc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f003 fdfe 	bl	8006798 <USB_ReadDevAllOutEpInterrupt>
 8002b9c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002b9e:	e099      	b.n	8002cd4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 808e 	beq.w	8002cc8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f003 fe20 	bl	80067fc <USB_ReadDevOutEPInterrupt>
 8002bbc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00c      	beq.n	8002be2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bca:	015a      	lsls	r2, r3, #5
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	4413      	add	r3, r2
 8002bd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002bda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 fe41 	bl	8003864 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00c      	beq.n	8002c06 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bee:	015a      	lsls	r2, r3, #5
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	2308      	movs	r3, #8
 8002bfc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002bfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 fe7d 	bl	8003900 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d008      	beq.n	8002c22 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	2310      	movs	r3, #16
 8002c20:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d030      	beq.n	8002c8e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c34:	2b80      	cmp	r3, #128	; 0x80
 8002c36:	d109      	bne.n	8002c4c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	69fa      	ldr	r2, [r7, #28]
 8002c42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c4a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c4e:	4613      	mov	r3, r2
 8002c50:	00db      	lsls	r3, r3, #3
 8002c52:	4413      	add	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3304      	adds	r3, #4
 8002c60:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	78db      	ldrb	r3, [r3, #3]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d108      	bne.n	8002c7c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	4619      	mov	r1, r3
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f005 fd4a 	bl	8008710 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	4413      	add	r3, r2
 8002c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c88:	461a      	mov	r2, r3
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d008      	beq.n	8002caa <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	015a      	lsls	r2, r3, #5
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d009      	beq.n	8002cc8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	015a      	lsls	r2, r3, #5
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	4413      	add	r3, r2
 8002cbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cc6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	3301      	adds	r3, #1
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f47f af62 	bne.w	8002ba0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f003 fd47 	bl	8006774 <USB_ReadInterrupts>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cf0:	f040 80a4 	bne.w	8002e3c <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f003 fd66 	bl	80067ca <USB_ReadDevAllInEpInterrupt>
 8002cfe:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002d00:	2300      	movs	r3, #0
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002d04:	e096      	b.n	8002e34 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 808b 	beq.w	8002e28 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f003 fd8a 	bl	8006836 <USB_ReadDevInEPInterrupt>
 8002d22:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d020      	beq.n	8002d70 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d30:	f003 030f 	and.w	r3, r3, #15
 8002d34:	2201      	movs	r2, #1
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69f9      	ldr	r1, [r7, #28]
 8002d4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002d4e:	4013      	ands	r3, r2
 8002d50:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d5e:	461a      	mov	r2, r3
 8002d60:	2301      	movs	r3, #1
 8002d62:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	4619      	mov	r1, r3
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f005 fc55 	bl	800861a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d008      	beq.n	8002d8c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7c:	015a      	lsls	r2, r3, #5
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d86:	461a      	mov	r2, r3
 8002d88:	2308      	movs	r3, #8
 8002d8a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d008      	beq.n	8002da8 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d98:	015a      	lsls	r2, r3, #5
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002da2:	461a      	mov	r2, r3
 8002da4:	2310      	movs	r3, #16
 8002da6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d008      	beq.n	8002dc4 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db4:	015a      	lsls	r2, r3, #5
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	4413      	add	r3, r2
 8002dba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	2340      	movs	r3, #64	; 0x40
 8002dc2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d023      	beq.n	8002e16 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002dce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dd0:	6a38      	ldr	r0, [r7, #32]
 8002dd2:	f002 fe31 	bl	8005a38 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	3338      	adds	r3, #56	; 0x38
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	4413      	add	r3, r2
 8002de6:	3304      	adds	r3, #4
 8002de8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	78db      	ldrb	r3, [r3, #3]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d108      	bne.n	8002e04 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2200      	movs	r2, #0
 8002df6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f005 fc98 	bl	8008734 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e06:	015a      	lsls	r2, r3, #5
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e10:	461a      	mov	r2, r3
 8002e12:	2302      	movs	r3, #2
 8002e14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002e20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fc96 	bl	8003754 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e30:	085b      	lsrs	r3, r3, #1
 8002e32:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f47f af65 	bne.w	8002d06 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f003 fc97 	bl	8006774 <USB_ReadInterrupts>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e50:	d114      	bne.n	8002e7c <HAL_PCD_IRQHandler+0x44c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f005 fc44 	bl	80086f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002e7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f003 fc77 	bl	8006774 <USB_ReadInterrupts>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e90:	d112      	bne.n	8002eb8 <HAL_PCD_IRQHandler+0x488>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d102      	bne.n	8002ea8 <HAL_PCD_IRQHandler+0x478>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f005 fc00 	bl	80086a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695a      	ldr	r2, [r3, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002eb6:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 fc59 	bl	8006774 <USB_ReadInterrupts>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ecc:	f040 80b5 	bne.w	800303a <HAL_PCD_IRQHandler+0x60a>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	69fa      	ldr	r2, [r7, #28]
 8002eda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ede:	f023 0301 	bic.w	r3, r3, #1
 8002ee2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2110      	movs	r1, #16
 8002eea:	4618      	mov	r0, r3
 8002eec:	f002 fda4 	bl	8005a38 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ef4:	e046      	b.n	8002f84 <HAL_PCD_IRQHandler+0x554>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f02:	461a      	mov	r2, r3
 8002f04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002f08:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0c:	015a      	lsls	r2, r3, #5
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	4413      	add	r3, r2
 8002f12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f1a:	0151      	lsls	r1, r2, #5
 8002f1c:	69fa      	ldr	r2, [r7, #28]
 8002f1e:	440a      	add	r2, r1
 8002f20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002f24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f28:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2c:	015a      	lsls	r2, r3, #5
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	4413      	add	r3, r2
 8002f32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f36:	461a      	mov	r2, r3
 8002f38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002f3c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f40:	015a      	lsls	r2, r3, #5
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	4413      	add	r3, r2
 8002f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f4e:	0151      	lsls	r1, r2, #5
 8002f50:	69fa      	ldr	r2, [r7, #28]
 8002f52:	440a      	add	r2, r1
 8002f54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002f58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002f5c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f60:	015a      	lsls	r2, r3, #5
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	4413      	add	r3, r2
 8002f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f6e:	0151      	lsls	r1, r2, #5
 8002f70:	69fa      	ldr	r2, [r7, #28]
 8002f72:	440a      	add	r2, r1
 8002f74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002f78:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002f7c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f80:	3301      	adds	r3, #1
 8002f82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d3b3      	bcc.n	8002ef6 <HAL_PCD_IRQHandler+0x4c6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f9c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002fa0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d016      	beq.n	8002fd8 <HAL_PCD_IRQHandler+0x5a8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fb4:	69fa      	ldr	r2, [r7, #28]
 8002fb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fba:	f043 030b 	orr.w	r3, r3, #11
 8002fbe:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fca:	69fa      	ldr	r2, [r7, #28]
 8002fcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fd0:	f043 030b 	orr.w	r3, r3, #11
 8002fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002fd6:	e015      	b.n	8003004 <HAL_PCD_IRQHandler+0x5d4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	69fa      	ldr	r2, [r7, #28]
 8002fe2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fe6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fea:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002fee:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ffe:	f043 030b 	orr.w	r3, r3, #11
 8003002:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003012:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003016:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003022:	4619      	mov	r1, r3
 8003024:	4610      	mov	r0, r2
 8003026:	f003 fc63 	bl	80068f0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003038:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f003 fb98 	bl	8006774 <USB_ReadInterrupts>
 8003044:	4603      	mov	r3, r0
 8003046:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800304a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800304e:	d124      	bne.n	800309a <HAL_PCD_IRQHandler+0x66a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f003 fc28 	bl	80068aa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f002 fd66 	bl	8005b30 <USB_GetDevSpeed>
 8003064:	4603      	mov	r3, r0
 8003066:	461a      	mov	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681c      	ldr	r4, [r3, #0]
 8003070:	f001 f98c 	bl	800438c <HAL_RCC_GetHCLKFreq>
 8003074:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800307a:	b2db      	uxtb	r3, r3
 800307c:	461a      	mov	r2, r3
 800307e:	4620      	mov	r0, r4
 8003080:	f002 fab0 	bl	80055e4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f005 faf0 	bl	800866a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	695a      	ldr	r2, [r3, #20]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003098:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f003 fb68 	bl	8006774 <USB_ReadInterrupts>
 80030a4:	4603      	mov	r3, r0
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d10a      	bne.n	80030c4 <HAL_PCD_IRQHandler+0x694>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f005 facd 	bl	800864e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f002 0208 	and.w	r2, r2, #8
 80030c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f003 fb53 	bl	8006774 <USB_ReadInterrupts>
 80030ce:	4603      	mov	r3, r0
 80030d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d4:	2b80      	cmp	r3, #128	; 0x80
 80030d6:	d122      	bne.n	800311e <HAL_PCD_IRQHandler+0x6ee>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030e4:	2301      	movs	r3, #1
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
 80030e8:	e014      	b.n	8003114 <HAL_PCD_IRQHandler+0x6e4>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ee:	4613      	mov	r3, r2
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	4413      	add	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d105      	bne.n	800310e <HAL_PCD_IRQHandler+0x6de>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	b2db      	uxtb	r3, r3
 8003106:	4619      	mov	r1, r3
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 faf2 	bl	80036f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	3301      	adds	r3, #1
 8003112:	627b      	str	r3, [r7, #36]	; 0x24
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311a:	429a      	cmp	r2, r3
 800311c:	d3e5      	bcc.n	80030ea <HAL_PCD_IRQHandler+0x6ba>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f003 fb26 	bl	8006774 <USB_ReadInterrupts>
 8003128:	4603      	mov	r3, r0
 800312a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800312e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003132:	d13b      	bne.n	80031ac <HAL_PCD_IRQHandler+0x77c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003134:	2301      	movs	r3, #1
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
 8003138:	e02b      	b.n	8003192 <HAL_PCD_IRQHandler+0x762>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	015a      	lsls	r2, r3, #5
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	4413      	add	r3, r2
 8003142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800314e:	4613      	mov	r3, r2
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4413      	add	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	3340      	adds	r3, #64	; 0x40
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d115      	bne.n	800318c <HAL_PCD_IRQHandler+0x75c>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003160:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003162:	2b00      	cmp	r3, #0
 8003164:	da12      	bge.n	800318c <HAL_PCD_IRQHandler+0x75c>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800316a:	4613      	mov	r3, r2
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	4413      	add	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	333f      	adds	r3, #63	; 0x3f
 8003176:	2201      	movs	r2, #1
 8003178:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	b2db      	uxtb	r3, r3
 800317e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003182:	b2db      	uxtb	r3, r3
 8003184:	4619      	mov	r1, r3
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fab3 	bl	80036f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800318c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318e:	3301      	adds	r3, #1
 8003190:	627b      	str	r3, [r7, #36]	; 0x24
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003198:	429a      	cmp	r2, r3
 800319a:	d3ce      	bcc.n	800313a <HAL_PCD_IRQHandler+0x70a>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	695a      	ldr	r2, [r3, #20]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80031aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f003 fadf 	bl	8006774 <USB_ReadInterrupts>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031c0:	d155      	bne.n	800326e <HAL_PCD_IRQHandler+0x83e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031c2:	2301      	movs	r3, #1
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
 80031c6:	e045      	b.n	8003254 <HAL_PCD_IRQHandler+0x824>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031dc:	4613      	mov	r3, r2
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d12e      	bne.n	800324e <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80031f0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	da2b      	bge.n	800324e <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003202:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003206:	429a      	cmp	r2, r3
 8003208:	d121      	bne.n	800324e <HAL_PCD_IRQHandler+0x81e>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320e:	4613      	mov	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	4413      	add	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	440b      	add	r3, r1
 8003218:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800321c:	2201      	movs	r2, #1
 800321e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10a      	bne.n	800324e <HAL_PCD_IRQHandler+0x81e>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	69fa      	ldr	r2, [r7, #28]
 8003242:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800324a:	6053      	str	r3, [r2, #4]
            break;
 800324c:	e007      	b.n	800325e <HAL_PCD_IRQHandler+0x82e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800324e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003250:	3301      	adds	r3, #1
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800325a:	429a      	cmp	r2, r3
 800325c:	d3b4      	bcc.n	80031c8 <HAL_PCD_IRQHandler+0x798>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695a      	ldr	r2, [r3, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800326c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f003 fa7e 	bl	8006774 <USB_ReadInterrupts>
 8003278:	4603      	mov	r3, r0
 800327a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800327e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003282:	d10a      	bne.n	800329a <HAL_PCD_IRQHandler+0x86a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f005 fa67 	bl	8008758 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695a      	ldr	r2, [r3, #20]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003298:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f003 fa68 	bl	8006774 <USB_ReadInterrupts>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d115      	bne.n	80032da <HAL_PCD_IRQHandler+0x8aa>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <HAL_PCD_IRQHandler+0x896>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f005 fa57 	bl	8008774 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6859      	ldr	r1, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	e000      	b.n	80032da <HAL_PCD_IRQHandler+0x8aa>
      return;
 80032d8:	bf00      	nop
    }
  }
}
 80032da:	3734      	adds	r7, #52	; 0x34
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd90      	pop	{r4, r7, pc}

080032e0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d101      	bne.n	80032fa <HAL_PCD_SetAddress+0x1a>
 80032f6:	2302      	movs	r3, #2
 80032f8:	e013      	b.n	8003322 <HAL_PCD_SetAddress+0x42>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	4611      	mov	r1, r2
 8003312:	4618      	mov	r0, r3
 8003314:	f003 f9c9 	bl	80066aa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b084      	sub	sp, #16
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
 8003332:	4608      	mov	r0, r1
 8003334:	4611      	mov	r1, r2
 8003336:	461a      	mov	r2, r3
 8003338:	4603      	mov	r3, r0
 800333a:	70fb      	strb	r3, [r7, #3]
 800333c:	460b      	mov	r3, r1
 800333e:	803b      	strh	r3, [r7, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003348:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800334c:	2b00      	cmp	r3, #0
 800334e:	da0f      	bge.n	8003370 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003350:	78fb      	ldrb	r3, [r7, #3]
 8003352:	f003 020f 	and.w	r2, r3, #15
 8003356:	4613      	mov	r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	4413      	add	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	3338      	adds	r3, #56	; 0x38
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	4413      	add	r3, r2
 8003364:	3304      	adds	r3, #4
 8003366:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	705a      	strb	r2, [r3, #1]
 800336e:	e00f      	b.n	8003390 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	f003 020f 	and.w	r2, r3, #15
 8003376:	4613      	mov	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4413      	add	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	3304      	adds	r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003390:	78fb      	ldrb	r3, [r7, #3]
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	b2da      	uxtb	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800339c:	883a      	ldrh	r2, [r7, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	78ba      	ldrb	r2, [r7, #2]
 80033a6:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	785b      	ldrb	r3, [r3, #1]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d004      	beq.n	80033ba <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b29a      	uxth	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80033ba:	78bb      	ldrb	r3, [r7, #2]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d102      	bne.n	80033c6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_PCD_EP_Open+0xaa>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e00e      	b.n	80033f2 <HAL_PCD_EP_Open+0xc8>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68f9      	ldr	r1, [r7, #12]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f002 fbc2 	bl	8005b6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80033f0:	7afb      	ldrb	r3, [r7, #11]
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
 8003402:	460b      	mov	r3, r1
 8003404:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003406:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800340a:	2b00      	cmp	r3, #0
 800340c:	da0f      	bge.n	800342e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800340e:	78fb      	ldrb	r3, [r7, #3]
 8003410:	f003 020f 	and.w	r2, r3, #15
 8003414:	4613      	mov	r3, r2
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	3338      	adds	r3, #56	; 0x38
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	4413      	add	r3, r2
 8003422:	3304      	adds	r3, #4
 8003424:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2201      	movs	r2, #1
 800342a:	705a      	strb	r2, [r3, #1]
 800342c:	e00f      	b.n	800344e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800342e:	78fb      	ldrb	r3, [r7, #3]
 8003430:	f003 020f 	and.w	r2, r3, #15
 8003434:	4613      	mov	r3, r2
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	4413      	add	r3, r2
 8003444:	3304      	adds	r3, #4
 8003446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800344e:	78fb      	ldrb	r3, [r7, #3]
 8003450:	f003 030f 	and.w	r3, r3, #15
 8003454:	b2da      	uxtb	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_PCD_EP_Close+0x6e>
 8003464:	2302      	movs	r3, #2
 8003466:	e00e      	b.n	8003486 <HAL_PCD_EP_Close+0x8c>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68f9      	ldr	r1, [r7, #12]
 8003476:	4618      	mov	r0, r3
 8003478:	f002 fbfe 	bl	8005c78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	460b      	mov	r3, r1
 800349c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800349e:	7afb      	ldrb	r3, [r7, #11]
 80034a0:	f003 020f 	and.w	r2, r3, #15
 80034a4:	4613      	mov	r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	4413      	add	r3, r2
 80034b4:	3304      	adds	r3, #4
 80034b6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2200      	movs	r2, #0
 80034c8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	2200      	movs	r2, #0
 80034ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034d0:	7afb      	ldrb	r3, [r7, #11]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6979      	ldr	r1, [r7, #20]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f002 fca4 	bl	8005e30 <USB_EPStartXfer>

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3718      	adds	r7, #24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	460b      	mov	r3, r1
 80034fc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80034fe:	78fb      	ldrb	r3, [r7, #3]
 8003500:	f003 020f 	and.w	r2, r3, #15
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4413      	add	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8003514:	681b      	ldr	r3, [r3, #0]
}
 8003516:	4618      	mov	r0, r3
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	460b      	mov	r3, r1
 800352e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003530:	7afb      	ldrb	r3, [r7, #11]
 8003532:	f003 020f 	and.w	r2, r3, #15
 8003536:	4613      	mov	r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4413      	add	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	3338      	adds	r3, #56	; 0x38
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	4413      	add	r3, r2
 8003544:	3304      	adds	r3, #4
 8003546:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	2200      	movs	r2, #0
 8003558:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2201      	movs	r2, #1
 800355e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003560:	7afb      	ldrb	r3, [r7, #11]
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	b2da      	uxtb	r2, r3
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6979      	ldr	r1, [r7, #20]
 8003572:	4618      	mov	r0, r3
 8003574:	f002 fc5c 	bl	8005e30 <USB_EPStartXfer>

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b084      	sub	sp, #16
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
 800358a:	460b      	mov	r3, r1
 800358c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800358e:	78fb      	ldrb	r3, [r7, #3]
 8003590:	f003 020f 	and.w	r2, r3, #15
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	429a      	cmp	r2, r3
 800359a:	d901      	bls.n	80035a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e04e      	b.n	800363e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	da0f      	bge.n	80035c8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035a8:	78fb      	ldrb	r3, [r7, #3]
 80035aa:	f003 020f 	and.w	r2, r3, #15
 80035ae:	4613      	mov	r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	3338      	adds	r3, #56	; 0x38
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	4413      	add	r3, r2
 80035bc:	3304      	adds	r3, #4
 80035be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2201      	movs	r2, #1
 80035c4:	705a      	strb	r2, [r3, #1]
 80035c6:	e00d      	b.n	80035e4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80035c8:	78fa      	ldrb	r2, [r7, #3]
 80035ca:	4613      	mov	r3, r2
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	3304      	adds	r3, #4
 80035dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	f003 030f 	and.w	r3, r3, #15
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_PCD_EP_SetStall+0x82>
 8003600:	2302      	movs	r3, #2
 8003602:	e01c      	b.n	800363e <HAL_PCD_EP_SetStall+0xbc>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68f9      	ldr	r1, [r7, #12]
 8003612:	4618      	mov	r0, r3
 8003614:	f002 ff77 	bl	8006506 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003618:	78fb      	ldrb	r3, [r7, #3]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	2b00      	cmp	r3, #0
 8003620:	d108      	bne.n	8003634 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800362c:	4619      	mov	r1, r3
 800362e:	4610      	mov	r0, r2
 8003630:	f003 f95e 	bl	80068f0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	460b      	mov	r3, r1
 8003650:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	f003 020f 	and.w	r2, r3, #15
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	429a      	cmp	r2, r3
 800365e:	d901      	bls.n	8003664 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e042      	b.n	80036ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003664:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003668:	2b00      	cmp	r3, #0
 800366a:	da0f      	bge.n	800368c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	f003 020f 	and.w	r2, r3, #15
 8003672:	4613      	mov	r3, r2
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	3338      	adds	r3, #56	; 0x38
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	4413      	add	r3, r2
 8003680:	3304      	adds	r3, #4
 8003682:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2201      	movs	r2, #1
 8003688:	705a      	strb	r2, [r3, #1]
 800368a:	e00f      	b.n	80036ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800368c:	78fb      	ldrb	r3, [r7, #3]
 800368e:	f003 020f 	and.w	r2, r3, #15
 8003692:	4613      	mov	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	4413      	add	r3, r2
 80036a2:	3304      	adds	r3, #4
 80036a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036b2:	78fb      	ldrb	r3, [r7, #3]
 80036b4:	f003 030f 	and.w	r3, r3, #15
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d101      	bne.n	80036cc <HAL_PCD_EP_ClrStall+0x86>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e00e      	b.n	80036ea <HAL_PCD_EP_ClrStall+0xa4>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68f9      	ldr	r1, [r7, #12]
 80036da:	4618      	mov	r0, r3
 80036dc:	f002 ff80 	bl	80065e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b084      	sub	sp, #16
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
 80036fa:	460b      	mov	r3, r1
 80036fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80036fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003702:	2b00      	cmp	r3, #0
 8003704:	da0c      	bge.n	8003720 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003706:	78fb      	ldrb	r3, [r7, #3]
 8003708:	f003 020f 	and.w	r2, r3, #15
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	3338      	adds	r3, #56	; 0x38
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	4413      	add	r3, r2
 800371a:	3304      	adds	r3, #4
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	e00c      	b.n	800373a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	f003 020f 	and.w	r2, r3, #15
 8003726:	4613      	mov	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	4413      	add	r3, r2
 8003736:	3304      	adds	r3, #4
 8003738:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68f9      	ldr	r1, [r7, #12]
 8003740:	4618      	mov	r0, r3
 8003742:	f002 fda7 	bl	8006294 <USB_EPStopXfer>
 8003746:	4603      	mov	r3, r0
 8003748:	72fb      	strb	r3, [r7, #11]

  return ret;
 800374a:	7afb      	ldrb	r3, [r7, #11]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	4613      	mov	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4413      	add	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	3338      	adds	r3, #56	; 0x38
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	4413      	add	r3, r2
 8003778:	3304      	adds	r3, #4
 800377a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	429a      	cmp	r2, r3
 8003786:	d901      	bls.n	800378c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e067      	b.n	800385c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	69fa      	ldr	r2, [r7, #28]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d902      	bls.n	80037a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	3303      	adds	r3, #3
 80037ac:	089b      	lsrs	r3, r3, #2
 80037ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037b0:	e026      	b.n	8003800 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	69fa      	ldr	r2, [r7, #28]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d902      	bls.n	80037ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3303      	adds	r3, #3
 80037d2:	089b      	lsrs	r3, r3, #2
 80037d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	68d9      	ldr	r1, [r3, #12]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f002 fdff 	bl	80063e6 <USB_WritePacket>

    ep->xfer_buff  += len;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	441a      	add	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	441a      	add	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	015a      	lsls	r2, r3, #5
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	4413      	add	r3, r2
 8003808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	429a      	cmp	r2, r3
 8003814:	d809      	bhi.n	800382a <PCD_WriteEmptyTxFifo+0xd6>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	695a      	ldr	r2, [r3, #20]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800381e:	429a      	cmp	r2, r3
 8003820:	d203      	bcs.n	800382a <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1c3      	bne.n	80037b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	429a      	cmp	r2, r3
 8003834:	d811      	bhi.n	800385a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	2201      	movs	r2, #1
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800384a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	43db      	mvns	r3, r3
 8003850:	6939      	ldr	r1, [r7, #16]
 8003852:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003856:	4013      	ands	r3, r2
 8003858:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	3720      	adds	r7, #32
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	333c      	adds	r3, #60	; 0x3c
 800387c:	3304      	adds	r3, #4
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	015a      	lsls	r2, r3, #5
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	4413      	add	r3, r2
 800388a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4a19      	ldr	r2, [pc, #100]	; (80038fc <PCD_EP_OutXfrComplete_int+0x98>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d124      	bne.n	80038e4 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	015a      	lsls	r2, r3, #5
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	4413      	add	r3, r2
 80038ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038b0:	461a      	mov	r2, r3
 80038b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038b6:	6093      	str	r3, [r2, #8]
 80038b8:	e01a      	b.n	80038f0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	015a      	lsls	r2, r3, #5
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	4413      	add	r3, r2
 80038cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038d0:	461a      	mov	r2, r3
 80038d2:	2320      	movs	r3, #32
 80038d4:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	4619      	mov	r1, r3
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f004 fe81 	bl	80085e4 <HAL_PCD_DataOutStageCallback>
 80038e2:	e005      	b.n	80038f0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	4619      	mov	r1, r3
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f004 fe7a 	bl	80085e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	4f54310a 	.word	0x4f54310a

08003900 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	333c      	adds	r3, #60	; 0x3c
 8003918:	3304      	adds	r3, #4
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4413      	add	r3, r2
 8003926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4a0c      	ldr	r2, [pc, #48]	; (8003964 <PCD_EP_OutSetupPacket_int+0x64>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d90e      	bls.n	8003954 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800393c:	2b00      	cmp	r3, #0
 800393e:	d009      	beq.n	8003954 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800394c:	461a      	mov	r2, r3
 800394e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003952:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f004 fe33 	bl	80085c0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	4f54300a 	.word	0x4f54300a

08003968 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	460b      	mov	r3, r1
 8003972:	70fb      	strb	r3, [r7, #3]
 8003974:	4613      	mov	r3, r2
 8003976:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003980:	78fb      	ldrb	r3, [r7, #3]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d107      	bne.n	8003996 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003986:	883b      	ldrh	r3, [r7, #0]
 8003988:	0419      	lsls	r1, r3, #16
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	430a      	orrs	r2, r1
 8003992:	629a      	str	r2, [r3, #40]	; 0x28
 8003994:	e028      	b.n	80039e8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399c:	0c1b      	lsrs	r3, r3, #16
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	4413      	add	r3, r2
 80039a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039a4:	2300      	movs	r3, #0
 80039a6:	73fb      	strb	r3, [r7, #15]
 80039a8:	e00d      	b.n	80039c6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
 80039b0:	3340      	adds	r3, #64	; 0x40
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	0c1b      	lsrs	r3, r3, #16
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	4413      	add	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	3301      	adds	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
 80039c6:	7bfa      	ldrb	r2, [r7, #15]
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d3ec      	bcc.n	80039aa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039d0:	883b      	ldrh	r3, [r7, #0]
 80039d2:	0418      	lsls	r0, r3, #16
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6819      	ldr	r1, [r3, #0]
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	3b01      	subs	r3, #1
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	4302      	orrs	r2, r0
 80039e0:	3340      	adds	r3, #64	; 0x40
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr

080039f4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	460b      	mov	r3, r1
 80039fe:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	887a      	ldrh	r2, [r7, #2]
 8003a06:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr

08003a14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e304      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 8087 	beq.w	8003b42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a34:	4b92      	ldr	r3, [pc, #584]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f003 030c 	and.w	r3, r3, #12
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d00c      	beq.n	8003a5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a40:	4b8f      	ldr	r3, [pc, #572]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f003 030c 	and.w	r3, r3, #12
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d112      	bne.n	8003a72 <HAL_RCC_OscConfig+0x5e>
 8003a4c:	4b8c      	ldr	r3, [pc, #560]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a58:	d10b      	bne.n	8003a72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a5a:	4b89      	ldr	r3, [pc, #548]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d06c      	beq.n	8003b40 <HAL_RCC_OscConfig+0x12c>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d168      	bne.n	8003b40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e2de      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x76>
 8003a7c:	4b80      	ldr	r3, [pc, #512]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a7f      	ldr	r2, [pc, #508]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	e02e      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd4>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x98>
 8003a92:	4b7b      	ldr	r3, [pc, #492]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a7a      	ldr	r2, [pc, #488]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	4b78      	ldr	r3, [pc, #480]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a77      	ldr	r2, [pc, #476]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	e01d      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd4>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ab4:	d10c      	bne.n	8003ad0 <HAL_RCC_OscConfig+0xbc>
 8003ab6:	4b72      	ldr	r3, [pc, #456]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a71      	ldr	r2, [pc, #452]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	4b6f      	ldr	r3, [pc, #444]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6e      	ldr	r2, [pc, #440]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	e00b      	b.n	8003ae8 <HAL_RCC_OscConfig+0xd4>
 8003ad0:	4b6b      	ldr	r3, [pc, #428]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a6a      	ldr	r2, [pc, #424]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	4b68      	ldr	r3, [pc, #416]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a67      	ldr	r2, [pc, #412]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ae6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d013      	beq.n	8003b18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7fe f862 	bl	8001bb8 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af8:	f7fe f85e 	bl	8001bb8 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b64      	cmp	r3, #100	; 0x64
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e292      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0a:	4b5d      	ldr	r3, [pc, #372]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0xe4>
 8003b16:	e014      	b.n	8003b42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b18:	f7fe f84e 	bl	8001bb8 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b20:	f7fe f84a 	bl	8001bb8 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b64      	cmp	r3, #100	; 0x64
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e27e      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b32:	4b53      	ldr	r3, [pc, #332]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1f0      	bne.n	8003b20 <HAL_RCC_OscConfig+0x10c>
 8003b3e:	e000      	b.n	8003b42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d063      	beq.n	8003c16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b4e:	4b4c      	ldr	r3, [pc, #304]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00b      	beq.n	8003b72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b5a:	4b49      	ldr	r3, [pc, #292]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d11c      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x18c>
 8003b66:	4b46      	ldr	r3, [pc, #280]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d116      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b72:	4b43      	ldr	r3, [pc, #268]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d005      	beq.n	8003b8a <HAL_RCC_OscConfig+0x176>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d001      	beq.n	8003b8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e252      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8a:	4b3d      	ldr	r3, [pc, #244]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4939      	ldr	r1, [pc, #228]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9e:	e03a      	b.n	8003c16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d020      	beq.n	8003bea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba8:	4b36      	ldr	r3, [pc, #216]	; (8003c84 <HAL_RCC_OscConfig+0x270>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bae:	f7fe f803 	bl	8001bb8 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb6:	f7fd ffff 	bl	8001bb8 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e233      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc8:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd4:	4b2a      	ldr	r3, [pc, #168]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4927      	ldr	r1, [pc, #156]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]
 8003be8:	e015      	b.n	8003c16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bea:	4b26      	ldr	r3, [pc, #152]	; (8003c84 <HAL_RCC_OscConfig+0x270>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fd ffe2 	bl	8001bb8 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf8:	f7fd ffde 	bl	8001bb8 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e212      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0a:	4b1d      	ldr	r3, [pc, #116]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d03a      	beq.n	8003c98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d019      	beq.n	8003c5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c2a:	4b17      	ldr	r3, [pc, #92]	; (8003c88 <HAL_RCC_OscConfig+0x274>)
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c30:	f7fd ffc2 	bl	8001bb8 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c38:	f7fd ffbe 	bl	8001bb8 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e1f2      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	; (8003c80 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c56:	2001      	movs	r0, #1
 8003c58:	f000 fbca 	bl	80043f0 <RCC_Delay>
 8003c5c:	e01c      	b.n	8003c98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <HAL_RCC_OscConfig+0x274>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c64:	f7fd ffa8 	bl	8001bb8 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6a:	e00f      	b.n	8003c8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6c:	f7fd ffa4 	bl	8001bb8 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d908      	bls.n	8003c8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e1d8      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
 8003c7e:	bf00      	nop
 8003c80:	40021000 	.word	0x40021000
 8003c84:	42420000 	.word	0x42420000
 8003c88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c8c:	4b9b      	ldr	r3, [pc, #620]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1e9      	bne.n	8003c6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 80a6 	beq.w	8003df2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003caa:	4b94      	ldr	r3, [pc, #592]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	4b91      	ldr	r3, [pc, #580]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	4a90      	ldr	r2, [pc, #576]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc0:	61d3      	str	r3, [r2, #28]
 8003cc2:	4b8e      	ldr	r3, [pc, #568]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd2:	4b8b      	ldr	r3, [pc, #556]	; (8003f00 <HAL_RCC_OscConfig+0x4ec>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d118      	bne.n	8003d10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cde:	4b88      	ldr	r3, [pc, #544]	; (8003f00 <HAL_RCC_OscConfig+0x4ec>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a87      	ldr	r2, [pc, #540]	; (8003f00 <HAL_RCC_OscConfig+0x4ec>)
 8003ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cea:	f7fd ff65 	bl	8001bb8 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf2:	f7fd ff61 	bl	8001bb8 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b64      	cmp	r3, #100	; 0x64
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e195      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d04:	4b7e      	ldr	r3, [pc, #504]	; (8003f00 <HAL_RCC_OscConfig+0x4ec>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d106      	bne.n	8003d26 <HAL_RCC_OscConfig+0x312>
 8003d18:	4b78      	ldr	r3, [pc, #480]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	4a77      	ldr	r2, [pc, #476]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	6213      	str	r3, [r2, #32]
 8003d24:	e02d      	b.n	8003d82 <HAL_RCC_OscConfig+0x36e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCC_OscConfig+0x334>
 8003d2e:	4b73      	ldr	r3, [pc, #460]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	4a72      	ldr	r2, [pc, #456]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d34:	f023 0301 	bic.w	r3, r3, #1
 8003d38:	6213      	str	r3, [r2, #32]
 8003d3a:	4b70      	ldr	r3, [pc, #448]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	4a6f      	ldr	r2, [pc, #444]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d40:	f023 0304 	bic.w	r3, r3, #4
 8003d44:	6213      	str	r3, [r2, #32]
 8003d46:	e01c      	b.n	8003d82 <HAL_RCC_OscConfig+0x36e>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	2b05      	cmp	r3, #5
 8003d4e:	d10c      	bne.n	8003d6a <HAL_RCC_OscConfig+0x356>
 8003d50:	4b6a      	ldr	r3, [pc, #424]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	4a69      	ldr	r2, [pc, #420]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d56:	f043 0304 	orr.w	r3, r3, #4
 8003d5a:	6213      	str	r3, [r2, #32]
 8003d5c:	4b67      	ldr	r3, [pc, #412]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	4a66      	ldr	r2, [pc, #408]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d62:	f043 0301 	orr.w	r3, r3, #1
 8003d66:	6213      	str	r3, [r2, #32]
 8003d68:	e00b      	b.n	8003d82 <HAL_RCC_OscConfig+0x36e>
 8003d6a:	4b64      	ldr	r3, [pc, #400]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	4a63      	ldr	r2, [pc, #396]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d70:	f023 0301 	bic.w	r3, r3, #1
 8003d74:	6213      	str	r3, [r2, #32]
 8003d76:	4b61      	ldr	r3, [pc, #388]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	4a60      	ldr	r2, [pc, #384]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003d7c:	f023 0304 	bic.w	r3, r3, #4
 8003d80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d015      	beq.n	8003db6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8a:	f7fd ff15 	bl	8001bb8 <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d90:	e00a      	b.n	8003da8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d92:	f7fd ff11 	bl	8001bb8 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e143      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da8:	4b54      	ldr	r3, [pc, #336]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0ee      	beq.n	8003d92 <HAL_RCC_OscConfig+0x37e>
 8003db4:	e014      	b.n	8003de0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db6:	f7fd feff 	bl	8001bb8 <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dbc:	e00a      	b.n	8003dd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dbe:	f7fd fefb 	bl	8001bb8 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e12d      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd4:	4b49      	ldr	r3, [pc, #292]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1ee      	bne.n	8003dbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003de0:	7dfb      	ldrb	r3, [r7, #23]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d105      	bne.n	8003df2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de6:	4b45      	ldr	r3, [pc, #276]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	4a44      	ldr	r2, [pc, #272]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003df0:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 808c 	beq.w	8003f14 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003dfc:	4b3f      	ldr	r3, [pc, #252]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e08:	d10e      	bne.n	8003e28 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003e0a:	4b3c      	ldr	r3, [pc, #240]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d108      	bne.n	8003e28 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003e16:	4b39      	ldr	r3, [pc, #228]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e22:	d101      	bne.n	8003e28 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e103      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d14e      	bne.n	8003ece <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003e30:	4b32      	ldr	r3, [pc, #200]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d009      	beq.n	8003e50 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003e3c:	4b2f      	ldr	r3, [pc, #188]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0ef      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003e50:	4b2c      	ldr	r3, [pc, #176]	; (8003f04 <HAL_RCC_OscConfig+0x4f0>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e56:	f7fd feaf 	bl	8001bb8 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003e5e:	f7fd feab 	bl	8001bb8 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b64      	cmp	r3, #100	; 0x64
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e0df      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003e70:	4b22      	ldr	r3, [pc, #136]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1f0      	bne.n	8003e5e <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8003e7c:	4b1f      	ldr	r3, [pc, #124]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e88:	491c      	ldr	r1, [pc, #112]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8003e8e:	4b1b      	ldr	r3, [pc, #108]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9a:	4918      	ldr	r1, [pc, #96]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8003ea0:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <HAL_RCC_OscConfig+0x4f0>)
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea6:	f7fd fe87 	bl	8001bb8 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003eae:	f7fd fe83 	bl	8001bb8 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b64      	cmp	r3, #100	; 0x64
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e0b7      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003ec0:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x49a>
 8003ecc:	e022      	b.n	8003f14 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8003ece:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <HAL_RCC_OscConfig+0x4e8>)
 8003ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003eda:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <HAL_RCC_OscConfig+0x4f0>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee0:	f7fd fe6a 	bl	8001bb8 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003ee6:	e00f      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003ee8:	f7fd fe66 	bl	8001bb8 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b64      	cmp	r3, #100	; 0x64
 8003ef4:	d908      	bls.n	8003f08 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e09a      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000
 8003f00:	40007000 	.word	0x40007000
 8003f04:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003f08:	4b4b      	ldr	r3, [pc, #300]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e9      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 8088 	beq.w	800402e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f1e:	4b46      	ldr	r3, [pc, #280]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f003 030c 	and.w	r3, r3, #12
 8003f26:	2b08      	cmp	r3, #8
 8003f28:	d068      	beq.n	8003ffc <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d14d      	bne.n	8003fce <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f32:	4b42      	ldr	r3, [pc, #264]	; (800403c <HAL_RCC_OscConfig+0x628>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f38:	f7fd fe3e 	bl	8001bb8 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f40:	f7fd fe3a 	bl	8001bb8 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e06e      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f52:	4b39      	ldr	r3, [pc, #228]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f66:	d10f      	bne.n	8003f88 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8003f68:	4b33      	ldr	r3, [pc, #204]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	4931      	ldr	r1, [pc, #196]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f76:	4b30      	ldr	r3, [pc, #192]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	f023 020f 	bic.w	r2, r3, #15
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	492d      	ldr	r1, [pc, #180]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f88:	4b2b      	ldr	r3, [pc, #172]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	4927      	ldr	r1, [pc, #156]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fa0:	4b26      	ldr	r3, [pc, #152]	; (800403c <HAL_RCC_OscConfig+0x628>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fd fe07 	bl	8001bb8 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fae:	f7fd fe03 	bl	8001bb8 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e037      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc0:	4b1d      	ldr	r3, [pc, #116]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x59a>
 8003fcc:	e02f      	b.n	800402e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fce:	4b1b      	ldr	r3, [pc, #108]	; (800403c <HAL_RCC_OscConfig+0x628>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd4:	f7fd fdf0 	bl	8001bb8 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fdc:	f7fd fdec 	bl	8001bb8 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e020      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fee:	4b12      	ldr	r3, [pc, #72]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f0      	bne.n	8003fdc <HAL_RCC_OscConfig+0x5c8>
 8003ffa:	e018      	b.n	800402e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d101      	bne.n	8004008 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e013      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <HAL_RCC_OscConfig+0x624>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004018:	429a      	cmp	r2, r3
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004026:	429a      	cmp	r2, r3
 8004028:	d001      	beq.n	800402e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e000      	b.n	8004030 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	40021000 	.word	0x40021000
 800403c:	42420060 	.word	0x42420060

08004040 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0d0      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004054:	4b6a      	ldr	r3, [pc, #424]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d910      	bls.n	8004084 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4b67      	ldr	r3, [pc, #412]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 0207 	bic.w	r2, r3, #7
 800406a:	4965      	ldr	r1, [pc, #404]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004072:	4b63      	ldr	r3, [pc, #396]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	683a      	ldr	r2, [r7, #0]
 800407c:	429a      	cmp	r2, r3
 800407e:	d001      	beq.n	8004084 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0b8      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d020      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d005      	beq.n	80040a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800409c:	4b59      	ldr	r3, [pc, #356]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	4a58      	ldr	r2, [pc, #352]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040b4:	4b53      	ldr	r3, [pc, #332]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a52      	ldr	r2, [pc, #328]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040c0:	4b50      	ldr	r3, [pc, #320]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	494d      	ldr	r1, [pc, #308]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d040      	beq.n	8004160 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d107      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e6:	4b47      	ldr	r3, [pc, #284]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d115      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e07f      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d107      	bne.n	800410e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040fe:	4b41      	ldr	r3, [pc, #260]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d109      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e073      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800410e:	4b3d      	ldr	r3, [pc, #244]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e06b      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800411e:	4b39      	ldr	r3, [pc, #228]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f023 0203 	bic.w	r2, r3, #3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4936      	ldr	r1, [pc, #216]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 800412c:	4313      	orrs	r3, r2
 800412e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004130:	f7fd fd42 	bl	8001bb8 <HAL_GetTick>
 8004134:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004136:	e00a      	b.n	800414e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004138:	f7fd fd3e 	bl	8001bb8 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	f241 3288 	movw	r2, #5000	; 0x1388
 8004146:	4293      	cmp	r3, r2
 8004148:	d901      	bls.n	800414e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e053      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	4b2d      	ldr	r3, [pc, #180]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 020c 	and.w	r2, r3, #12
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	429a      	cmp	r2, r3
 800415e:	d1eb      	bne.n	8004138 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004160:	4b27      	ldr	r3, [pc, #156]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0307 	and.w	r3, r3, #7
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	429a      	cmp	r2, r3
 800416c:	d210      	bcs.n	8004190 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416e:	4b24      	ldr	r3, [pc, #144]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 0207 	bic.w	r2, r3, #7
 8004176:	4922      	ldr	r1, [pc, #136]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	4313      	orrs	r3, r2
 800417c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800417e:	4b20      	ldr	r3, [pc, #128]	; (8004200 <HAL_RCC_ClockConfig+0x1c0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	429a      	cmp	r2, r3
 800418a:	d001      	beq.n	8004190 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e032      	b.n	80041f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d008      	beq.n	80041ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800419c:	4b19      	ldr	r3, [pc, #100]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	4916      	ldr	r1, [pc, #88]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d009      	beq.n	80041ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041ba:	4b12      	ldr	r3, [pc, #72]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	490e      	ldr	r1, [pc, #56]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041ce:	f000 f821 	bl	8004214 <HAL_RCC_GetSysClockFreq>
 80041d2:	4602      	mov	r2, r0
 80041d4:	4b0b      	ldr	r3, [pc, #44]	; (8004204 <HAL_RCC_ClockConfig+0x1c4>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	091b      	lsrs	r3, r3, #4
 80041da:	f003 030f 	and.w	r3, r3, #15
 80041de:	490a      	ldr	r1, [pc, #40]	; (8004208 <HAL_RCC_ClockConfig+0x1c8>)
 80041e0:	5ccb      	ldrb	r3, [r1, r3]
 80041e2:	fa22 f303 	lsr.w	r3, r2, r3
 80041e6:	4a09      	ldr	r2, [pc, #36]	; (800420c <HAL_RCC_ClockConfig+0x1cc>)
 80041e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041ea:	4b09      	ldr	r3, [pc, #36]	; (8004210 <HAL_RCC_ClockConfig+0x1d0>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fd fca0 	bl	8001b34 <HAL_InitTick>

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40022000 	.word	0x40022000
 8004204:	40021000 	.word	0x40021000
 8004208:	08009958 	.word	0x08009958
 800420c:	20000000 	.word	0x20000000
 8004210:	20000004 	.word	0x20000004

08004214 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004214:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004218:	b08e      	sub	sp, #56	; 0x38
 800421a:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004220:	2300      	movs	r3, #0
 8004222:	62bb      	str	r3, [r7, #40]	; 0x28
 8004224:	2300      	movs	r3, #0
 8004226:	637b      	str	r3, [r7, #52]	; 0x34
 8004228:	2300      	movs	r3, #0
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	623b      	str	r3, [r7, #32]
 8004234:	2300      	movs	r3, #0
 8004236:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004238:	4b4e      	ldr	r3, [pc, #312]	; (8004374 <HAL_RCC_GetSysClockFreq+0x160>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800423e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004240:	f003 030c 	and.w	r3, r3, #12
 8004244:	2b04      	cmp	r3, #4
 8004246:	d002      	beq.n	800424e <HAL_RCC_GetSysClockFreq+0x3a>
 8004248:	2b08      	cmp	r3, #8
 800424a:	d003      	beq.n	8004254 <HAL_RCC_GetSysClockFreq+0x40>
 800424c:	e089      	b.n	8004362 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800424e:	4b4a      	ldr	r3, [pc, #296]	; (8004378 <HAL_RCC_GetSysClockFreq+0x164>)
 8004250:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004252:	e089      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004256:	0c9b      	lsrs	r3, r3, #18
 8004258:	f003 020f 	and.w	r2, r3, #15
 800425c:	4b47      	ldr	r3, [pc, #284]	; (800437c <HAL_RCC_GetSysClockFreq+0x168>)
 800425e:	5c9b      	ldrb	r3, [r3, r2]
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d072      	beq.n	8004352 <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800426c:	4b41      	ldr	r3, [pc, #260]	; (8004374 <HAL_RCC_GetSysClockFreq+0x160>)
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	f003 020f 	and.w	r2, r3, #15
 8004274:	4b42      	ldr	r3, [pc, #264]	; (8004380 <HAL_RCC_GetSysClockFreq+0x16c>)
 8004276:	5c9b      	ldrb	r3, [r3, r2]
 8004278:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800427a:	4b3e      	ldr	r3, [pc, #248]	; (8004374 <HAL_RCC_GetSysClockFreq+0x160>)
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d053      	beq.n	800432e <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004286:	4b3b      	ldr	r3, [pc, #236]	; (8004374 <HAL_RCC_GetSysClockFreq+0x160>)
 8004288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428a:	091b      	lsrs	r3, r3, #4
 800428c:	f003 030f 	and.w	r3, r3, #15
 8004290:	3301      	adds	r3, #1
 8004292:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004294:	4b37      	ldr	r3, [pc, #220]	; (8004374 <HAL_RCC_GetSysClockFreq+0x160>)
 8004296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004298:	0a1b      	lsrs	r3, r3, #8
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	3302      	adds	r3, #2
 80042a0:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	2200      	movs	r2, #0
 80042a6:	469a      	mov	sl, r3
 80042a8:	4693      	mov	fp, r2
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	2200      	movs	r2, #0
 80042ae:	613b      	str	r3, [r7, #16]
 80042b0:	617a      	str	r2, [r7, #20]
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	fb03 f20b 	mul.w	r2, r3, fp
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	fb0a f303 	mul.w	r3, sl, r3
 80042be:	4413      	add	r3, r2
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	fbaa 0102 	umull	r0, r1, sl, r2
 80042c6:	440b      	add	r3, r1
 80042c8:	4619      	mov	r1, r3
 80042ca:	4b2b      	ldr	r3, [pc, #172]	; (8004378 <HAL_RCC_GetSysClockFreq+0x164>)
 80042cc:	fb03 f201 	mul.w	r2, r3, r1
 80042d0:	2300      	movs	r3, #0
 80042d2:	fb00 f303 	mul.w	r3, r0, r3
 80042d6:	4413      	add	r3, r2
 80042d8:	4a27      	ldr	r2, [pc, #156]	; (8004378 <HAL_RCC_GetSysClockFreq+0x164>)
 80042da:	fba0 4502 	umull	r4, r5, r0, r2
 80042de:	442b      	add	r3, r5
 80042e0:	461d      	mov	r5, r3
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	2200      	movs	r2, #0
 80042e6:	60bb      	str	r3, [r7, #8]
 80042e8:	60fa      	str	r2, [r7, #12]
 80042ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ec:	2200      	movs	r2, #0
 80042ee:	603b      	str	r3, [r7, #0]
 80042f0:	607a      	str	r2, [r7, #4]
 80042f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80042f6:	460b      	mov	r3, r1
 80042f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042fc:	4652      	mov	r2, sl
 80042fe:	fb02 f203 	mul.w	r2, r2, r3
 8004302:	465b      	mov	r3, fp
 8004304:	4684      	mov	ip, r0
 8004306:	fb0c f303 	mul.w	r3, ip, r3
 800430a:	4413      	add	r3, r2
 800430c:	4602      	mov	r2, r0
 800430e:	4651      	mov	r1, sl
 8004310:	fba2 8901 	umull	r8, r9, r2, r1
 8004314:	444b      	add	r3, r9
 8004316:	4699      	mov	r9, r3
 8004318:	4642      	mov	r2, r8
 800431a:	464b      	mov	r3, r9
 800431c:	4620      	mov	r0, r4
 800431e:	4629      	mov	r1, r5
 8004320:	f7fb ff88 	bl	8000234 <__aeabi_uldivmod>
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	4613      	mov	r3, r2
 800432a:	637b      	str	r3, [r7, #52]	; 0x34
 800432c:	e007      	b.n	800433e <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	4a11      	ldr	r2, [pc, #68]	; (8004378 <HAL_RCC_GetSysClockFreq+0x164>)
 8004332:	fb03 f202 	mul.w	r2, r3, r2
 8004336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004338:	fbb2 f3f3 	udiv	r3, r2, r3
 800433c:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800433e:	4b0f      	ldr	r3, [pc, #60]	; (800437c <HAL_RCC_GetSysClockFreq+0x168>)
 8004340:	7b5b      	ldrb	r3, [r3, #13]
 8004342:	461a      	mov	r2, r3
 8004344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004346:	4293      	cmp	r3, r2
 8004348:	d108      	bne.n	800435c <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 800434a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434c:	085b      	lsrs	r3, r3, #1
 800434e:	637b      	str	r3, [r7, #52]	; 0x34
 8004350:	e004      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	4a0b      	ldr	r2, [pc, #44]	; (8004384 <HAL_RCC_GetSysClockFreq+0x170>)
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 800435c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800435e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004360:	e002      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004362:	4b09      	ldr	r3, [pc, #36]	; (8004388 <HAL_RCC_GetSysClockFreq+0x174>)
 8004364:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004366:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800436a:	4618      	mov	r0, r3
 800436c:	3738      	adds	r7, #56	; 0x38
 800436e:	46bd      	mov	sp, r7
 8004370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004374:	40021000 	.word	0x40021000
 8004378:	017d7840 	.word	0x017d7840
 800437c:	08009970 	.word	0x08009970
 8004380:	08009980 	.word	0x08009980
 8004384:	003d0900 	.word	0x003d0900
 8004388:	007a1200 	.word	0x007a1200

0800438c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004390:	4b02      	ldr	r3, [pc, #8]	; (800439c <HAL_RCC_GetHCLKFreq+0x10>)
 8004392:	681b      	ldr	r3, [r3, #0]
}
 8004394:	4618      	mov	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr
 800439c:	20000000 	.word	0x20000000

080043a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043a4:	f7ff fff2 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043a8:	4602      	mov	r2, r0
 80043aa:	4b05      	ldr	r3, [pc, #20]	; (80043c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	0a1b      	lsrs	r3, r3, #8
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	4903      	ldr	r1, [pc, #12]	; (80043c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043b6:	5ccb      	ldrb	r3, [r1, r3]
 80043b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043bc:	4618      	mov	r0, r3
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	40021000 	.word	0x40021000
 80043c4:	08009968 	.word	0x08009968

080043c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043cc:	f7ff ffde 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043d0:	4602      	mov	r2, r0
 80043d2:	4b05      	ldr	r3, [pc, #20]	; (80043e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	0adb      	lsrs	r3, r3, #11
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	4903      	ldr	r1, [pc, #12]	; (80043ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80043de:	5ccb      	ldrb	r3, [r1, r3]
 80043e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	40021000 	.word	0x40021000
 80043ec:	08009968 	.word	0x08009968

080043f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <RCC_Delay+0x34>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a0a      	ldr	r2, [pc, #40]	; (8004428 <RCC_Delay+0x38>)
 80043fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004402:	0a5b      	lsrs	r3, r3, #9
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	fb02 f303 	mul.w	r3, r2, r3
 800440a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800440c:	bf00      	nop
  }
  while (Delay --);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	1e5a      	subs	r2, r3, #1
 8004412:	60fa      	str	r2, [r7, #12]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1f9      	bne.n	800440c <RCC_Delay+0x1c>
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	20000000 	.word	0x20000000
 8004428:	10624dd3 	.word	0x10624dd3

0800442c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b088      	sub	sp, #32
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	2300      	movs	r3, #0
 800443a:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d07d      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 800444c:	2300      	movs	r3, #0
 800444e:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004450:	4b8b      	ldr	r3, [pc, #556]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10d      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445c:	4b88      	ldr	r3, [pc, #544]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800445e:	69db      	ldr	r3, [r3, #28]
 8004460:	4a87      	ldr	r2, [pc, #540]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004466:	61d3      	str	r3, [r2, #28]
 8004468:	4b85      	ldr	r3, [pc, #532]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004474:	2301      	movs	r3, #1
 8004476:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004478:	4b82      	ldr	r3, [pc, #520]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004480:	2b00      	cmp	r3, #0
 8004482:	d118      	bne.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004484:	4b7f      	ldr	r3, [pc, #508]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a7e      	ldr	r2, [pc, #504]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800448a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800448e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004490:	f7fd fb92 	bl	8001bb8 <HAL_GetTick>
 8004494:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004496:	e008      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004498:	f7fd fb8e 	bl	8001bb8 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	; 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e0e5      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044aa:	4b76      	ldr	r3, [pc, #472]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0f0      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044b6:	4b72      	ldr	r3, [pc, #456]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044be:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d02e      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d027      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044d4:	4b6a      	ldr	r3, [pc, #424]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044dc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044de:	4b6a      	ldr	r3, [pc, #424]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80044e0:	2201      	movs	r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044e4:	4b68      	ldr	r3, [pc, #416]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80044ea:	4a65      	ldr	r2, [pc, #404]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d014      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fa:	f7fd fb5d 	bl	8001bb8 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004500:	e00a      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004502:	f7fd fb59 	bl	8001bb8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004510:	4293      	cmp	r3, r2
 8004512:	d901      	bls.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e0ae      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004518:	4b59      	ldr	r3, [pc, #356]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0ee      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004524:	4b56      	ldr	r3, [pc, #344]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4953      	ldr	r1, [pc, #332]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004532:	4313      	orrs	r3, r2
 8004534:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004536:	7efb      	ldrb	r3, [r7, #27]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d105      	bne.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453c:	4b50      	ldr	r3, [pc, #320]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	4a4f      	ldr	r2, [pc, #316]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004542:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004546:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d008      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004554:	4b4a      	ldr	r3, [pc, #296]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4947      	ldr	r1, [pc, #284]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004562:	4313      	orrs	r3, r2
 8004564:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	d008      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004572:	4b43      	ldr	r3, [pc, #268]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	4940      	ldr	r1, [pc, #256]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004580:	4313      	orrs	r3, r2
 8004582:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8004590:	4b3b      	ldr	r3, [pc, #236]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004594:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	4938      	ldr	r1, [pc, #224]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80045a2:	4b37      	ldr	r3, [pc, #220]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80045ae:	4b34      	ldr	r3, [pc, #208]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80045ba:	2301      	movs	r3, #1
 80045bc:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d148      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80045c4:	4b2e      	ldr	r3, [pc, #184]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d138      	bne.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80045d0:	4b2b      	ldr	r3, [pc, #172]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d009      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80045dc:	4b28      	ldr	r3, [pc, #160]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d001      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e042      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80045f0:	4b23      	ldr	r3, [pc, #140]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	4920      	ldr	r1, [pc, #128]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004602:	4b1f      	ldr	r3, [pc, #124]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004606:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	491c      	ldr	r1, [pc, #112]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004610:	4313      	orrs	r3, r2
 8004612:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004614:	4b1d      	ldr	r3, [pc, #116]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004616:	2201      	movs	r2, #1
 8004618:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461a:	f7fd facd 	bl	8001bb8 <HAL_GetTick>
 800461e:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004620:	e008      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004622:	f7fd fac9 	bl	8001bb8 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b64      	cmp	r3, #100	; 0x64
 800462e:	d901      	bls.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e020      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004634:	4b12      	ldr	r3, [pc, #72]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0f0      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004640:	e009      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004642:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	429a      	cmp	r2, r3
 8004650:	d001      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e00f      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0310 	and.w	r3, r3, #16
 800465e:	2b00      	cmp	r3, #0
 8004660:	d008      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004662:	4b07      	ldr	r3, [pc, #28]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	4904      	ldr	r1, [pc, #16]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004670:	4313      	orrs	r3, r2
 8004672:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3720      	adds	r7, #32
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40021000 	.word	0x40021000
 8004684:	40007000 	.word	0x40007000
 8004688:	42420440 	.word	0x42420440
 800468c:	42420070 	.word	0x42420070

08004690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e076      	b.n	8004790 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d108      	bne.n	80046bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046b2:	d009      	beq.n	80046c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	61da      	str	r2, [r3, #28]
 80046ba:	e005      	b.n	80046c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fc ffba 	bl	800165c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474c:	ea42 0103 	orr.w	r1, r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004754:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	0c1a      	lsrs	r2, r3, #16
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f002 0204 	and.w	r2, r2, #4
 800476e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	69da      	ldr	r2, [r3, #28]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800477e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	603b      	str	r3, [r7, #0]
 80047a4:	4613      	mov	r3, r2
 80047a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_SPI_Transmit+0x22>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e12d      	b.n	8004a16 <HAL_SPI_Transmit+0x27e>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047c2:	f7fd f9f9 	bl	8001bb8 <HAL_GetTick>
 80047c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d002      	beq.n	80047de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80047d8:	2302      	movs	r3, #2
 80047da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047dc:	e116      	b.n	8004a0c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_SPI_Transmit+0x52>
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047ee:	e10d      	b.n	8004a0c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2203      	movs	r2, #3
 80047f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	88fa      	ldrh	r2, [r7, #6]
 800480e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004836:	d10f      	bne.n	8004858 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004846:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004856:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004862:	2b40      	cmp	r3, #64	; 0x40
 8004864:	d007      	beq.n	8004876 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004874:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800487e:	d14f      	bne.n	8004920 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d002      	beq.n	800488e <HAL_SPI_Transmit+0xf6>
 8004888:	8afb      	ldrh	r3, [r7, #22]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d142      	bne.n	8004914 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	881a      	ldrh	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489e:	1c9a      	adds	r2, r3, #2
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048b2:	e02f      	b.n	8004914 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d112      	bne.n	80048e8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	881a      	ldrh	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	1c9a      	adds	r2, r3, #2
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048dc:	b29b      	uxth	r3, r3
 80048de:	3b01      	subs	r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80048e6:	e015      	b.n	8004914 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048e8:	f7fd f966 	bl	8001bb8 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d803      	bhi.n	8004900 <HAL_SPI_Transmit+0x168>
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fe:	d102      	bne.n	8004906 <HAL_SPI_Transmit+0x16e>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d106      	bne.n	8004914 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004912:	e07b      	b.n	8004a0c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004918:	b29b      	uxth	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1ca      	bne.n	80048b4 <HAL_SPI_Transmit+0x11c>
 800491e:	e050      	b.n	80049c2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <HAL_SPI_Transmit+0x196>
 8004928:	8afb      	ldrh	r3, [r7, #22]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d144      	bne.n	80049b8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	330c      	adds	r3, #12
 8004938:	7812      	ldrb	r2, [r2, #0]
 800493a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	1c5a      	adds	r2, r3, #1
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004954:	e030      	b.n	80049b8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b02      	cmp	r3, #2
 8004962:	d113      	bne.n	800498c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	330c      	adds	r3, #12
 800496e:	7812      	ldrb	r2, [r2, #0]
 8004970:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	86da      	strh	r2, [r3, #54]	; 0x36
 800498a:	e015      	b.n	80049b8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800498c:	f7fd f914 	bl	8001bb8 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	429a      	cmp	r2, r3
 800499a:	d803      	bhi.n	80049a4 <HAL_SPI_Transmit+0x20c>
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d102      	bne.n	80049aa <HAL_SPI_Transmit+0x212>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d106      	bne.n	80049b8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80049b6:	e029      	b.n	8004a0c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1c9      	bne.n	8004956 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	6839      	ldr	r1, [r7, #0]
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 fbcc 	bl	8005164 <SPI_EndRxTxTransaction>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2220      	movs	r2, #32
 80049d6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10a      	bne.n	80049f6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049e0:	2300      	movs	r3, #0
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	613b      	str	r3, [r7, #16]
 80049f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d002      	beq.n	8004a04 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	77fb      	strb	r3, [r7, #31]
 8004a02:	e003      	b.n	8004a0c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a14:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3720      	adds	r7, #32
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b088      	sub	sp, #32
 8004a22:	af02      	add	r7, sp, #8
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	603b      	str	r3, [r7, #0]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d002      	beq.n	8004a44 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004a3e:	2302      	movs	r3, #2
 8004a40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a42:	e0fb      	b.n	8004c3c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a4c:	d112      	bne.n	8004a74 <HAL_SPI_Receive+0x56>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10e      	bne.n	8004a74 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2204      	movs	r2, #4
 8004a5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a5e:	88fa      	ldrh	r2, [r7, #6]
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	4613      	mov	r3, r2
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	68b9      	ldr	r1, [r7, #8]
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f000 f8ef 	bl	8004c4e <HAL_SPI_TransmitReceive>
 8004a70:	4603      	mov	r3, r0
 8004a72:	e0e8      	b.n	8004c46 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d101      	bne.n	8004a82 <HAL_SPI_Receive+0x64>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	e0e1      	b.n	8004c46 <HAL_SPI_Receive+0x228>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a8a:	f7fd f895 	bl	8001bb8 <HAL_GetTick>
 8004a8e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d002      	beq.n	8004a9c <HAL_SPI_Receive+0x7e>
 8004a96:	88fb      	ldrh	r3, [r7, #6]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d102      	bne.n	8004aa2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004aa0:	e0cc      	b.n	8004c3c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2204      	movs	r2, #4
 8004aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	88fa      	ldrh	r2, [r7, #6]
 8004aba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	88fa      	ldrh	r2, [r7, #6]
 8004ac0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ae8:	d10f      	bne.n	8004b0a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004af8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b08:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b14:	2b40      	cmp	r3, #64	; 0x40
 8004b16:	d007      	beq.n	8004b28 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b26:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d16a      	bne.n	8004c06 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b30:	e032      	b.n	8004b98 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d115      	bne.n	8004b6c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f103 020c 	add.w	r2, r3, #12
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4c:	7812      	ldrb	r2, [r2, #0]
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	3b01      	subs	r3, #1
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b6a:	e015      	b.n	8004b98 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b6c:	f7fd f824 	bl	8001bb8 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d803      	bhi.n	8004b84 <HAL_SPI_Receive+0x166>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b82:	d102      	bne.n	8004b8a <HAL_SPI_Receive+0x16c>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004b96:	e051      	b.n	8004c3c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1c7      	bne.n	8004b32 <HAL_SPI_Receive+0x114>
 8004ba2:	e035      	b.n	8004c10 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d113      	bne.n	8004bda <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbc:	b292      	uxth	r2, r2
 8004bbe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc4:	1c9a      	adds	r2, r3, #2
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004bd8:	e015      	b.n	8004c06 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bda:	f7fc ffed 	bl	8001bb8 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d803      	bhi.n	8004bf2 <HAL_SPI_Receive+0x1d4>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d102      	bne.n	8004bf8 <HAL_SPI_Receive+0x1da>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d106      	bne.n	8004c06 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004c04:	e01a      	b.n	8004c3c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1c9      	bne.n	8004ba4 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	6839      	ldr	r1, [r7, #0]
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 fa53 	bl	80050c0 <SPI_EndRxTransaction>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	75fb      	strb	r3, [r7, #23]
 8004c32:	e003      	b.n	8004c3c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b08c      	sub	sp, #48	; 0x30
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	60f8      	str	r0, [r7, #12]
 8004c56:	60b9      	str	r1, [r7, #8]
 8004c58:	607a      	str	r2, [r7, #4]
 8004c5a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_SPI_TransmitReceive+0x26>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e198      	b.n	8004fa6 <HAL_SPI_TransmitReceive+0x358>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c7c:	f7fc ff9c 	bl	8001bb8 <HAL_GetTick>
 8004c80:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c92:	887b      	ldrh	r3, [r7, #2]
 8004c94:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d00f      	beq.n	8004cbe <HAL_SPI_TransmitReceive+0x70>
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca4:	d107      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d103      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x68>
 8004cae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d003      	beq.n	8004cbe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004cbc:	e16d      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_SPI_TransmitReceive+0x82>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <HAL_SPI_TransmitReceive+0x82>
 8004cca:	887b      	ldrh	r3, [r7, #2]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d103      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004cd6:	e160      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d003      	beq.n	8004cec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2205      	movs	r2, #5
 8004ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	887a      	ldrh	r2, [r7, #2]
 8004cfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	887a      	ldrh	r2, [r7, #2]
 8004d02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	887a      	ldrh	r2, [r7, #2]
 8004d0e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	887a      	ldrh	r2, [r7, #2]
 8004d14:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d2c:	2b40      	cmp	r3, #64	; 0x40
 8004d2e:	d007      	beq.n	8004d40 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d48:	d17c      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <HAL_SPI_TransmitReceive+0x10a>
 8004d52:	8b7b      	ldrh	r3, [r7, #26]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d16a      	bne.n	8004e2e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5c:	881a      	ldrh	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d68:	1c9a      	adds	r2, r3, #2
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	3b01      	subs	r3, #1
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d7c:	e057      	b.n	8004e2e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d11b      	bne.n	8004dc4 <HAL_SPI_TransmitReceive+0x176>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d016      	beq.n	8004dc4 <HAL_SPI_TransmitReceive+0x176>
 8004d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d113      	bne.n	8004dc4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da0:	881a      	ldrh	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dac:	1c9a      	adds	r2, r3, #2
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	3b01      	subs	r3, #1
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d119      	bne.n	8004e06 <HAL_SPI_TransmitReceive+0x1b8>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d014      	beq.n	8004e06 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de6:	b292      	uxth	r2, r2
 8004de8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dee:	1c9a      	adds	r2, r3, #2
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e02:	2301      	movs	r3, #1
 8004e04:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e06:	f7fc fed7 	bl	8001bb8 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d80b      	bhi.n	8004e2e <HAL_SPI_TransmitReceive+0x1e0>
 8004e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1c:	d007      	beq.n	8004e2e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004e2c:	e0b5      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1a2      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x130>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d19d      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x130>
 8004e42:	e080      	b.n	8004f46 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <HAL_SPI_TransmitReceive+0x204>
 8004e4c:	8b7b      	ldrh	r3, [r7, #26]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d16f      	bne.n	8004f32 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	330c      	adds	r3, #12
 8004e5c:	7812      	ldrb	r2, [r2, #0]
 8004e5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e78:	e05b      	b.n	8004f32 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d11c      	bne.n	8004ec2 <HAL_SPI_TransmitReceive+0x274>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d017      	beq.n	8004ec2 <HAL_SPI_TransmitReceive+0x274>
 8004e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d114      	bne.n	8004ec2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	7812      	ldrb	r2, [r2, #0]
 8004ea4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d119      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x2b6>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d014      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f04:	f7fc fe58 	bl	8001bb8 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d803      	bhi.n	8004f1c <HAL_SPI_TransmitReceive+0x2ce>
 8004f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d102      	bne.n	8004f22 <HAL_SPI_TransmitReceive+0x2d4>
 8004f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d107      	bne.n	8004f32 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004f30:	e033      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d19e      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x22c>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d199      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f48:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 f90a 	bl	8005164 <SPI_EndRxTxTransaction>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d006      	beq.n	8004f64 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004f62:	e01a      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10a      	bne.n	8004f82 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	617b      	str	r3, [r7, #20]
 8004f80:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f90:	e003      	b.n	8004f9a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3730      	adds	r7, #48	; 0x30
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fc0:	f7fc fdfa 	bl	8001bb8 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc8:	1a9b      	subs	r3, r3, r2
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	4413      	add	r3, r2
 8004fce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fd0:	f7fc fdf2 	bl	8001bb8 <HAL_GetTick>
 8004fd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fd6:	4b39      	ldr	r3, [pc, #228]	; (80050bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	015b      	lsls	r3, r3, #5
 8004fdc:	0d1b      	lsrs	r3, r3, #20
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	fb02 f303 	mul.w	r3, r2, r3
 8004fe4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fe6:	e054      	b.n	8005092 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fee:	d050      	beq.n	8005092 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ff0:	f7fc fde2 	bl	8001bb8 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	69fa      	ldr	r2, [r7, #28]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d902      	bls.n	8005006 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d13d      	bne.n	8005082 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	685a      	ldr	r2, [r3, #4]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005014:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800501e:	d111      	bne.n	8005044 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005028:	d004      	beq.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005032:	d107      	bne.n	8005044 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005042:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800504c:	d10f      	bne.n	800506e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800506c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e017      	b.n	80050b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	3b01      	subs	r3, #1
 8005090:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	4013      	ands	r3, r2
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	429a      	cmp	r2, r3
 80050a0:	bf0c      	ite	eq
 80050a2:	2301      	moveq	r3, #1
 80050a4:	2300      	movne	r3, #0
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	461a      	mov	r2, r3
 80050aa:	79fb      	ldrb	r3, [r7, #7]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d19b      	bne.n	8004fe8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3720      	adds	r7, #32
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000000 	.word	0x20000000

080050c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af02      	add	r7, sp, #8
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050d4:	d111      	bne.n	80050fa <SPI_EndRxTransaction+0x3a>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050de:	d004      	beq.n	80050ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050e8:	d107      	bne.n	80050fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050f8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005102:	d117      	bne.n	8005134 <SPI_EndRxTransaction+0x74>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800510c:	d112      	bne.n	8005134 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2200      	movs	r2, #0
 8005116:	2101      	movs	r1, #1
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f7ff ff49 	bl	8004fb0 <SPI_WaitFlagStateUntilTimeout>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d01a      	beq.n	800515a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005128:	f043 0220 	orr.w	r2, r3, #32
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e013      	b.n	800515c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	2200      	movs	r2, #0
 800513c:	2180      	movs	r1, #128	; 0x80
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f7ff ff36 	bl	8004fb0 <SPI_WaitFlagStateUntilTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800514e:	f043 0220 	orr.w	r2, r3, #32
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e000      	b.n	800515c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af02      	add	r7, sp, #8
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2200      	movs	r2, #0
 8005178:	2180      	movs	r1, #128	; 0x80
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f7ff ff18 	bl	8004fb0 <SPI_WaitFlagStateUntilTimeout>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800518a:	f043 0220 	orr.w	r2, r3, #32
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e000      	b.n	8005198 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e041      	b.n	8005236 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fc fb80 	bl	80018cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3304      	adds	r3, #4
 80051dc:	4619      	mov	r1, r3
 80051de:	4610      	mov	r0, r2
 80051e0:	f000 f82e 	bl	8005240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a2d      	ldr	r2, [pc, #180]	; (8005308 <TIM_Base_SetConfig+0xc8>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00f      	beq.n	8005278 <TIM_Base_SetConfig+0x38>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525e:	d00b      	beq.n	8005278 <TIM_Base_SetConfig+0x38>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a2a      	ldr	r2, [pc, #168]	; (800530c <TIM_Base_SetConfig+0xcc>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d007      	beq.n	8005278 <TIM_Base_SetConfig+0x38>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a29      	ldr	r2, [pc, #164]	; (8005310 <TIM_Base_SetConfig+0xd0>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d003      	beq.n	8005278 <TIM_Base_SetConfig+0x38>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a28      	ldr	r2, [pc, #160]	; (8005314 <TIM_Base_SetConfig+0xd4>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d108      	bne.n	800528a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800527e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	4313      	orrs	r3, r2
 8005288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a1e      	ldr	r2, [pc, #120]	; (8005308 <TIM_Base_SetConfig+0xc8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d00f      	beq.n	80052b2 <TIM_Base_SetConfig+0x72>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005298:	d00b      	beq.n	80052b2 <TIM_Base_SetConfig+0x72>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a1b      	ldr	r2, [pc, #108]	; (800530c <TIM_Base_SetConfig+0xcc>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d007      	beq.n	80052b2 <TIM_Base_SetConfig+0x72>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a1a      	ldr	r2, [pc, #104]	; (8005310 <TIM_Base_SetConfig+0xd0>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d003      	beq.n	80052b2 <TIM_Base_SetConfig+0x72>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a19      	ldr	r2, [pc, #100]	; (8005314 <TIM_Base_SetConfig+0xd4>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d108      	bne.n	80052c4 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a07      	ldr	r2, [pc, #28]	; (8005308 <TIM_Base_SetConfig+0xc8>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d103      	bne.n	80052f8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	615a      	str	r2, [r3, #20]
}
 80052fe:	bf00      	nop
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	40012c00 	.word	0x40012c00
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800
 8005314:	40000c00 	.word	0x40000c00

08005318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800532c:	2302      	movs	r3, #2
 800532e:	e04b      	b.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a19      	ldr	r2, [pc, #100]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d013      	beq.n	800539c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537c:	d00e      	beq.n	800539c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a15      	ldr	r2, [pc, #84]	; (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d009      	beq.n	800539c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a13      	ldr	r2, [pc, #76]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d004      	beq.n	800539c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a12      	ldr	r2, [pc, #72]	; (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d10c      	bne.n	80053b6 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bc80      	pop	{r7}
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40012c00 	.word	0x40012c00
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40000c00 	.word	0x40000c00

080053e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e042      	b.n	800547c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d106      	bne.n	8005410 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7fc fad0 	bl	80019b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2224      	movs	r2, #36	; 0x24
 8005414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005426:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f82b 	bl	8005484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	691a      	ldr	r2, [r3, #16]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800543c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	695a      	ldr	r2, [r3, #20]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800544c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800545c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68da      	ldr	r2, [r3, #12]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80054be:	f023 030c 	bic.w	r3, r3, #12
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	430b      	orrs	r3, r1
 80054ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	699a      	ldr	r2, [r3, #24]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a2c      	ldr	r2, [pc, #176]	; (8005598 <UART_SetConfig+0x114>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d103      	bne.n	80054f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054ec:	f7fe ff6c 	bl	80043c8 <HAL_RCC_GetPCLK2Freq>
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	e002      	b.n	80054fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054f4:	f7fe ff54 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 80054f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4613      	mov	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	009a      	lsls	r2, r3, #2
 8005504:	441a      	add	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005510:	4a22      	ldr	r2, [pc, #136]	; (800559c <UART_SetConfig+0x118>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	0119      	lsls	r1, r3, #4
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	009a      	lsls	r2, r3, #2
 8005524:	441a      	add	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005530:	4b1a      	ldr	r3, [pc, #104]	; (800559c <UART_SetConfig+0x118>)
 8005532:	fba3 0302 	umull	r0, r3, r3, r2
 8005536:	095b      	lsrs	r3, r3, #5
 8005538:	2064      	movs	r0, #100	; 0x64
 800553a:	fb00 f303 	mul.w	r3, r0, r3
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	3332      	adds	r3, #50	; 0x32
 8005544:	4a15      	ldr	r2, [pc, #84]	; (800559c <UART_SetConfig+0x118>)
 8005546:	fba2 2303 	umull	r2, r3, r2, r3
 800554a:	095b      	lsrs	r3, r3, #5
 800554c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005550:	4419      	add	r1, r3
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4613      	mov	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	009a      	lsls	r2, r3, #2
 800555c:	441a      	add	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	fbb2 f2f3 	udiv	r2, r2, r3
 8005568:	4b0c      	ldr	r3, [pc, #48]	; (800559c <UART_SetConfig+0x118>)
 800556a:	fba3 0302 	umull	r0, r3, r3, r2
 800556e:	095b      	lsrs	r3, r3, #5
 8005570:	2064      	movs	r0, #100	; 0x64
 8005572:	fb00 f303 	mul.w	r3, r0, r3
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	3332      	adds	r3, #50	; 0x32
 800557c:	4a07      	ldr	r2, [pc, #28]	; (800559c <UART_SetConfig+0x118>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	440a      	add	r2, r1
 800558e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005590:	bf00      	nop
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40013800 	.word	0x40013800
 800559c:	51eb851f 	.word	0x51eb851f

080055a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055a0:	b084      	sub	sp, #16
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	f107 001c 	add.w	r0, r7, #28
 80055ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f001 f9de 	bl	8006980 <USB_CoreReset>
 80055c4:	4603      	mov	r3, r0
 80055c6:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	639a      	str	r2, [r3, #56]	; 0x38

  return ret;
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055e0:	b004      	add	sp, #16
 80055e2:	4770      	bx	lr

080055e4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	4613      	mov	r3, r2
 80055f0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80055f2:	79fb      	ldrb	r3, [r7, #7]
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d165      	bne.n	80056c4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	4a3e      	ldr	r2, [pc, #248]	; (80056f4 <USB_SetTurnaroundTime+0x110>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d906      	bls.n	800560e <USB_SetTurnaroundTime+0x2a>
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	4a3d      	ldr	r2, [pc, #244]	; (80056f8 <USB_SetTurnaroundTime+0x114>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d202      	bcs.n	800560e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005608:	230f      	movs	r3, #15
 800560a:	617b      	str	r3, [r7, #20]
 800560c:	e05c      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	4a39      	ldr	r2, [pc, #228]	; (80056f8 <USB_SetTurnaroundTime+0x114>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d306      	bcc.n	8005624 <USB_SetTurnaroundTime+0x40>
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	4a38      	ldr	r2, [pc, #224]	; (80056fc <USB_SetTurnaroundTime+0x118>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d202      	bcs.n	8005624 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800561e:	230e      	movs	r3, #14
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	e051      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	4a35      	ldr	r2, [pc, #212]	; (80056fc <USB_SetTurnaroundTime+0x118>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d306      	bcc.n	800563a <USB_SetTurnaroundTime+0x56>
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	4a34      	ldr	r2, [pc, #208]	; (8005700 <USB_SetTurnaroundTime+0x11c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d202      	bcs.n	800563a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005634:	230d      	movs	r3, #13
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	e046      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	4a30      	ldr	r2, [pc, #192]	; (8005700 <USB_SetTurnaroundTime+0x11c>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d306      	bcc.n	8005650 <USB_SetTurnaroundTime+0x6c>
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	4a2f      	ldr	r2, [pc, #188]	; (8005704 <USB_SetTurnaroundTime+0x120>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d802      	bhi.n	8005650 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800564a:	230c      	movs	r3, #12
 800564c:	617b      	str	r3, [r7, #20]
 800564e:	e03b      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	4a2c      	ldr	r2, [pc, #176]	; (8005704 <USB_SetTurnaroundTime+0x120>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d906      	bls.n	8005666 <USB_SetTurnaroundTime+0x82>
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	4a2b      	ldr	r2, [pc, #172]	; (8005708 <USB_SetTurnaroundTime+0x124>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d802      	bhi.n	8005666 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005660:	230b      	movs	r3, #11
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	e030      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4a27      	ldr	r2, [pc, #156]	; (8005708 <USB_SetTurnaroundTime+0x124>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d906      	bls.n	800567c <USB_SetTurnaroundTime+0x98>
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	4a26      	ldr	r2, [pc, #152]	; (800570c <USB_SetTurnaroundTime+0x128>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d802      	bhi.n	800567c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005676:	230a      	movs	r3, #10
 8005678:	617b      	str	r3, [r7, #20]
 800567a:	e025      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	4a23      	ldr	r2, [pc, #140]	; (800570c <USB_SetTurnaroundTime+0x128>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d906      	bls.n	8005692 <USB_SetTurnaroundTime+0xae>
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	4a22      	ldr	r2, [pc, #136]	; (8005710 <USB_SetTurnaroundTime+0x12c>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d202      	bcs.n	8005692 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800568c:	2309      	movs	r3, #9
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	e01a      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	4a1e      	ldr	r2, [pc, #120]	; (8005710 <USB_SetTurnaroundTime+0x12c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d306      	bcc.n	80056a8 <USB_SetTurnaroundTime+0xc4>
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	4a1d      	ldr	r2, [pc, #116]	; (8005714 <USB_SetTurnaroundTime+0x130>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d802      	bhi.n	80056a8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80056a2:	2308      	movs	r3, #8
 80056a4:	617b      	str	r3, [r7, #20]
 80056a6:	e00f      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	4a1a      	ldr	r2, [pc, #104]	; (8005714 <USB_SetTurnaroundTime+0x130>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d906      	bls.n	80056be <USB_SetTurnaroundTime+0xda>
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	4a19      	ldr	r2, [pc, #100]	; (8005718 <USB_SetTurnaroundTime+0x134>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d202      	bcs.n	80056be <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80056b8:	2307      	movs	r3, #7
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	e004      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80056be:	2306      	movs	r3, #6
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	e001      	b.n	80056c8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80056c4:	2309      	movs	r3, #9
 80056c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	029b      	lsls	r3, r3, #10
 80056dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80056e0:	431a      	orrs	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	371c      	adds	r7, #28
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	00d8acbf 	.word	0x00d8acbf
 80056f8:	00e4e1c0 	.word	0x00e4e1c0
 80056fc:	00f42400 	.word	0x00f42400
 8005700:	01067380 	.word	0x01067380
 8005704:	011a499f 	.word	0x011a499f
 8005708:	01312cff 	.word	0x01312cff
 800570c:	014ca43f 	.word	0x014ca43f
 8005710:	016e3600 	.word	0x016e3600
 8005714:	01a6ab1f 	.word	0x01a6ab1f
 8005718:	01e84800 	.word	0x01e84800

0800571c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f043 0201 	orr.w	r2, r3, #1
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	bc80      	pop	{r7}
 800573a:	4770      	bx	lr

0800573c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f023 0201 	bic.w	r2, r3, #1
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	460b      	mov	r3, r1
 8005766:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005778:	78fb      	ldrb	r3, [r7, #3]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d115      	bne.n	80057aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800578a:	2001      	movs	r0, #1
 800578c:	f7fc fa1e 	bl	8001bcc <HAL_Delay>
      ms++;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3301      	adds	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f001 f87a 	bl	8006890 <USB_GetMode>
 800579c:	4603      	mov	r3, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d01e      	beq.n	80057e0 <USB_SetCurrentMode+0x84>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2b31      	cmp	r3, #49	; 0x31
 80057a6:	d9f0      	bls.n	800578a <USB_SetCurrentMode+0x2e>
 80057a8:	e01a      	b.n	80057e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057aa:	78fb      	ldrb	r3, [r7, #3]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d115      	bne.n	80057dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80057bc:	2001      	movs	r0, #1
 80057be:	f7fc fa05 	bl	8001bcc <HAL_Delay>
      ms++;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	3301      	adds	r3, #1
 80057c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f001 f861 	bl	8006890 <USB_GetMode>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <USB_SetCurrentMode+0x84>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2b31      	cmp	r3, #49	; 0x31
 80057d8:	d9f0      	bls.n	80057bc <USB_SetCurrentMode+0x60>
 80057da:	e001      	b.n	80057e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e005      	b.n	80057ec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2b32      	cmp	r3, #50	; 0x32
 80057e4:	d101      	bne.n	80057ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057f4:	b084      	sub	sp, #16
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b086      	sub	sp, #24
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005802:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005806:	2300      	movs	r3, #0
 8005808:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800580e:	2300      	movs	r3, #0
 8005810:	613b      	str	r3, [r7, #16]
 8005812:	e009      	b.n	8005828 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	3340      	adds	r3, #64	; 0x40
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	2200      	movs	r2, #0
 8005820:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	3301      	adds	r3, #1
 8005826:	613b      	str	r3, [r7, #16]
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	2b0e      	cmp	r3, #14
 800582c:	d9f2      	bls.n	8005814 <USB_DevInit+0x20>
  }

  /* Enable HW VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005832:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	639a      	str	r2, [r3, #56]	; 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005840:	461a      	mov	r2, r3
 8005842:	2300      	movs	r3, #0
 8005844:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005846:	2103      	movs	r1, #3
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f959 	bl	8005b00 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800584e:	2110      	movs	r1, #16
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f8f1 	bl	8005a38 <USB_FlushTxFifo>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <USB_DevInit+0x6c>
  {
    ret = HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f91d 	bl	8005aa0 <USB_FlushRxFifo>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <USB_DevInit+0x7c>
  {
    ret = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005876:	461a      	mov	r2, r3
 8005878:	2300      	movs	r3, #0
 800587a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005882:	461a      	mov	r2, r3
 8005884:	2300      	movs	r3, #0
 8005886:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800588e:	461a      	mov	r2, r3
 8005890:	2300      	movs	r3, #0
 8005892:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005894:	2300      	movs	r3, #0
 8005896:	613b      	str	r3, [r7, #16]
 8005898:	e043      	b.n	8005922 <USB_DevInit+0x12e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	015a      	lsls	r2, r3, #5
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4413      	add	r3, r2
 80058a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80058b0:	d118      	bne.n	80058e4 <USB_DevInit+0xf0>
    {
      if (i == 0U)
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10a      	bne.n	80058ce <USB_DevInit+0xda>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	015a      	lsls	r2, r3, #5
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4413      	add	r3, r2
 80058c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058c4:	461a      	mov	r2, r3
 80058c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	e013      	b.n	80058f6 <USB_DevInit+0x102>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	015a      	lsls	r2, r3, #5
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4413      	add	r3, r2
 80058d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058da:	461a      	mov	r2, r3
 80058dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80058e0:	6013      	str	r3, [r2, #0]
 80058e2:	e008      	b.n	80058f6 <USB_DevInit+0x102>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	015a      	lsls	r2, r3, #5
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4413      	add	r3, r2
 80058ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058f0:	461a      	mov	r2, r3
 80058f2:	2300      	movs	r3, #0
 80058f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	015a      	lsls	r2, r3, #5
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4413      	add	r3, r2
 80058fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005902:	461a      	mov	r2, r3
 8005904:	2300      	movs	r3, #0
 8005906:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005914:	461a      	mov	r2, r3
 8005916:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800591a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	3301      	adds	r3, #1
 8005920:	613b      	str	r3, [r7, #16]
 8005922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	429a      	cmp	r2, r3
 8005928:	d3b7      	bcc.n	800589a <USB_DevInit+0xa6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800592a:	2300      	movs	r3, #0
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	e043      	b.n	80059b8 <USB_DevInit+0x1c4>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	015a      	lsls	r2, r3, #5
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005946:	d118      	bne.n	800597a <USB_DevInit+0x186>
    {
      if (i == 0U)
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10a      	bne.n	8005964 <USB_DevInit+0x170>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	015a      	lsls	r2, r3, #5
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4413      	add	r3, r2
 8005956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800595a:	461a      	mov	r2, r3
 800595c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	e013      	b.n	800598c <USB_DevInit+0x198>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	015a      	lsls	r2, r3, #5
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	4413      	add	r3, r2
 800596c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005970:	461a      	mov	r2, r3
 8005972:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	e008      	b.n	800598c <USB_DevInit+0x198>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005986:	461a      	mov	r2, r3
 8005988:	2300      	movs	r3, #0
 800598a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	015a      	lsls	r2, r3, #5
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	4413      	add	r3, r2
 8005994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005998:	461a      	mov	r2, r3
 800599a:	2300      	movs	r3, #0
 800599c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	015a      	lsls	r2, r3, #5
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4413      	add	r3, r2
 80059a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059aa:	461a      	mov	r2, r3
 80059ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80059b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	3301      	adds	r3, #1
 80059b6:	613b      	str	r3, [r7, #16]
 80059b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d3b7      	bcc.n	8005930 <USB_DevInit+0x13c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059d2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80059e0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	f043 0210 	orr.w	r2, r3, #16
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	4b10      	ldr	r3, [pc, #64]	; (8005a34 <USB_DevInit+0x240>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80059fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <USB_DevInit+0x218>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	f043 0208 	orr.w	r2, r3, #8
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d107      	bne.n	8005a22 <USB_DevInit+0x22e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a1a:	f043 0304 	orr.w	r3, r3, #4
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a2e:	b004      	add	sp, #16
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	803c3800 	.word	0x803c3800

08005a38 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4a13      	ldr	r2, [pc, #76]	; (8005a9c <USB_FlushTxFifo+0x64>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d901      	bls.n	8005a58 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e01b      	b.n	8005a90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	daf2      	bge.n	8005a46 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005a60:	2300      	movs	r3, #0
 8005a62:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	019b      	lsls	r3, r3, #6
 8005a68:	f043 0220 	orr.w	r2, r3, #32
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	3301      	adds	r3, #1
 8005a74:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	4a08      	ldr	r2, [pc, #32]	; (8005a9c <USB_FlushTxFifo+0x64>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d901      	bls.n	8005a82 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e006      	b.n	8005a90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	f003 0320 	and.w	r3, r3, #32
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d0f0      	beq.n	8005a70 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bc80      	pop	{r7}
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	00030d40 	.word	0x00030d40

08005aa0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	4a11      	ldr	r2, [pc, #68]	; (8005afc <USB_FlushRxFifo+0x5c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d901      	bls.n	8005abe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e018      	b.n	8005af0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	daf2      	bge.n	8005aac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2210      	movs	r2, #16
 8005ace:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	4a08      	ldr	r2, [pc, #32]	; (8005afc <USB_FlushRxFifo+0x5c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d901      	bls.n	8005ae2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e006      	b.n	8005af0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	2b10      	cmp	r3, #16
 8005aec:	d0f0      	beq.n	8005ad0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	00030d40 	.word	0x00030d40

08005b00 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	460b      	mov	r3, r1
 8005b0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	78fb      	ldrb	r3, [r7, #3]
 8005b1a:	68f9      	ldr	r1, [r7, #12]
 8005b1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b20:	4313      	orrs	r3, r2
 8005b22:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bc80      	pop	{r7}
 8005b2e:	4770      	bx	lr

08005b30 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 0306 	and.w	r3, r3, #6
 8005b48:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d002      	beq.n	8005b56 <USB_GetDevSpeed+0x26>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b06      	cmp	r3, #6
 8005b54:	d102      	bne.n	8005b5c <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005b56:	2302      	movs	r3, #2
 8005b58:	75fb      	strb	r3, [r7, #23]
 8005b5a:	e001      	b.n	8005b60 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8005b5c:	230f      	movs	r3, #15
 8005b5e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bc80      	pop	{r7}
 8005b6a:	4770      	bx	lr

08005b6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	785b      	ldrb	r3, [r3, #1]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d13a      	bne.n	8005bfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b8e:	69da      	ldr	r2, [r3, #28]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	f003 030f 	and.w	r3, r3, #15
 8005b98:	2101      	movs	r1, #1
 8005b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	68f9      	ldr	r1, [r7, #12]
 8005ba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d155      	bne.n	8005c6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	015a      	lsls	r2, r3, #5
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	791b      	ldrb	r3, [r3, #4]
 8005bda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005bdc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	059b      	lsls	r3, r3, #22
 8005be2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005be4:	4313      	orrs	r3, r2
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	0151      	lsls	r1, r2, #5
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	440a      	add	r2, r1
 8005bee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bfa:	6013      	str	r3, [r2, #0]
 8005bfc:	e036      	b.n	8005c6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c04:	69da      	ldr	r2, [r3, #28]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	f003 030f 	and.w	r3, r3, #15
 8005c0e:	2101      	movs	r1, #1
 8005c10:	fa01 f303 	lsl.w	r3, r1, r3
 8005c14:	041b      	lsls	r3, r3, #16
 8005c16:	68f9      	ldr	r1, [r7, #12]
 8005c18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d11a      	bne.n	8005c6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	791b      	ldrb	r3, [r3, #4]
 8005c50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005c52:	430b      	orrs	r3, r1
 8005c54:	4313      	orrs	r3, r2
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	0151      	lsls	r1, r2, #5
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	440a      	add	r2, r1
 8005c5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	785b      	ldrb	r3, [r3, #1]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d161      	bne.n	8005d58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	015a      	lsls	r2, r3, #5
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ca6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005caa:	d11f      	bne.n	8005cec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	0151      	lsls	r1, r2, #5
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	440a      	add	r2, r1
 8005cc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cc6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005cca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	0151      	lsls	r1, r2, #5
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	440a      	add	r2, r1
 8005ce2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ce6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005cea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	f003 030f 	and.w	r3, r3, #15
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	43db      	mvns	r3, r3
 8005d06:	68f9      	ldr	r1, [r7, #12]
 8005d08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	f003 030f 	and.w	r3, r3, #15
 8005d20:	2101      	movs	r1, #1
 8005d22:	fa01 f303 	lsl.w	r3, r1, r3
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	43db      	mvns	r3, r3
 8005d2a:	68f9      	ldr	r1, [r7, #12]
 8005d2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d30:	4013      	ands	r3, r2
 8005d32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	0159      	lsls	r1, r3, #5
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	440b      	add	r3, r1
 8005d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d4e:	4619      	mov	r1, r3
 8005d50:	4b35      	ldr	r3, [pc, #212]	; (8005e28 <USB_DeactivateEndpoint+0x1b0>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	600b      	str	r3, [r1, #0]
 8005d56:	e060      	b.n	8005e1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	015a      	lsls	r2, r3, #5
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4413      	add	r3, r2
 8005d60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d6e:	d11f      	bne.n	8005db0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	0151      	lsls	r1, r2, #5
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	440a      	add	r2, r1
 8005d86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005d8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	015a      	lsls	r2, r3, #5
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4413      	add	r3, r2
 8005d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	0151      	lsls	r1, r2, #5
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	440a      	add	r2, r1
 8005da6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005daa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005dae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005db6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	f003 030f 	and.w	r3, r3, #15
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc6:	041b      	lsls	r3, r3, #16
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	68f9      	ldr	r1, [r7, #12]
 8005dcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dda:	69da      	ldr	r2, [r3, #28]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	2101      	movs	r1, #1
 8005de6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dea:	041b      	lsls	r3, r3, #16
 8005dec:	43db      	mvns	r3, r3
 8005dee:	68f9      	ldr	r1, [r7, #12]
 8005df0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005df4:	4013      	ands	r3, r2
 8005df6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	0159      	lsls	r1, r3, #5
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	440b      	add	r3, r1
 8005e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e12:	4619      	mov	r1, r3
 8005e14:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <USB_DeactivateEndpoint+0x1b4>)
 8005e16:	4013      	ands	r3, r2
 8005e18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bc80      	pop	{r7}
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	ec337800 	.word	0xec337800
 8005e2c:	eff37800 	.word	0xeff37800

08005e30 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	785b      	ldrb	r3, [r3, #1]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	f040 8128 	bne.w	800609e <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d132      	bne.n	8005ebc <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	0151      	lsls	r1, r2, #5
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	440a      	add	r2, r1
 8005e6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e70:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005e74:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005e78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	015a      	lsls	r2, r3, #5
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	4413      	add	r3, r2
 8005e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	0151      	lsls	r1, r2, #5
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	440a      	add	r2, r1
 8005e90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	015a      	lsls	r2, r3, #5
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	0151      	lsls	r1, r2, #5
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	440a      	add	r2, r1
 8005eb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005eb4:	0cdb      	lsrs	r3, r3, #19
 8005eb6:	04db      	lsls	r3, r3, #19
 8005eb8:	6113      	str	r3, [r2, #16]
 8005eba:	e092      	b.n	8005fe2 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	015a      	lsls	r2, r3, #5
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	0151      	lsls	r1, r2, #5
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	440a      	add	r2, r1
 8005ed2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ed6:	0cdb      	lsrs	r3, r3, #19
 8005ed8:	04db      	lsls	r3, r3, #19
 8005eda:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	0151      	lsls	r1, r2, #5
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	440a      	add	r2, r1
 8005ef2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ef6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005efa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005efe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d11a      	bne.n	8005f3c <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d903      	bls.n	8005f1a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	689a      	ldr	r2, [r3, #8]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	015a      	lsls	r2, r3, #5
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	4413      	add	r3, r2
 8005f22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	0151      	lsls	r1, r2, #5
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	440a      	add	r2, r1
 8005f30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f38:	6113      	str	r3, [r2, #16]
 8005f3a:	e01b      	b.n	8005f74 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	015a      	lsls	r2, r3, #5
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	4413      	add	r3, r2
 8005f44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f48:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	6919      	ldr	r1, [r3, #16]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	440b      	add	r3, r1
 8005f54:	1e59      	subs	r1, r3, #1
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f5e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005f60:	4b8d      	ldr	r3, [pc, #564]	; (8006198 <USB_EPStartXfer+0x368>)
 8005f62:	400b      	ands	r3, r1
 8005f64:	6939      	ldr	r1, [r7, #16]
 8005f66:	0148      	lsls	r0, r1, #5
 8005f68:	6979      	ldr	r1, [r7, #20]
 8005f6a:	4401      	add	r1, r0
 8005f6c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005f70:	4313      	orrs	r3, r2
 8005f72:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	015a      	lsls	r2, r3, #5
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f8a:	6939      	ldr	r1, [r7, #16]
 8005f8c:	0148      	lsls	r0, r1, #5
 8005f8e:	6979      	ldr	r1, [r7, #20]
 8005f90:	4401      	add	r1, r0
 8005f92:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005f96:	4313      	orrs	r3, r2
 8005f98:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	791b      	ldrb	r3, [r3, #4]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d11f      	bne.n	8005fe2 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	015a      	lsls	r2, r3, #5
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	4413      	add	r3, r2
 8005faa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	0151      	lsls	r1, r2, #5
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	440a      	add	r2, r1
 8005fb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fbc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005fc0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	0151      	lsls	r1, r2, #5
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	440a      	add	r2, r1
 8005fd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fdc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005fe0:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	0151      	lsls	r1, r2, #5
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	440a      	add	r2, r1
 8005ff8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ffc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006000:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	791b      	ldrb	r3, [r3, #4]
 8006006:	2b01      	cmp	r3, #1
 8006008:	d015      	beq.n	8006036 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 8139 	beq.w	8006286 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800601a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	2101      	movs	r1, #1
 8006026:	fa01 f303 	lsl.w	r3, r1, r3
 800602a:	6979      	ldr	r1, [r7, #20]
 800602c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006030:	4313      	orrs	r3, r2
 8006032:	634b      	str	r3, [r1, #52]	; 0x34
 8006034:	e127      	b.n	8006286 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006042:	2b00      	cmp	r3, #0
 8006044:	d110      	bne.n	8006068 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	4413      	add	r3, r2
 800604e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	0151      	lsls	r1, r2, #5
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	440a      	add	r2, r1
 800605c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006060:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006064:	6013      	str	r3, [r2, #0]
 8006066:	e00f      	b.n	8006088 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	015a      	lsls	r2, r3, #5
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	4413      	add	r3, r2
 8006070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	0151      	lsls	r1, r2, #5
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	440a      	add	r2, r1
 800607e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006086:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	68d9      	ldr	r1, [r3, #12]
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	781a      	ldrb	r2, [r3, #0]
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	b29b      	uxth	r3, r3
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f9a5 	bl	80063e6 <USB_WritePacket>
 800609c:	e0f3      	b.n	8006286 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	015a      	lsls	r2, r3, #5
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	4413      	add	r3, r2
 80060a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	0151      	lsls	r1, r2, #5
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	440a      	add	r2, r1
 80060b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060b8:	0cdb      	lsrs	r3, r3, #19
 80060ba:	04db      	lsls	r3, r3, #19
 80060bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060e0:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d12f      	bne.n	8006148 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d003      	beq.n	80060f8 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006116:	6939      	ldr	r1, [r7, #16]
 8006118:	0148      	lsls	r0, r1, #5
 800611a:	6979      	ldr	r1, [r7, #20]
 800611c:	4401      	add	r1, r0
 800611e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006122:	4313      	orrs	r3, r2
 8006124:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	0151      	lsls	r1, r2, #5
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	440a      	add	r2, r1
 800613c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006140:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006144:	6113      	str	r3, [r2, #16]
 8006146:	e061      	b.n	800620c <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d125      	bne.n	800619c <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	4413      	add	r3, r2
 8006158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800615c:	691a      	ldr	r2, [r3, #16]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006166:	6939      	ldr	r1, [r7, #16]
 8006168:	0148      	lsls	r0, r1, #5
 800616a:	6979      	ldr	r1, [r7, #20]
 800616c:	4401      	add	r1, r0
 800616e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006172:	4313      	orrs	r3, r2
 8006174:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	440a      	add	r2, r1
 800618c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006190:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006194:	6113      	str	r3, [r2, #16]
 8006196:	e039      	b.n	800620c <USB_EPStartXfer+0x3dc>
 8006198:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	4413      	add	r3, r2
 80061a6:	1e5a      	subs	r2, r3, #1
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	89fa      	ldrh	r2, [r7, #14]
 80061b8:	fb03 f202 	mul.w	r2, r3, r2
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061cc:	691a      	ldr	r2, [r3, #16]
 80061ce:	89fb      	ldrh	r3, [r7, #14]
 80061d0:	04d9      	lsls	r1, r3, #19
 80061d2:	4b2f      	ldr	r3, [pc, #188]	; (8006290 <USB_EPStartXfer+0x460>)
 80061d4:	400b      	ands	r3, r1
 80061d6:	6939      	ldr	r1, [r7, #16]
 80061d8:	0148      	lsls	r0, r1, #5
 80061da:	6979      	ldr	r1, [r7, #20]
 80061dc:	4401      	add	r1, r0
 80061de:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80061e2:	4313      	orrs	r3, r2
 80061e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f2:	691a      	ldr	r2, [r3, #16]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	6a1b      	ldr	r3, [r3, #32]
 80061f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061fc:	6939      	ldr	r1, [r7, #16]
 80061fe:	0148      	lsls	r0, r1, #5
 8006200:	6979      	ldr	r1, [r7, #20]
 8006202:	4401      	add	r1, r0
 8006204:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006208:	4313      	orrs	r3, r2
 800620a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	791b      	ldrb	r3, [r3, #4]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d128      	bne.n	8006266 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006220:	2b00      	cmp	r3, #0
 8006222:	d110      	bne.n	8006246 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	015a      	lsls	r2, r3, #5
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	4413      	add	r3, r2
 800622c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	0151      	lsls	r1, r2, #5
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	440a      	add	r2, r1
 800623a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800623e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006242:	6013      	str	r3, [r2, #0]
 8006244:	e00f      	b.n	8006266 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	015a      	lsls	r2, r3, #5
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	4413      	add	r3, r2
 800624e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	0151      	lsls	r1, r2, #5
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	440a      	add	r2, r1
 800625c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006264:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	4413      	add	r3, r2
 800626e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	0151      	lsls	r1, r2, #5
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	440a      	add	r2, r1
 800627c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006280:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006284:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	1ff80000 	.word	0x1ff80000

08006294 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	785b      	ldrb	r3, [r3, #1]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d14a      	bne.n	8006348 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062ca:	f040 8086 	bne.w	80063da <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	7812      	ldrb	r2, [r2, #0]
 80062e2:	0151      	lsls	r1, r2, #5
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	440a      	add	r2, r1
 80062e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80062f0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	7812      	ldrb	r2, [r2, #0]
 8006306:	0151      	lsls	r1, r2, #5
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	440a      	add	r2, r1
 800630c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006310:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006314:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3301      	adds	r3, #1
 800631a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006322:	4293      	cmp	r3, r2
 8006324:	d902      	bls.n	800632c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	75fb      	strb	r3, [r7, #23]
          break;
 800632a:	e056      	b.n	80063da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	015a      	lsls	r2, r3, #5
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	4413      	add	r3, r2
 8006336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006340:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006344:	d0e7      	beq.n	8006316 <USB_EPStopXfer+0x82>
 8006346:	e048      	b.n	80063da <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	4413      	add	r3, r2
 8006352:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800635c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006360:	d13b      	bne.n	80063da <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	7812      	ldrb	r2, [r2, #0]
 8006376:	0151      	lsls	r1, r2, #5
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	440a      	add	r2, r1
 800637c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006380:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006384:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	015a      	lsls	r2, r3, #5
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	4413      	add	r3, r2
 8006390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	7812      	ldrb	r2, [r2, #0]
 800639a:	0151      	lsls	r1, r2, #5
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	440a      	add	r2, r1
 80063a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063a8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	3301      	adds	r3, #1
 80063ae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f242 7210 	movw	r2, #10000	; 0x2710
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d902      	bls.n	80063c0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	75fb      	strb	r3, [r7, #23]
          break;
 80063be:	e00c      	b.n	80063da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	015a      	lsls	r2, r3, #5
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	4413      	add	r3, r2
 80063ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063d8:	d0e7      	beq.n	80063aa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80063da:	7dfb      	ldrb	r3, [r7, #23]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	371c      	adds	r7, #28
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr

080063e6 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b089      	sub	sp, #36	; 0x24
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	4611      	mov	r1, r2
 80063f2:	461a      	mov	r2, r3
 80063f4:	460b      	mov	r3, r1
 80063f6:	71fb      	strb	r3, [r7, #7]
 80063f8:	4613      	mov	r3, r2
 80063fa:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006404:	88bb      	ldrh	r3, [r7, #4]
 8006406:	3303      	adds	r3, #3
 8006408:	089b      	lsrs	r3, r3, #2
 800640a:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800640c:	2300      	movs	r3, #0
 800640e:	61bb      	str	r3, [r7, #24]
 8006410:	e018      	b.n	8006444 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006412:	79fb      	ldrb	r3, [r7, #7]
 8006414:	031a      	lsls	r2, r3, #12
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	4413      	add	r3, r2
 800641a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800641e:	461a      	mov	r2, r3
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	6013      	str	r3, [r2, #0]
    pSrc++;
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	3301      	adds	r3, #1
 800642a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	3301      	adds	r3, #1
 8006430:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	3301      	adds	r3, #1
 8006436:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	3301      	adds	r3, #1
 800643c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	3301      	adds	r3, #1
 8006442:	61bb      	str	r3, [r7, #24]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	429a      	cmp	r2, r3
 800644a:	d3e2      	bcc.n	8006412 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3724      	adds	r7, #36	; 0x24
 8006452:	46bd      	mov	sp, r7
 8006454:	bc80      	pop	{r7}
 8006456:	4770      	bx	lr

08006458 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006458:	b480      	push	{r7}
 800645a:	b08b      	sub	sp, #44	; 0x2c
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	4613      	mov	r3, r2
 8006464:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	089b      	lsrs	r3, r3, #2
 8006472:	b29b      	uxth	r3, r3
 8006474:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006476:	88fb      	ldrh	r3, [r7, #6]
 8006478:	f003 0303 	and.w	r3, r3, #3
 800647c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800647e:	2300      	movs	r3, #0
 8006480:	623b      	str	r3, [r7, #32]
 8006482:	e014      	b.n	80064ae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	3301      	adds	r3, #1
 8006494:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006498:	3301      	adds	r3, #1
 800649a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	3301      	adds	r3, #1
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80064a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a4:	3301      	adds	r3, #1
 80064a6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	3301      	adds	r3, #1
 80064ac:	623b      	str	r3, [r7, #32]
 80064ae:	6a3a      	ldr	r2, [r7, #32]
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d3e6      	bcc.n	8006484 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80064b6:	8bfb      	ldrh	r3, [r7, #30]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d01e      	beq.n	80064fa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064c6:	461a      	mov	r2, r3
 80064c8:	f107 0310 	add.w	r3, r7, #16
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	00db      	lsls	r3, r3, #3
 80064d8:	fa22 f303 	lsr.w	r3, r2, r3
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e0:	701a      	strb	r2, [r3, #0]
      i++;
 80064e2:	6a3b      	ldr	r3, [r7, #32]
 80064e4:	3301      	adds	r3, #1
 80064e6:	623b      	str	r3, [r7, #32]
      pDest++;
 80064e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ea:	3301      	adds	r3, #1
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80064ee:	8bfb      	ldrh	r3, [r7, #30]
 80064f0:	3b01      	subs	r3, #1
 80064f2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80064f4:	8bfb      	ldrh	r3, [r7, #30]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1ea      	bne.n	80064d0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	372c      	adds	r7, #44	; 0x2c
 8006500:	46bd      	mov	sp, r7
 8006502:	bc80      	pop	{r7}
 8006504:	4770      	bx	lr

08006506 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006506:	b480      	push	{r7}
 8006508:	b085      	sub	sp, #20
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	785b      	ldrb	r3, [r3, #1]
 800651e:	2b01      	cmp	r3, #1
 8006520:	d12c      	bne.n	800657c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4413      	add	r3, r2
 800652a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	db12      	blt.n	800655a <USB_EPSetStall+0x54>
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00f      	beq.n	800655a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	4413      	add	r3, r2
 8006542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68ba      	ldr	r2, [r7, #8]
 800654a:	0151      	lsls	r1, r2, #5
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	440a      	add	r2, r1
 8006550:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006554:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006558:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	015a      	lsls	r2, r3, #5
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	4413      	add	r3, r2
 8006562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	0151      	lsls	r1, r2, #5
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	440a      	add	r2, r1
 8006570:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006574:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	e02b      	b.n	80065d4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4413      	add	r3, r2
 8006584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	db12      	blt.n	80065b4 <USB_EPSetStall+0xae>
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00f      	beq.n	80065b4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	015a      	lsls	r2, r3, #5
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	0151      	lsls	r1, r2, #5
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	440a      	add	r2, r1
 80065aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80065b2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	0151      	lsls	r1, r2, #5
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	440a      	add	r2, r1
 80065ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	bc80      	pop	{r7}
 80065de:	4770      	bx	lr

080065e0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	785b      	ldrb	r3, [r3, #1]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d128      	bne.n	800664e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	4413      	add	r3, r2
 8006604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	0151      	lsls	r1, r2, #5
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	440a      	add	r2, r1
 8006612:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006616:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800661a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	791b      	ldrb	r3, [r3, #4]
 8006620:	2b03      	cmp	r3, #3
 8006622:	d003      	beq.n	800662c <USB_EPClearStall+0x4c>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	791b      	ldrb	r3, [r3, #4]
 8006628:	2b02      	cmp	r3, #2
 800662a:	d138      	bne.n	800669e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	015a      	lsls	r2, r3, #5
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	4413      	add	r3, r2
 8006634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	0151      	lsls	r1, r2, #5
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	440a      	add	r2, r1
 8006642:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	e027      	b.n	800669e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4413      	add	r3, r2
 8006656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	0151      	lsls	r1, r2, #5
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	440a      	add	r2, r1
 8006664:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006668:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800666c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	791b      	ldrb	r3, [r3, #4]
 8006672:	2b03      	cmp	r3, #3
 8006674:	d003      	beq.n	800667e <USB_EPClearStall+0x9e>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	791b      	ldrb	r3, [r3, #4]
 800667a:	2b02      	cmp	r3, #2
 800667c:	d10f      	bne.n	800669e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	015a      	lsls	r2, r3, #5
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	4413      	add	r3, r2
 8006686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	0151      	lsls	r1, r2, #5
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	440a      	add	r2, r1
 8006694:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800669c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bc80      	pop	{r7}
 80066a8:	4770      	bx	lr

080066aa <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	460b      	mov	r3, r1
 80066b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066c8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80066cc:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	78fb      	ldrb	r3, [r7, #3]
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80066de:	68f9      	ldr	r1, [r7, #12]
 80066e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066e4:	4313      	orrs	r3, r2
 80066e6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800670e:	f023 0303 	bic.w	r3, r3, #3
 8006712:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006722:	f023 0302 	bic.w	r3, r3, #2
 8006726:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	bc80      	pop	{r7}
 8006732:	4770      	bx	lr

08006734 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800674e:	f023 0303 	bic.w	r3, r3, #3
 8006752:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006762:	f043 0302 	orr.w	r3, r3, #2
 8006766:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	bc80      	pop	{r7}
 8006772:	4770      	bx	lr

08006774 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	695b      	ldr	r3, [r3, #20]
 8006780:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4013      	ands	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800678c:	68fb      	ldr	r3, [r7, #12]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	bc80      	pop	{r7}
 8006796:	4770      	bx	lr

08006798 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	4013      	ands	r3, r2
 80067ba:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	0c1b      	lsrs	r3, r3, #16
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3714      	adds	r7, #20
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bc80      	pop	{r7}
 80067c8:	4770      	bx	lr

080067ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80067ca:	b480      	push	{r7}
 80067cc:	b085      	sub	sp, #20
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067e6:	69db      	ldr	r3, [r3, #28]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	4013      	ands	r3, r2
 80067ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	b29b      	uxth	r3, r3
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bc80      	pop	{r7}
 80067fa:	4770      	bx	lr

080067fc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	460b      	mov	r3, r1
 8006806:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800680c:	78fb      	ldrb	r3, [r7, #3]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	4013      	ands	r3, r2
 8006828:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800682a:	68bb      	ldr	r3, [r7, #8]
}
 800682c:	4618      	mov	r0, r3
 800682e:	3714      	adds	r7, #20
 8006830:	46bd      	mov	sp, r7
 8006832:	bc80      	pop	{r7}
 8006834:	4770      	bx	lr

08006836 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006836:	b480      	push	{r7}
 8006838:	b087      	sub	sp, #28
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	460b      	mov	r3, r1
 8006840:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006858:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800685a:	78fb      	ldrb	r3, [r7, #3]
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	fa22 f303 	lsr.w	r3, r2, r3
 8006866:	01db      	lsls	r3, r3, #7
 8006868:	b2db      	uxtb	r3, r3
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	015a      	lsls	r2, r3, #5
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	4413      	add	r3, r2
 8006878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4013      	ands	r3, r2
 8006882:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006884:	68bb      	ldr	r3, [r7, #8]
}
 8006886:	4618      	mov	r0, r3
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	bc80      	pop	{r7}
 800688e:	4770      	bx	lr

08006890 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	f003 0301 	and.w	r3, r3, #1
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr

080068aa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b085      	sub	sp, #20
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80068c8:	f023 0307 	bic.w	r3, r3, #7
 80068cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bc80      	pop	{r7}
 80068ec:	4770      	bx	lr
	...

080068f0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	333c      	adds	r3, #60	; 0x3c
 8006902:	3304      	adds	r3, #4
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	4a1c      	ldr	r2, [pc, #112]	; (800697c <USB_EP0_OutStart+0x8c>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d90a      	bls.n	8006926 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800691c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006920:	d101      	bne.n	8006926 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8006922:	2300      	movs	r3, #0
 8006924:	e024      	b.n	8006970 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800692c:	461a      	mov	r2, r3
 800692e:	2300      	movs	r3, #0
 8006930:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006940:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006944:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006954:	f043 0318 	orr.w	r3, r3, #24
 8006958:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006968:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800696c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3714      	adds	r7, #20
 8006974:	46bd      	mov	sp, r7
 8006976:	bc80      	pop	{r7}
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	4f54300a 	.word	0x4f54300a

08006980 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006988:	2300      	movs	r3, #0
 800698a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	3301      	adds	r3, #1
 8006990:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	4a12      	ldr	r2, [pc, #72]	; (80069e0 <USB_CoreReset+0x60>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d901      	bls.n	800699e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e01b      	b.n	80069d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	daf2      	bge.n	800698c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	f043 0201 	orr.w	r2, r3, #1
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	3301      	adds	r3, #1
 80069ba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	4a08      	ldr	r2, [pc, #32]	; (80069e0 <USB_CoreReset+0x60>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d901      	bls.n	80069c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e006      	b.n	80069d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d0f0      	beq.n	80069b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	bc80      	pop	{r7}
 80069de:	4770      	bx	lr
 80069e0:	00030d40 	.word	0x00030d40

080069e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	7c1b      	ldrb	r3, [r3, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d115      	bne.n	8006a28 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80069fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a00:	2202      	movs	r2, #2
 8006a02:	2181      	movs	r1, #129	; 0x81
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f001 ff22 	bl	800884e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006a10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a14:	2202      	movs	r2, #2
 8006a16:	2101      	movs	r1, #1
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f001 ff18 	bl	800884e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006a26:	e012      	b.n	8006a4e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006a28:	2340      	movs	r3, #64	; 0x40
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	2181      	movs	r1, #129	; 0x81
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f001 ff0d 	bl	800884e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006a3a:	2340      	movs	r3, #64	; 0x40
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	2101      	movs	r1, #1
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f001 ff04 	bl	800884e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006a4e:	2308      	movs	r3, #8
 8006a50:	2203      	movs	r2, #3
 8006a52:	2182      	movs	r1, #130	; 0x82
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f001 fefa 	bl	800884e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006a60:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006a64:	f002 f81a 	bl	8008a9c <USBD_static_malloc>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	73fb      	strb	r3, [r7, #15]
 8006a7e:	e026      	b.n	8006ace <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a86:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	7c1b      	ldrb	r3, [r3, #16]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ab0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ab4:	2101      	movs	r1, #1
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f001 ffb9 	bl	8008a2e <USBD_LL_PrepareReceive>
 8006abc:	e007      	b.n	8006ace <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ac4:	2340      	movs	r3, #64	; 0x40
 8006ac6:	2101      	movs	r1, #1
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f001 ffb0 	bl	8008a2e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3710      	adds	r7, #16
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006ae8:	2181      	movs	r1, #129	; 0x81
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f001 fed5 	bl	800889a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006af6:	2101      	movs	r1, #1
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f001 fece 	bl	800889a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006b06:	2182      	movs	r1, #130	; 0x82
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f001 fec6 	bl	800889a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00e      	beq.n	8006b3c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f001 ffc0 	bl	8008ab4 <USBD_static_free>
    pdev->pClassData = NULL;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b086      	sub	sp, #24
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b56:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006b60:	2300      	movs	r3, #0
 8006b62:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d039      	beq.n	8006be4 <USBD_CDC_Setup+0x9e>
 8006b70:	2b20      	cmp	r3, #32
 8006b72:	d17f      	bne.n	8006c74 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	88db      	ldrh	r3, [r3, #6]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d029      	beq.n	8006bd0 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	b25b      	sxtb	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	da11      	bge.n	8006baa <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006b92:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	88d2      	ldrh	r2, [r2, #6]
 8006b98:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006b9a:	6939      	ldr	r1, [r7, #16]
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	88db      	ldrh	r3, [r3, #6]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f001 fa41 	bl	800802a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006ba8:	e06b      	b.n	8006c82 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	785a      	ldrb	r2, [r3, #1]
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	88db      	ldrh	r3, [r3, #6]
 8006bb8:	b2da      	uxtb	r2, r3
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006bc0:	6939      	ldr	r1, [r7, #16]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	88db      	ldrh	r3, [r3, #6]
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f001 fa5c 	bl	8008086 <USBD_CtlPrepareRx>
      break;
 8006bce:	e058      	b.n	8006c82 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	683a      	ldr	r2, [r7, #0]
 8006bda:	7850      	ldrb	r0, [r2, #1]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	6839      	ldr	r1, [r7, #0]
 8006be0:	4798      	blx	r3
      break;
 8006be2:	e04e      	b.n	8006c82 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	785b      	ldrb	r3, [r3, #1]
 8006be8:	2b0b      	cmp	r3, #11
 8006bea:	d02e      	beq.n	8006c4a <USBD_CDC_Setup+0x104>
 8006bec:	2b0b      	cmp	r3, #11
 8006bee:	dc38      	bgt.n	8006c62 <USBD_CDC_Setup+0x11c>
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d002      	beq.n	8006bfa <USBD_CDC_Setup+0xb4>
 8006bf4:	2b0a      	cmp	r3, #10
 8006bf6:	d014      	beq.n	8006c22 <USBD_CDC_Setup+0xdc>
 8006bf8:	e033      	b.n	8006c62 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c00:	2b03      	cmp	r3, #3
 8006c02:	d107      	bne.n	8006c14 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006c04:	f107 030c 	add.w	r3, r7, #12
 8006c08:	2202      	movs	r2, #2
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f001 fa0c 	bl	800802a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c12:	e02e      	b.n	8006c72 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f001 f99d 	bl	8007f56 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	75fb      	strb	r3, [r7, #23]
          break;
 8006c20:	e027      	b.n	8006c72 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c28:	2b03      	cmp	r3, #3
 8006c2a:	d107      	bne.n	8006c3c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006c2c:	f107 030f 	add.w	r3, r7, #15
 8006c30:	2201      	movs	r2, #1
 8006c32:	4619      	mov	r1, r3
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f001 f9f8 	bl	800802a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c3a:	e01a      	b.n	8006c72 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006c3c:	6839      	ldr	r1, [r7, #0]
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f001 f989 	bl	8007f56 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c44:	2302      	movs	r3, #2
 8006c46:	75fb      	strb	r3, [r7, #23]
          break;
 8006c48:	e013      	b.n	8006c72 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c50:	2b03      	cmp	r3, #3
 8006c52:	d00d      	beq.n	8006c70 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 f97d 	bl	8007f56 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006c60:	e006      	b.n	8006c70 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006c62:	6839      	ldr	r1, [r7, #0]
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f001 f976 	bl	8007f56 <USBD_CtlError>
          ret = USBD_FAIL;
 8006c6a:	2302      	movs	r3, #2
 8006c6c:	75fb      	strb	r3, [r7, #23]
          break;
 8006c6e:	e000      	b.n	8006c72 <USBD_CDC_Setup+0x12c>
          break;
 8006c70:	bf00      	nop
      }
      break;
 8006c72:	e006      	b.n	8006c82 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006c74:	6839      	ldr	r1, [r7, #0]
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f001 f96d 	bl	8007f56 <USBD_CtlError>
      ret = USBD_FAIL;
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c80:	bf00      	nop
  }

  return ret;
 8006c82:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3718      	adds	r7, #24
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	460b      	mov	r3, r1
 8006c96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c9e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ca6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d03a      	beq.n	8006d28 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006cb2:	78fa      	ldrb	r2, [r7, #3]
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	331c      	adds	r3, #28
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d029      	beq.n	8006d1c <USBD_CDC_DataIn+0x90>
 8006cc8:	78fa      	ldrb	r2, [r7, #3]
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	4413      	add	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	440b      	add	r3, r1
 8006cd6:	331c      	adds	r3, #28
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	78f9      	ldrb	r1, [r7, #3]
 8006cdc:	68b8      	ldr	r0, [r7, #8]
 8006cde:	460b      	mov	r3, r1
 8006ce0:	00db      	lsls	r3, r3, #3
 8006ce2:	440b      	add	r3, r1
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4403      	add	r3, r0
 8006ce8:	3344      	adds	r3, #68	; 0x44
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	fbb2 f1f3 	udiv	r1, r2, r3
 8006cf0:	fb01 f303 	mul.w	r3, r1, r3
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d110      	bne.n	8006d1c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	440b      	add	r3, r1
 8006d08:	331c      	adds	r3, #28
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d0e:	78f9      	ldrb	r1, [r7, #3]
 8006d10:	2300      	movs	r3, #0
 8006d12:	2200      	movs	r2, #0
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f001 fe67 	bl	80089e8 <USBD_LL_Transmit>
 8006d1a:	e003      	b.n	8006d24 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006d24:	2300      	movs	r3, #0
 8006d26:	e000      	b.n	8006d2a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006d28:	2302      	movs	r3, #2
  }
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3710      	adds	r7, #16
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b084      	sub	sp, #16
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d44:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006d46:	78fb      	ldrb	r3, [r7, #3]
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f001 fe92 	bl	8008a74 <USBD_LL_GetRxDataSize>
 8006d50:	4602      	mov	r2, r0
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00d      	beq.n	8006d7e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006d76:	4611      	mov	r1, r2
 8006d78:	4798      	blx	r3

    return USBD_OK;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	e000      	b.n	8006d80 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006d7e:	2302      	movs	r3, #2
  }
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d96:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d015      	beq.n	8006dce <USBD_CDC_EP0_RxReady+0x46>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006da8:	2bff      	cmp	r3, #255	; 0xff
 8006daa:	d010      	beq.n	8006dce <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006dba:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006dc2:	b292      	uxth	r2, r2
 8006dc4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	22ff      	movs	r2, #255	; 0xff
 8006dca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2243      	movs	r2, #67	; 0x43
 8006de4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006de6:	4b03      	ldr	r3, [pc, #12]	; (8006df4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bc80      	pop	{r7}
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	20000094 	.word	0x20000094

08006df8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2243      	movs	r2, #67	; 0x43
 8006e04:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006e06:	4b03      	ldr	r3, [pc, #12]	; (8006e14 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bc80      	pop	{r7}
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000050 	.word	0x20000050

08006e18 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2243      	movs	r2, #67	; 0x43
 8006e24:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006e26:	4b03      	ldr	r3, [pc, #12]	; (8006e34 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bc80      	pop	{r7}
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	200000d8 	.word	0x200000d8

08006e38 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	220a      	movs	r2, #10
 8006e44:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006e46:	4b03      	ldr	r3, [pc, #12]	; (8006e54 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bc80      	pop	{r7}
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	2000000c 	.word	0x2000000c

08006e58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006e62:	2302      	movs	r3, #2
 8006e64:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bc80      	pop	{r7}
 8006e82:	4770      	bx	lr

08006e84 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b087      	sub	sp, #28
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e98:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006ea2:	88fa      	ldrh	r2, [r7, #6]
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	371c      	adds	r7, #28
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bc80      	pop	{r7}
 8006eb4:	4770      	bx	lr

08006eb6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b085      	sub	sp, #20
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
 8006ebe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ec6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	683a      	ldr	r2, [r7, #0]
 8006ecc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3714      	adds	r7, #20
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bc80      	pop	{r7}
 8006eda:	4770      	bx	lr

08006edc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d01c      	beq.n	8006f30 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d115      	bne.n	8006f2c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	2181      	movs	r1, #129	; 0x81
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f001 fd60 	bl	80089e8 <USBD_LL_Transmit>

      return USBD_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e002      	b.n	8006f32 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e000      	b.n	8006f32 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8006f30:	2302      	movs	r3, #2
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f48:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d017      	beq.n	8006f84 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	7c1b      	ldrb	r3, [r3, #16]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d109      	bne.n	8006f70 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f66:	2101      	movs	r1, #1
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f001 fd60 	bl	8008a2e <USBD_LL_PrepareReceive>
 8006f6e:	e007      	b.n	8006f80 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f76:	2340      	movs	r3, #64	; 0x40
 8006f78:	2101      	movs	r1, #1
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f001 fd57 	bl	8008a2e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006f80:	2300      	movs	r3, #0
 8006f82:	e000      	b.n	8006f86 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006f84:	2302      	movs	r3, #2
  }
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3710      	adds	r7, #16
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b084      	sub	sp, #16
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	60f8      	str	r0, [r7, #12]
 8006f96:	60b9      	str	r1, [r7, #8]
 8006f98:	4613      	mov	r3, r2
 8006f9a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	e01a      	b.n	8006fdc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d003      	beq.n	8006fb8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	79fa      	ldrb	r2, [r7, #7]
 8006fd2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006fd4:	68f8      	ldr	r0, [r7, #12]
 8006fd6:	f001 fbdb 	bl	8008790 <USBD_LL_Init>

  return USBD_OK;
 8006fda:	2300      	movs	r3, #0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d006      	beq.n	8007006 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007000:	2300      	movs	r3, #0
 8007002:	73fb      	strb	r3, [r7, #15]
 8007004:	e001      	b.n	800700a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007006:	2302      	movs	r3, #2
 8007008:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800700a:	7bfb      	ldrb	r3, [r7, #15]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr

08007016 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007016:	b580      	push	{r7, lr}
 8007018:	b082      	sub	sp, #8
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f001 fbfa 	bl	8008818 <USBD_LL_Start>

  return USBD_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3708      	adds	r7, #8
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}

0800702e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800702e:	b480      	push	{r7}
 8007030:	b083      	sub	sp, #12
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b084      	sub	sp, #16
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	460b      	mov	r3, r1
 800704c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800704e:	2302      	movs	r3, #2
 8007050:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00c      	beq.n	8007076 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	78fa      	ldrb	r2, [r7, #3]
 8007066:	4611      	mov	r1, r2
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	4798      	blx	r3
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d101      	bne.n	8007076 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007072:	2300      	movs	r3, #0
 8007074:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007076:	7bfb      	ldrb	r3, [r7, #15]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	460b      	mov	r3, r1
 800708a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	78fa      	ldrb	r2, [r7, #3]
 8007096:	4611      	mov	r1, r2
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	4798      	blx	r3

  return USBD_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3708      	adds	r7, #8
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b082      	sub	sp, #8
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
 80070ae:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80070b6:	6839      	ldr	r1, [r7, #0]
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 ff10 	bl	8007ede <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80070cc:	461a      	mov	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80070da:	f003 031f 	and.w	r3, r3, #31
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d016      	beq.n	8007110 <USBD_LL_SetupStage+0x6a>
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d81c      	bhi.n	8007120 <USBD_LL_SetupStage+0x7a>
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <USBD_LL_SetupStage+0x4a>
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d008      	beq.n	8007100 <USBD_LL_SetupStage+0x5a>
 80070ee:	e017      	b.n	8007120 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80070f6:	4619      	mov	r1, r3
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fa03 	bl	8007504 <USBD_StdDevReq>
      break;
 80070fe:	e01a      	b.n	8007136 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007106:	4619      	mov	r1, r3
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 fa65 	bl	80075d8 <USBD_StdItfReq>
      break;
 800710e:	e012      	b.n	8007136 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 faa5 	bl	8007668 <USBD_StdEPReq>
      break;
 800711e:	e00a      	b.n	8007136 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007126:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800712a:	b2db      	uxtb	r3, r3
 800712c:	4619      	mov	r1, r3
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f001 fbd2 	bl	80088d8 <USBD_LL_StallEP>
      break;
 8007134:	bf00      	nop
  }

  return USBD_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3708      	adds	r7, #8
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	460b      	mov	r3, r1
 800714a:	607a      	str	r2, [r7, #4]
 800714c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800714e:	7afb      	ldrb	r3, [r7, #11]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d14b      	bne.n	80071ec <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800715a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007162:	2b03      	cmp	r3, #3
 8007164:	d134      	bne.n	80071d0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	68da      	ldr	r2, [r3, #12]
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	429a      	cmp	r2, r3
 8007170:	d919      	bls.n	80071a6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	68da      	ldr	r2, [r3, #12]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	1ad2      	subs	r2, r2, r3
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	68da      	ldr	r2, [r3, #12]
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007188:	429a      	cmp	r2, r3
 800718a:	d203      	bcs.n	8007194 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007190:	b29b      	uxth	r3, r3
 8007192:	e002      	b.n	800719a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007198:	b29b      	uxth	r3, r3
 800719a:	461a      	mov	r2, r3
 800719c:	6879      	ldr	r1, [r7, #4]
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 ff8f 	bl	80080c2 <USBD_CtlContinueRx>
 80071a4:	e038      	b.n	8007218 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00a      	beq.n	80071c8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80071b8:	2b03      	cmp	r3, #3
 80071ba:	d105      	bne.n	80071c8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 ff8c 	bl	80080e6 <USBD_CtlSendStatus>
 80071ce:	e023      	b.n	8007218 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80071d6:	2b05      	cmp	r3, #5
 80071d8:	d11e      	bne.n	8007218 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80071e2:	2100      	movs	r1, #0
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f001 fb77 	bl	80088d8 <USBD_LL_StallEP>
 80071ea:	e015      	b.n	8007218 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00d      	beq.n	8007214 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80071fe:	2b03      	cmp	r3, #3
 8007200:	d108      	bne.n	8007214 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	7afa      	ldrb	r2, [r7, #11]
 800720c:	4611      	mov	r1, r2
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	4798      	blx	r3
 8007212:	e001      	b.n	8007218 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007214:	2302      	movs	r3, #2
 8007216:	e000      	b.n	800721a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3718      	adds	r7, #24
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b086      	sub	sp, #24
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	460b      	mov	r3, r1
 800722c:	607a      	str	r2, [r7, #4]
 800722e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007230:	7afb      	ldrb	r3, [r7, #11]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d17f      	bne.n	8007336 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	3314      	adds	r3, #20
 800723a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007242:	2b02      	cmp	r3, #2
 8007244:	d15c      	bne.n	8007300 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	68da      	ldr	r2, [r3, #12]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	429a      	cmp	r2, r3
 8007250:	d915      	bls.n	800727e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	68da      	ldr	r2, [r3, #12]
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	1ad2      	subs	r2, r2, r3
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	b29b      	uxth	r3, r3
 8007266:	461a      	mov	r2, r3
 8007268:	6879      	ldr	r1, [r7, #4]
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 fef9 	bl	8008062 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007270:	2300      	movs	r3, #0
 8007272:	2200      	movs	r2, #0
 8007274:	2100      	movs	r1, #0
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f001 fbd9 	bl	8008a2e <USBD_LL_PrepareReceive>
 800727c:	e04e      	b.n	800731c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	6912      	ldr	r2, [r2, #16]
 8007286:	fbb3 f1f2 	udiv	r1, r3, r2
 800728a:	fb01 f202 	mul.w	r2, r1, r2
 800728e:	1a9b      	subs	r3, r3, r2
 8007290:	2b00      	cmp	r3, #0
 8007292:	d11c      	bne.n	80072ce <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	689a      	ldr	r2, [r3, #8]
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800729c:	429a      	cmp	r2, r3
 800729e:	d316      	bcc.n	80072ce <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	689a      	ldr	r2, [r3, #8]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d20f      	bcs.n	80072ce <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80072ae:	2200      	movs	r2, #0
 80072b0:	2100      	movs	r1, #0
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	f000 fed5 	bl	8008062 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80072c0:	2300      	movs	r3, #0
 80072c2:	2200      	movs	r2, #0
 80072c4:	2100      	movs	r1, #0
 80072c6:	68f8      	ldr	r0, [r7, #12]
 80072c8:	f001 fbb1 	bl	8008a2e <USBD_LL_PrepareReceive>
 80072cc:	e026      	b.n	800731c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00a      	beq.n	80072f0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80072e0:	2b03      	cmp	r3, #3
 80072e2:	d105      	bne.n	80072f0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80072f0:	2180      	movs	r1, #128	; 0x80
 80072f2:	68f8      	ldr	r0, [r7, #12]
 80072f4:	f001 faf0 	bl	80088d8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 ff07 	bl	800810c <USBD_CtlReceiveStatus>
 80072fe:	e00d      	b.n	800731c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007306:	2b04      	cmp	r3, #4
 8007308:	d004      	beq.n	8007314 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007310:	2b00      	cmp	r3, #0
 8007312:	d103      	bne.n	800731c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007314:	2180      	movs	r1, #128	; 0x80
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f001 fade 	bl	80088d8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007322:	2b01      	cmp	r3, #1
 8007324:	d11d      	bne.n	8007362 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f7ff fe81 	bl	800702e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007334:	e015      	b.n	8007362 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00d      	beq.n	800735e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007348:	2b03      	cmp	r3, #3
 800734a:	d108      	bne.n	800735e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	7afa      	ldrb	r2, [r7, #11]
 8007356:	4611      	mov	r1, r2
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	4798      	blx	r3
 800735c:	e001      	b.n	8007362 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800735e:	2302      	movs	r3, #2
 8007360:	e000      	b.n	8007364 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007374:	2340      	movs	r3, #64	; 0x40
 8007376:	2200      	movs	r2, #0
 8007378:	2100      	movs	r1, #0
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f001 fa67 	bl	800884e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2240      	movs	r2, #64	; 0x40
 800738c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007390:	2340      	movs	r3, #64	; 0x40
 8007392:	2200      	movs	r2, #0
 8007394:	2180      	movs	r1, #128	; 0x80
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f001 fa59 	bl	800884e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2240      	movs	r2, #64	; 0x40
 80073a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d009      	beq.n	80073e4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6852      	ldr	r2, [r2, #4]
 80073dc:	b2d2      	uxtb	r2, r2
 80073de:	4611      	mov	r1, r2
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	4798      	blx	r3
  }

  return USBD_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3708      	adds	r7, #8
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073ee:	b480      	push	{r7}
 80073f0:	b083      	sub	sp, #12
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	460b      	mov	r3, r1
 80073f8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	78fa      	ldrb	r2, [r7, #3]
 80073fe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	370c      	adds	r7, #12
 8007406:	46bd      	mov	sp, r7
 8007408:	bc80      	pop	{r7}
 800740a:	4770      	bx	lr

0800740c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2204      	movs	r2, #4
 8007424:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	bc80      	pop	{r7}
 8007432:	4770      	bx	lr

08007434 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007442:	2b04      	cmp	r3, #4
 8007444:	d105      	bne.n	8007452 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	bc80      	pop	{r7}
 800745c:	4770      	bx	lr

0800745e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800746c:	2b03      	cmp	r3, #3
 800746e:	d10b      	bne.n	8007488 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d005      	beq.n	8007488 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007482:	69db      	ldr	r3, [r3, #28]
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
 800749a:	460b      	mov	r3, r1
 800749c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bc80      	pop	{r7}
 80074a8:	4770      	bx	lr

080074aa <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b083      	sub	sp, #12
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
 80074b2:	460b      	mov	r3, r1
 80074b4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	bc80      	pop	{r7}
 80074c0:	4770      	bx	lr

080074c2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80074c2:	b480      	push	{r7}
 80074c4:	b083      	sub	sp, #12
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bc80      	pop	{r7}
 80074d4:	4770      	bx	lr

080074d6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b082      	sub	sp, #8
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	6852      	ldr	r2, [r2, #4]
 80074f2:	b2d2      	uxtb	r2, r2
 80074f4:	4611      	mov	r1, r2
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	4798      	blx	r3

  return USBD_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800751a:	2b40      	cmp	r3, #64	; 0x40
 800751c:	d005      	beq.n	800752a <USBD_StdDevReq+0x26>
 800751e:	2b40      	cmp	r3, #64	; 0x40
 8007520:	d84f      	bhi.n	80075c2 <USBD_StdDevReq+0xbe>
 8007522:	2b00      	cmp	r3, #0
 8007524:	d009      	beq.n	800753a <USBD_StdDevReq+0x36>
 8007526:	2b20      	cmp	r3, #32
 8007528:	d14b      	bne.n	80075c2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	6839      	ldr	r1, [r7, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	4798      	blx	r3
      break;
 8007538:	e048      	b.n	80075cc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	785b      	ldrb	r3, [r3, #1]
 800753e:	2b09      	cmp	r3, #9
 8007540:	d839      	bhi.n	80075b6 <USBD_StdDevReq+0xb2>
 8007542:	a201      	add	r2, pc, #4	; (adr r2, 8007548 <USBD_StdDevReq+0x44>)
 8007544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007548:	08007599 	.word	0x08007599
 800754c:	080075ad 	.word	0x080075ad
 8007550:	080075b7 	.word	0x080075b7
 8007554:	080075a3 	.word	0x080075a3
 8007558:	080075b7 	.word	0x080075b7
 800755c:	0800757b 	.word	0x0800757b
 8007560:	08007571 	.word	0x08007571
 8007564:	080075b7 	.word	0x080075b7
 8007568:	0800758f 	.word	0x0800758f
 800756c:	08007585 	.word	0x08007585
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007570:	6839      	ldr	r1, [r7, #0]
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f9dc 	bl	8007930 <USBD_GetDescriptor>
          break;
 8007578:	e022      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800757a:	6839      	ldr	r1, [r7, #0]
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fb3f 	bl	8007c00 <USBD_SetAddress>
          break;
 8007582:	e01d      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007584:	6839      	ldr	r1, [r7, #0]
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 fb7e 	bl	8007c88 <USBD_SetConfig>
          break;
 800758c:	e018      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fc07 	bl	8007da4 <USBD_GetConfig>
          break;
 8007596:	e013      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fc37 	bl	8007e0e <USBD_GetStatus>
          break;
 80075a0:	e00e      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80075a2:	6839      	ldr	r1, [r7, #0]
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fc65 	bl	8007e74 <USBD_SetFeature>
          break;
 80075aa:	e009      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 fc74 	bl	8007e9c <USBD_ClrFeature>
          break;
 80075b4:	e004      	b.n	80075c0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80075b6:	6839      	ldr	r1, [r7, #0]
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 fccc 	bl	8007f56 <USBD_CtlError>
          break;
 80075be:	bf00      	nop
      }
      break;
 80075c0:	e004      	b.n	80075cc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80075c2:	6839      	ldr	r1, [r7, #0]
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 fcc6 	bl	8007f56 <USBD_CtlError>
      break;
 80075ca:	bf00      	nop
  }

  return ret;
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop

080075d8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80075ee:	2b40      	cmp	r3, #64	; 0x40
 80075f0:	d005      	beq.n	80075fe <USBD_StdItfReq+0x26>
 80075f2:	2b40      	cmp	r3, #64	; 0x40
 80075f4:	d82e      	bhi.n	8007654 <USBD_StdItfReq+0x7c>
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <USBD_StdItfReq+0x26>
 80075fa:	2b20      	cmp	r3, #32
 80075fc:	d12a      	bne.n	8007654 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007604:	3b01      	subs	r3, #1
 8007606:	2b02      	cmp	r3, #2
 8007608:	d81d      	bhi.n	8007646 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	889b      	ldrh	r3, [r3, #4]
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b01      	cmp	r3, #1
 8007612:	d813      	bhi.n	800763c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	6839      	ldr	r1, [r7, #0]
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	4798      	blx	r3
 8007622:	4603      	mov	r3, r0
 8007624:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	88db      	ldrh	r3, [r3, #6]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d110      	bne.n	8007650 <USBD_StdItfReq+0x78>
 800762e:	7bfb      	ldrb	r3, [r7, #15]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d10d      	bne.n	8007650 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fd56 	bl	80080e6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800763a:	e009      	b.n	8007650 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800763c:	6839      	ldr	r1, [r7, #0]
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fc89 	bl	8007f56 <USBD_CtlError>
          break;
 8007644:	e004      	b.n	8007650 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fc84 	bl	8007f56 <USBD_CtlError>
          break;
 800764e:	e000      	b.n	8007652 <USBD_StdItfReq+0x7a>
          break;
 8007650:	bf00      	nop
      }
      break;
 8007652:	e004      	b.n	800765e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007654:	6839      	ldr	r1, [r7, #0]
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fc7d 	bl	8007f56 <USBD_CtlError>
      break;
 800765c:	bf00      	nop
  }

  return USBD_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	889b      	ldrh	r3, [r3, #4]
 800767a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007684:	2b40      	cmp	r3, #64	; 0x40
 8007686:	d007      	beq.n	8007698 <USBD_StdEPReq+0x30>
 8007688:	2b40      	cmp	r3, #64	; 0x40
 800768a:	f200 8146 	bhi.w	800791a <USBD_StdEPReq+0x2b2>
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00a      	beq.n	80076a8 <USBD_StdEPReq+0x40>
 8007692:	2b20      	cmp	r3, #32
 8007694:	f040 8141 	bne.w	800791a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	6839      	ldr	r1, [r7, #0]
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	4798      	blx	r3
      break;
 80076a6:	e13d      	b.n	8007924 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80076b0:	2b20      	cmp	r3, #32
 80076b2:	d10a      	bne.n	80076ca <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	6839      	ldr	r1, [r7, #0]
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	4798      	blx	r3
 80076c2:	4603      	mov	r3, r0
 80076c4:	73fb      	strb	r3, [r7, #15]

        return ret;
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
 80076c8:	e12d      	b.n	8007926 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	785b      	ldrb	r3, [r3, #1]
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	d007      	beq.n	80076e2 <USBD_StdEPReq+0x7a>
 80076d2:	2b03      	cmp	r3, #3
 80076d4:	f300 811b 	bgt.w	800790e <USBD_StdEPReq+0x2a6>
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d072      	beq.n	80077c2 <USBD_StdEPReq+0x15a>
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d03a      	beq.n	8007756 <USBD_StdEPReq+0xee>
 80076e0:	e115      	b.n	800790e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d002      	beq.n	80076f2 <USBD_StdEPReq+0x8a>
 80076ec:	2b03      	cmp	r3, #3
 80076ee:	d015      	beq.n	800771c <USBD_StdEPReq+0xb4>
 80076f0:	e02b      	b.n	800774a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076f2:	7bbb      	ldrb	r3, [r7, #14]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d00c      	beq.n	8007712 <USBD_StdEPReq+0xaa>
 80076f8:	7bbb      	ldrb	r3, [r7, #14]
 80076fa:	2b80      	cmp	r3, #128	; 0x80
 80076fc:	d009      	beq.n	8007712 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80076fe:	7bbb      	ldrb	r3, [r7, #14]
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f001 f8e8 	bl	80088d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007708:	2180      	movs	r1, #128	; 0x80
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f001 f8e4 	bl	80088d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007710:	e020      	b.n	8007754 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007712:	6839      	ldr	r1, [r7, #0]
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 fc1e 	bl	8007f56 <USBD_CtlError>
              break;
 800771a:	e01b      	b.n	8007754 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	885b      	ldrh	r3, [r3, #2]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d10e      	bne.n	8007742 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007724:	7bbb      	ldrb	r3, [r7, #14]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <USBD_StdEPReq+0xda>
 800772a:	7bbb      	ldrb	r3, [r7, #14]
 800772c:	2b80      	cmp	r3, #128	; 0x80
 800772e:	d008      	beq.n	8007742 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	88db      	ldrh	r3, [r3, #6]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d104      	bne.n	8007742 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007738:	7bbb      	ldrb	r3, [r7, #14]
 800773a:	4619      	mov	r1, r3
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f001 f8cb 	bl	80088d8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 fccf 	bl	80080e6 <USBD_CtlSendStatus>

              break;
 8007748:	e004      	b.n	8007754 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800774a:	6839      	ldr	r1, [r7, #0]
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 fc02 	bl	8007f56 <USBD_CtlError>
              break;
 8007752:	bf00      	nop
          }
          break;
 8007754:	e0e0      	b.n	8007918 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800775c:	2b02      	cmp	r3, #2
 800775e:	d002      	beq.n	8007766 <USBD_StdEPReq+0xfe>
 8007760:	2b03      	cmp	r3, #3
 8007762:	d015      	beq.n	8007790 <USBD_StdEPReq+0x128>
 8007764:	e026      	b.n	80077b4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007766:	7bbb      	ldrb	r3, [r7, #14]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00c      	beq.n	8007786 <USBD_StdEPReq+0x11e>
 800776c:	7bbb      	ldrb	r3, [r7, #14]
 800776e:	2b80      	cmp	r3, #128	; 0x80
 8007770:	d009      	beq.n	8007786 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007772:	7bbb      	ldrb	r3, [r7, #14]
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f001 f8ae 	bl	80088d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800777c:	2180      	movs	r1, #128	; 0x80
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f001 f8aa 	bl	80088d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007784:	e01c      	b.n	80077c0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007786:	6839      	ldr	r1, [r7, #0]
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 fbe4 	bl	8007f56 <USBD_CtlError>
              break;
 800778e:	e017      	b.n	80077c0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	885b      	ldrh	r3, [r3, #2]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d112      	bne.n	80077be <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007798:	7bbb      	ldrb	r3, [r7, #14]
 800779a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d004      	beq.n	80077ac <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80077a2:	7bbb      	ldrb	r3, [r7, #14]
 80077a4:	4619      	mov	r1, r3
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f001 f8b5 	bl	8008916 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fc9a 	bl	80080e6 <USBD_CtlSendStatus>
              }
              break;
 80077b2:	e004      	b.n	80077be <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80077b4:	6839      	ldr	r1, [r7, #0]
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fbcd 	bl	8007f56 <USBD_CtlError>
              break;
 80077bc:	e000      	b.n	80077c0 <USBD_StdEPReq+0x158>
              break;
 80077be:	bf00      	nop
          }
          break;
 80077c0:	e0aa      	b.n	8007918 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d002      	beq.n	80077d2 <USBD_StdEPReq+0x16a>
 80077cc:	2b03      	cmp	r3, #3
 80077ce:	d032      	beq.n	8007836 <USBD_StdEPReq+0x1ce>
 80077d0:	e097      	b.n	8007902 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077d2:	7bbb      	ldrb	r3, [r7, #14]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d007      	beq.n	80077e8 <USBD_StdEPReq+0x180>
 80077d8:	7bbb      	ldrb	r3, [r7, #14]
 80077da:	2b80      	cmp	r3, #128	; 0x80
 80077dc:	d004      	beq.n	80077e8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80077de:	6839      	ldr	r1, [r7, #0]
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 fbb8 	bl	8007f56 <USBD_CtlError>
                break;
 80077e6:	e091      	b.n	800790c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	da0b      	bge.n	8007808 <USBD_StdEPReq+0x1a0>
 80077f0:	7bbb      	ldrb	r3, [r7, #14]
 80077f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80077f6:	4613      	mov	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	4413      	add	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	3310      	adds	r3, #16
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	4413      	add	r3, r2
 8007804:	3304      	adds	r3, #4
 8007806:	e00b      	b.n	8007820 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007808:	7bbb      	ldrb	r3, [r7, #14]
 800780a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800780e:	4613      	mov	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4413      	add	r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	4413      	add	r3, r2
 800781e:	3304      	adds	r3, #4
 8007820:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	2202      	movs	r2, #2
 800782c:	4619      	mov	r1, r3
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fbfb 	bl	800802a <USBD_CtlSendData>
              break;
 8007834:	e06a      	b.n	800790c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007836:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800783a:	2b00      	cmp	r3, #0
 800783c:	da11      	bge.n	8007862 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800783e:	7bbb      	ldrb	r3, [r7, #14]
 8007840:	f003 020f 	and.w	r2, r3, #15
 8007844:	6879      	ldr	r1, [r7, #4]
 8007846:	4613      	mov	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	4413      	add	r3, r2
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	440b      	add	r3, r1
 8007850:	3318      	adds	r3, #24
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d117      	bne.n	8007888 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007858:	6839      	ldr	r1, [r7, #0]
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fb7b 	bl	8007f56 <USBD_CtlError>
                  break;
 8007860:	e054      	b.n	800790c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	f003 020f 	and.w	r2, r3, #15
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	4613      	mov	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4413      	add	r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	440b      	add	r3, r1
 8007874:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d104      	bne.n	8007888 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800787e:	6839      	ldr	r1, [r7, #0]
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 fb68 	bl	8007f56 <USBD_CtlError>
                  break;
 8007886:	e041      	b.n	800790c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007888:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800788c:	2b00      	cmp	r3, #0
 800788e:	da0b      	bge.n	80078a8 <USBD_StdEPReq+0x240>
 8007890:	7bbb      	ldrb	r3, [r7, #14]
 8007892:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007896:	4613      	mov	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	3310      	adds	r3, #16
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	4413      	add	r3, r2
 80078a4:	3304      	adds	r3, #4
 80078a6:	e00b      	b.n	80078c0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80078a8:	7bbb      	ldrb	r3, [r7, #14]
 80078aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	4413      	add	r3, r2
 80078be:	3304      	adds	r3, #4
 80078c0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <USBD_StdEPReq+0x266>
 80078c8:	7bbb      	ldrb	r3, [r7, #14]
 80078ca:	2b80      	cmp	r3, #128	; 0x80
 80078cc:	d103      	bne.n	80078d6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	2200      	movs	r2, #0
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	e00e      	b.n	80078f4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80078d6:	7bbb      	ldrb	r3, [r7, #14]
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f001 f83a 	bl	8008954 <USBD_LL_IsStallEP>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	2201      	movs	r2, #1
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	e002      	b.n	80078f4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	2200      	movs	r2, #0
 80078f2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2202      	movs	r2, #2
 80078f8:	4619      	mov	r1, r3
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 fb95 	bl	800802a <USBD_CtlSendData>
              break;
 8007900:	e004      	b.n	800790c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007902:	6839      	ldr	r1, [r7, #0]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 fb26 	bl	8007f56 <USBD_CtlError>
              break;
 800790a:	bf00      	nop
          }
          break;
 800790c:	e004      	b.n	8007918 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fb20 	bl	8007f56 <USBD_CtlError>
          break;
 8007916:	bf00      	nop
      }
      break;
 8007918:	e004      	b.n	8007924 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800791a:	6839      	ldr	r1, [r7, #0]
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fb1a 	bl	8007f56 <USBD_CtlError>
      break;
 8007922:	bf00      	nop
  }

  return ret;
 8007924:	7bfb      	ldrb	r3, [r7, #15]
}
 8007926:	4618      	mov	r0, r3
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
	...

08007930 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800793a:	2300      	movs	r3, #0
 800793c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800793e:	2300      	movs	r3, #0
 8007940:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	885b      	ldrh	r3, [r3, #2]
 800794a:	0a1b      	lsrs	r3, r3, #8
 800794c:	b29b      	uxth	r3, r3
 800794e:	3b01      	subs	r3, #1
 8007950:	2b06      	cmp	r3, #6
 8007952:	f200 8128 	bhi.w	8007ba6 <USBD_GetDescriptor+0x276>
 8007956:	a201      	add	r2, pc, #4	; (adr r2, 800795c <USBD_GetDescriptor+0x2c>)
 8007958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795c:	08007979 	.word	0x08007979
 8007960:	08007991 	.word	0x08007991
 8007964:	080079d1 	.word	0x080079d1
 8007968:	08007ba7 	.word	0x08007ba7
 800796c:	08007ba7 	.word	0x08007ba7
 8007970:	08007b47 	.word	0x08007b47
 8007974:	08007b73 	.word	0x08007b73
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	7c12      	ldrb	r2, [r2, #16]
 8007984:	f107 0108 	add.w	r1, r7, #8
 8007988:	4610      	mov	r0, r2
 800798a:	4798      	blx	r3
 800798c:	60f8      	str	r0, [r7, #12]
      break;
 800798e:	e112      	b.n	8007bb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	7c1b      	ldrb	r3, [r3, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10d      	bne.n	80079b4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800799e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a0:	f107 0208 	add.w	r2, r7, #8
 80079a4:	4610      	mov	r0, r2
 80079a6:	4798      	blx	r3
 80079a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3301      	adds	r3, #1
 80079ae:	2202      	movs	r2, #2
 80079b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80079b2:	e100      	b.n	8007bb6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079bc:	f107 0208 	add.w	r2, r7, #8
 80079c0:	4610      	mov	r0, r2
 80079c2:	4798      	blx	r3
 80079c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	3301      	adds	r3, #1
 80079ca:	2202      	movs	r2, #2
 80079cc:	701a      	strb	r2, [r3, #0]
      break;
 80079ce:	e0f2      	b.n	8007bb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	885b      	ldrh	r3, [r3, #2]
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b05      	cmp	r3, #5
 80079d8:	f200 80ac 	bhi.w	8007b34 <USBD_GetDescriptor+0x204>
 80079dc:	a201      	add	r2, pc, #4	; (adr r2, 80079e4 <USBD_GetDescriptor+0xb4>)
 80079de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e2:	bf00      	nop
 80079e4:	080079fd 	.word	0x080079fd
 80079e8:	08007a31 	.word	0x08007a31
 80079ec:	08007a65 	.word	0x08007a65
 80079f0:	08007a99 	.word	0x08007a99
 80079f4:	08007acd 	.word	0x08007acd
 80079f8:	08007b01 	.word	0x08007b01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00b      	beq.n	8007a20 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	7c12      	ldrb	r2, [r2, #16]
 8007a14:	f107 0108 	add.w	r1, r7, #8
 8007a18:	4610      	mov	r0, r2
 8007a1a:	4798      	blx	r3
 8007a1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a1e:	e091      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 fa97 	bl	8007f56 <USBD_CtlError>
            err++;
 8007a28:	7afb      	ldrb	r3, [r7, #11]
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a2e:	e089      	b.n	8007b44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00b      	beq.n	8007a54 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	7c12      	ldrb	r2, [r2, #16]
 8007a48:	f107 0108 	add.w	r1, r7, #8
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	4798      	blx	r3
 8007a50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a52:	e077      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fa7d 	bl	8007f56 <USBD_CtlError>
            err++;
 8007a5c:	7afb      	ldrb	r3, [r7, #11]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	72fb      	strb	r3, [r7, #11]
          break;
 8007a62:	e06f      	b.n	8007b44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d00b      	beq.n	8007a88 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	7c12      	ldrb	r2, [r2, #16]
 8007a7c:	f107 0108 	add.w	r1, r7, #8
 8007a80:	4610      	mov	r0, r2
 8007a82:	4798      	blx	r3
 8007a84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a86:	e05d      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a88:	6839      	ldr	r1, [r7, #0]
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fa63 	bl	8007f56 <USBD_CtlError>
            err++;
 8007a90:	7afb      	ldrb	r3, [r7, #11]
 8007a92:	3301      	adds	r3, #1
 8007a94:	72fb      	strb	r3, [r7, #11]
          break;
 8007a96:	e055      	b.n	8007b44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00b      	beq.n	8007abc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	7c12      	ldrb	r2, [r2, #16]
 8007ab0:	f107 0108 	add.w	r1, r7, #8
 8007ab4:	4610      	mov	r0, r2
 8007ab6:	4798      	blx	r3
 8007ab8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007aba:	e043      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fa49 	bl	8007f56 <USBD_CtlError>
            err++;
 8007ac4:	7afb      	ldrb	r3, [r7, #11]
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	72fb      	strb	r3, [r7, #11]
          break;
 8007aca:	e03b      	b.n	8007b44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ad2:	695b      	ldr	r3, [r3, #20]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00b      	beq.n	8007af0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	7c12      	ldrb	r2, [r2, #16]
 8007ae4:	f107 0108 	add.w	r1, r7, #8
 8007ae8:	4610      	mov	r0, r2
 8007aea:	4798      	blx	r3
 8007aec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007aee:	e029      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007af0:	6839      	ldr	r1, [r7, #0]
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 fa2f 	bl	8007f56 <USBD_CtlError>
            err++;
 8007af8:	7afb      	ldrb	r3, [r7, #11]
 8007afa:	3301      	adds	r3, #1
 8007afc:	72fb      	strb	r3, [r7, #11]
          break;
 8007afe:	e021      	b.n	8007b44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00b      	beq.n	8007b24 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	7c12      	ldrb	r2, [r2, #16]
 8007b18:	f107 0108 	add.w	r1, r7, #8
 8007b1c:	4610      	mov	r0, r2
 8007b1e:	4798      	blx	r3
 8007b20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b22:	e00f      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fa15 	bl	8007f56 <USBD_CtlError>
            err++;
 8007b2c:	7afb      	ldrb	r3, [r7, #11]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	72fb      	strb	r3, [r7, #11]
          break;
 8007b32:	e007      	b.n	8007b44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007b34:	6839      	ldr	r1, [r7, #0]
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 fa0d 	bl	8007f56 <USBD_CtlError>
          err++;
 8007b3c:	7afb      	ldrb	r3, [r7, #11]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007b42:	e038      	b.n	8007bb6 <USBD_GetDescriptor+0x286>
 8007b44:	e037      	b.n	8007bb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	7c1b      	ldrb	r3, [r3, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d109      	bne.n	8007b62 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b56:	f107 0208 	add.w	r2, r7, #8
 8007b5a:	4610      	mov	r0, r2
 8007b5c:	4798      	blx	r3
 8007b5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b60:	e029      	b.n	8007bb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007b62:	6839      	ldr	r1, [r7, #0]
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f9f6 	bl	8007f56 <USBD_CtlError>
        err++;
 8007b6a:	7afb      	ldrb	r3, [r7, #11]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	72fb      	strb	r3, [r7, #11]
      break;
 8007b70:	e021      	b.n	8007bb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	7c1b      	ldrb	r3, [r3, #16]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10d      	bne.n	8007b96 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b82:	f107 0208 	add.w	r2, r7, #8
 8007b86:	4610      	mov	r0, r2
 8007b88:	4798      	blx	r3
 8007b8a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	2207      	movs	r2, #7
 8007b92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b94:	e00f      	b.n	8007bb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007b96:	6839      	ldr	r1, [r7, #0]
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 f9dc 	bl	8007f56 <USBD_CtlError>
        err++;
 8007b9e:	7afb      	ldrb	r3, [r7, #11]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	72fb      	strb	r3, [r7, #11]
      break;
 8007ba4:	e007      	b.n	8007bb6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007ba6:	6839      	ldr	r1, [r7, #0]
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f9d4 	bl	8007f56 <USBD_CtlError>
      err++;
 8007bae:	7afb      	ldrb	r3, [r7, #11]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	72fb      	strb	r3, [r7, #11]
      break;
 8007bb4:	bf00      	nop
  }

  if (err != 0U)
 8007bb6:	7afb      	ldrb	r3, [r7, #11]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d11c      	bne.n	8007bf6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007bbc:	893b      	ldrh	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d011      	beq.n	8007be6 <USBD_GetDescriptor+0x2b6>
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	88db      	ldrh	r3, [r3, #6]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00d      	beq.n	8007be6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	88da      	ldrh	r2, [r3, #6]
 8007bce:	893b      	ldrh	r3, [r7, #8]
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	bf28      	it	cs
 8007bd4:	4613      	movcs	r3, r2
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007bda:	893b      	ldrh	r3, [r7, #8]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	68f9      	ldr	r1, [r7, #12]
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 fa22 	bl	800802a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	88db      	ldrh	r3, [r3, #6]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d104      	bne.n	8007bf8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fa79 	bl	80080e6 <USBD_CtlSendStatus>
 8007bf4:	e000      	b.n	8007bf8 <USBD_GetDescriptor+0x2c8>
    return;
 8007bf6:	bf00      	nop
    }
  }
}
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop

08007c00 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	889b      	ldrh	r3, [r3, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d130      	bne.n	8007c74 <USBD_SetAddress+0x74>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	88db      	ldrh	r3, [r3, #6]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d12c      	bne.n	8007c74 <USBD_SetAddress+0x74>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	885b      	ldrh	r3, [r3, #2]
 8007c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8007c20:	d828      	bhi.n	8007c74 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	885b      	ldrh	r3, [r3, #2]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c2c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c34:	2b03      	cmp	r3, #3
 8007c36:	d104      	bne.n	8007c42 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007c38:	6839      	ldr	r1, [r7, #0]
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f98b 	bl	8007f56 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c40:	e01d      	b.n	8007c7e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	7bfa      	ldrb	r2, [r7, #15]
 8007c46:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 feab 	bl	80089aa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 fa46 	bl	80080e6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007c5a:	7bfb      	ldrb	r3, [r7, #15]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d004      	beq.n	8007c6a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2202      	movs	r2, #2
 8007c64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c68:	e009      	b.n	8007c7e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c72:	e004      	b.n	8007c7e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007c74:	6839      	ldr	r1, [r7, #0]
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f96d 	bl	8007f56 <USBD_CtlError>
  }
}
 8007c7c:	bf00      	nop
 8007c7e:	bf00      	nop
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
	...

08007c88 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	885b      	ldrh	r3, [r3, #2]
 8007c96:	b2da      	uxtb	r2, r3
 8007c98:	4b41      	ldr	r3, [pc, #260]	; (8007da0 <USBD_SetConfig+0x118>)
 8007c9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007c9c:	4b40      	ldr	r3, [pc, #256]	; (8007da0 <USBD_SetConfig+0x118>)
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d904      	bls.n	8007cae <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007ca4:	6839      	ldr	r1, [r7, #0]
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 f955 	bl	8007f56 <USBD_CtlError>
 8007cac:	e075      	b.n	8007d9a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d002      	beq.n	8007cbe <USBD_SetConfig+0x36>
 8007cb8:	2b03      	cmp	r3, #3
 8007cba:	d023      	beq.n	8007d04 <USBD_SetConfig+0x7c>
 8007cbc:	e062      	b.n	8007d84 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007cbe:	4b38      	ldr	r3, [pc, #224]	; (8007da0 <USBD_SetConfig+0x118>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d01a      	beq.n	8007cfc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007cc6:	4b36      	ldr	r3, [pc, #216]	; (8007da0 <USBD_SetConfig+0x118>)
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2203      	movs	r2, #3
 8007cd4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007cd8:	4b31      	ldr	r3, [pc, #196]	; (8007da0 <USBD_SetConfig+0x118>)
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f7ff f9af 	bl	8007042 <USBD_SetClassConfig>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d104      	bne.n	8007cf4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007cea:	6839      	ldr	r1, [r7, #0]
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 f932 	bl	8007f56 <USBD_CtlError>
            return;
 8007cf2:	e052      	b.n	8007d9a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f9f6 	bl	80080e6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007cfa:	e04e      	b.n	8007d9a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 f9f2 	bl	80080e6 <USBD_CtlSendStatus>
        break;
 8007d02:	e04a      	b.n	8007d9a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007d04:	4b26      	ldr	r3, [pc, #152]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d112      	bne.n	8007d32 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007d14:	4b22      	ldr	r3, [pc, #136]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007d1e:	4b20      	ldr	r3, [pc, #128]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	4619      	mov	r1, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f7ff f9ab 	bl	8007080 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 f9db 	bl	80080e6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007d30:	e033      	b.n	8007d9a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007d32:	4b1b      	ldr	r3, [pc, #108]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d01d      	beq.n	8007d7c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff f999 	bl	8007080 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007d4e:	4b14      	ldr	r3, [pc, #80]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007d58:	4b11      	ldr	r3, [pc, #68]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f7ff f96f 	bl	8007042 <USBD_SetClassConfig>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d104      	bne.n	8007d74 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007d6a:	6839      	ldr	r1, [r7, #0]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 f8f2 	bl	8007f56 <USBD_CtlError>
            return;
 8007d72:	e012      	b.n	8007d9a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 f9b6 	bl	80080e6 <USBD_CtlSendStatus>
        break;
 8007d7a:	e00e      	b.n	8007d9a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 f9b2 	bl	80080e6 <USBD_CtlSendStatus>
        break;
 8007d82:	e00a      	b.n	8007d9a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f8e5 	bl	8007f56 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007d8c:	4b04      	ldr	r3, [pc, #16]	; (8007da0 <USBD_SetConfig+0x118>)
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f7ff f974 	bl	8007080 <USBD_ClrClassConfig>
        break;
 8007d98:	bf00      	nop
    }
  }
}
 8007d9a:	3708      	adds	r7, #8
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	200003d8 	.word	0x200003d8

08007da4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	88db      	ldrh	r3, [r3, #6]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d004      	beq.n	8007dc0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007db6:	6839      	ldr	r1, [r7, #0]
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f8cc 	bl	8007f56 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007dbe:	e022      	b.n	8007e06 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	dc02      	bgt.n	8007dd0 <USBD_GetConfig+0x2c>
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	dc03      	bgt.n	8007dd6 <USBD_GetConfig+0x32>
 8007dce:	e015      	b.n	8007dfc <USBD_GetConfig+0x58>
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	d00b      	beq.n	8007dec <USBD_GetConfig+0x48>
 8007dd4:	e012      	b.n	8007dfc <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3308      	adds	r3, #8
 8007de0:	2201      	movs	r2, #1
 8007de2:	4619      	mov	r1, r3
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 f920 	bl	800802a <USBD_CtlSendData>
        break;
 8007dea:	e00c      	b.n	8007e06 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	3304      	adds	r3, #4
 8007df0:	2201      	movs	r2, #1
 8007df2:	4619      	mov	r1, r3
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 f918 	bl	800802a <USBD_CtlSendData>
        break;
 8007dfa:	e004      	b.n	8007e06 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007dfc:	6839      	ldr	r1, [r7, #0]
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f8a9 	bl	8007f56 <USBD_CtlError>
        break;
 8007e04:	bf00      	nop
}
 8007e06:	bf00      	nop
 8007e08:	3708      	adds	r7, #8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}

08007e0e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b082      	sub	sp, #8
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	2b02      	cmp	r3, #2
 8007e22:	d81e      	bhi.n	8007e62 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	88db      	ldrh	r3, [r3, #6]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d004      	beq.n	8007e36 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007e2c:	6839      	ldr	r1, [r7, #0]
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f891 	bl	8007f56 <USBD_CtlError>
        break;
 8007e34:	e01a      	b.n	8007e6c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d005      	beq.n	8007e52 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	f043 0202 	orr.w	r2, r3, #2
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	330c      	adds	r3, #12
 8007e56:	2202      	movs	r2, #2
 8007e58:	4619      	mov	r1, r3
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f8e5 	bl	800802a <USBD_CtlSendData>
      break;
 8007e60:	e004      	b.n	8007e6c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007e62:	6839      	ldr	r1, [r7, #0]
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f876 	bl	8007f56 <USBD_CtlError>
      break;
 8007e6a:	bf00      	nop
  }
}
 8007e6c:	bf00      	nop
 8007e6e:	3708      	adds	r7, #8
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	885b      	ldrh	r3, [r3, #2]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d106      	bne.n	8007e94 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 f929 	bl	80080e6 <USBD_CtlSendStatus>
  }
}
 8007e94:	bf00      	nop
 8007e96:	3708      	adds	r7, #8
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eac:	3b01      	subs	r3, #1
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d80b      	bhi.n	8007eca <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	885b      	ldrh	r3, [r3, #2]
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d10c      	bne.n	8007ed4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f90f 	bl	80080e6 <USBD_CtlSendStatus>
      }
      break;
 8007ec8:	e004      	b.n	8007ed4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007eca:	6839      	ldr	r1, [r7, #0]
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 f842 	bl	8007f56 <USBD_CtlError>
      break;
 8007ed2:	e000      	b.n	8007ed6 <USBD_ClrFeature+0x3a>
      break;
 8007ed4:	bf00      	nop
  }
}
 8007ed6:	bf00      	nop
 8007ed8:	3708      	adds	r7, #8
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b083      	sub	sp, #12
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	781a      	ldrb	r2, [r3, #0]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	785a      	ldrb	r2, [r3, #1]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	3302      	adds	r3, #2
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	3303      	adds	r3, #3
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	021b      	lsls	r3, r3, #8
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	4413      	add	r3, r2
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	3304      	adds	r3, #4
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	3305      	adds	r3, #5
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	021b      	lsls	r3, r3, #8
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	4413      	add	r3, r2
 8007f2a:	b29a      	uxth	r2, r3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	3306      	adds	r3, #6
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	3307      	adds	r3, #7
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	021b      	lsls	r3, r3, #8
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	4413      	add	r3, r2
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	80da      	strh	r2, [r3, #6]

}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bc80      	pop	{r7}
 8007f54:	4770      	bx	lr

08007f56 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b082      	sub	sp, #8
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007f60:	2180      	movs	r1, #128	; 0x80
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fcb8 	bl	80088d8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007f68:	2100      	movs	r1, #0
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fcb4 	bl	80088d8 <USBD_LL_StallEP>
}
 8007f70:	bf00      	nop
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b086      	sub	sp, #24
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d032      	beq.n	8007ff4 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f000 f834 	bl	8007ffc <USBD_GetLen>
 8007f94:	4603      	mov	r3, r0
 8007f96:	3301      	adds	r3, #1
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007fa2:	7dfb      	ldrb	r3, [r7, #23]
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	75fa      	strb	r2, [r7, #23]
 8007fa8:	461a      	mov	r2, r3
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	4413      	add	r3, r2
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	7812      	ldrb	r2, [r2, #0]
 8007fb2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007fb4:	7dfb      	ldrb	r3, [r7, #23]
 8007fb6:	1c5a      	adds	r2, r3, #1
 8007fb8:	75fa      	strb	r2, [r7, #23]
 8007fba:	461a      	mov	r2, r3
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	4413      	add	r3, r2
 8007fc0:	2203      	movs	r2, #3
 8007fc2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007fc4:	e012      	b.n	8007fec <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	60fa      	str	r2, [r7, #12]
 8007fcc:	7dfa      	ldrb	r2, [r7, #23]
 8007fce:	1c51      	adds	r1, r2, #1
 8007fd0:	75f9      	strb	r1, [r7, #23]
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	440a      	add	r2, r1
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007fdc:	7dfb      	ldrb	r3, [r7, #23]
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	75fa      	strb	r2, [r7, #23]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	2200      	movs	r2, #0
 8007fea:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e8      	bne.n	8007fc6 <USBD_GetString+0x4e>
    }
  }
}
 8007ff4:	bf00      	nop
 8007ff6:	3718      	adds	r7, #24
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008004:	2300      	movs	r3, #0
 8008006:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008008:	e005      	b.n	8008016 <USBD_GetLen+0x1a>
  {
    len++;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	3301      	adds	r3, #1
 800800e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3301      	adds	r3, #1
 8008014:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1f5      	bne.n	800800a <USBD_GetLen+0xe>
  }

  return len;
 800801e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr

0800802a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b084      	sub	sp, #16
 800802e:	af00      	add	r7, sp, #0
 8008030:	60f8      	str	r0, [r7, #12]
 8008032:	60b9      	str	r1, [r7, #8]
 8008034:	4613      	mov	r3, r2
 8008036:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2202      	movs	r2, #2
 800803c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008040:	88fa      	ldrh	r2, [r7, #6]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008046:	88fa      	ldrh	r2, [r7, #6]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800804c:	88fb      	ldrh	r3, [r7, #6]
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	2100      	movs	r1, #0
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f000 fcc8 	bl	80089e8 <USBD_LL_Transmit>

  return USBD_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	60f8      	str	r0, [r7, #12]
 800806a:	60b9      	str	r1, [r7, #8]
 800806c:	4613      	mov	r3, r2
 800806e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008070:	88fb      	ldrh	r3, [r7, #6]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	2100      	movs	r1, #0
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f000 fcb6 	bl	80089e8 <USBD_LL_Transmit>

  return USBD_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b084      	sub	sp, #16
 800808a:	af00      	add	r7, sp, #0
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	4613      	mov	r3, r2
 8008092:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2203      	movs	r2, #3
 8008098:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800809c:	88fa      	ldrh	r2, [r7, #6]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80080a4:	88fa      	ldrh	r2, [r7, #6]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080ac:	88fb      	ldrh	r3, [r7, #6]
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	2100      	movs	r1, #0
 80080b2:	68f8      	ldr	r0, [r7, #12]
 80080b4:	f000 fcbb 	bl	8008a2e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b084      	sub	sp, #16
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	60f8      	str	r0, [r7, #12]
 80080ca:	60b9      	str	r1, [r7, #8]
 80080cc:	4613      	mov	r3, r2
 80080ce:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080d0:	88fb      	ldrh	r3, [r7, #6]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	2100      	movs	r1, #0
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f000 fca9 	bl	8008a2e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b082      	sub	sp, #8
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2204      	movs	r2, #4
 80080f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80080f6:	2300      	movs	r3, #0
 80080f8:	2200      	movs	r2, #0
 80080fa:	2100      	movs	r1, #0
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fc73 	bl	80089e8 <USBD_LL_Transmit>

  return USBD_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2205      	movs	r2, #5
 8008118:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800811c:	2300      	movs	r3, #0
 800811e:	2200      	movs	r2, #0
 8008120:	2100      	movs	r1, #0
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fc83 	bl	8008a2e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <USB_Transmit>:

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

void USB_Transmit(char* Buf, uint16_t Len)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b082      	sub	sp, #8
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	460b      	mov	r3, r1
 800813c:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS((uint8_t*)Buf, Len); //Explicit conversion of char ptr to uint8_t ptr
 800813e:	887b      	ldrh	r3, [r7, #2]
 8008140:	4619      	mov	r1, r3
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f8c2 	bl	80082cc <CDC_Transmit_FS>
}
 8008148:	bf00      	nop
 800814a:	3708      	adds	r7, #8
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008154:	2200      	movs	r2, #0
 8008156:	4912      	ldr	r1, [pc, #72]	; (80081a0 <MX_USB_DEVICE_Init+0x50>)
 8008158:	4812      	ldr	r0, [pc, #72]	; (80081a4 <MX_USB_DEVICE_Init+0x54>)
 800815a:	f7fe ff18 	bl	8006f8e <USBD_Init>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d001      	beq.n	8008168 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008164:	f7f9 fa3e 	bl	80015e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008168:	490f      	ldr	r1, [pc, #60]	; (80081a8 <MX_USB_DEVICE_Init+0x58>)
 800816a:	480e      	ldr	r0, [pc, #56]	; (80081a4 <MX_USB_DEVICE_Init+0x54>)
 800816c:	f7fe ff3a 	bl	8006fe4 <USBD_RegisterClass>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d001      	beq.n	800817a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008176:	f7f9 fa35 	bl	80015e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800817a:	490c      	ldr	r1, [pc, #48]	; (80081ac <MX_USB_DEVICE_Init+0x5c>)
 800817c:	4809      	ldr	r0, [pc, #36]	; (80081a4 <MX_USB_DEVICE_Init+0x54>)
 800817e:	f7fe fe6b 	bl	8006e58 <USBD_CDC_RegisterInterface>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d001      	beq.n	800818c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008188:	f7f9 fa2c 	bl	80015e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800818c:	4805      	ldr	r0, [pc, #20]	; (80081a4 <MX_USB_DEVICE_Init+0x54>)
 800818e:	f7fe ff42 	bl	8007016 <USBD_Start>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008198:	f7f9 fa24 	bl	80015e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800819c:	bf00      	nop
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	2000012c 	.word	0x2000012c
 80081a4:	200003dc 	.word	0x200003dc
 80081a8:	20000018 	.word	0x20000018
 80081ac:	2000011c 	.word	0x2000011c

080081b0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80081b4:	2200      	movs	r2, #0
 80081b6:	4905      	ldr	r1, [pc, #20]	; (80081cc <CDC_Init_FS+0x1c>)
 80081b8:	4805      	ldr	r0, [pc, #20]	; (80081d0 <CDC_Init_FS+0x20>)
 80081ba:	f7fe fe63 	bl	8006e84 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80081be:	4905      	ldr	r1, [pc, #20]	; (80081d4 <CDC_Init_FS+0x24>)
 80081c0:	4803      	ldr	r0, [pc, #12]	; (80081d0 <CDC_Init_FS+0x20>)
 80081c2:	f7fe fe78 	bl	8006eb6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80081c6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	20000aa0 	.word	0x20000aa0
 80081d0:	200003dc 	.word	0x200003dc
 80081d4:	200006a0 	.word	0x200006a0

080081d8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80081d8:	b480      	push	{r7}
 80081da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80081dc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80081de:	4618      	mov	r0, r3
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr
	...

080081e8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	4603      	mov	r3, r0
 80081f0:	6039      	str	r1, [r7, #0]
 80081f2:	71fb      	strb	r3, [r7, #7]
 80081f4:	4613      	mov	r3, r2
 80081f6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80081f8:	79fb      	ldrb	r3, [r7, #7]
 80081fa:	2b23      	cmp	r3, #35	; 0x23
 80081fc:	d84a      	bhi.n	8008294 <CDC_Control_FS+0xac>
 80081fe:	a201      	add	r2, pc, #4	; (adr r2, 8008204 <CDC_Control_FS+0x1c>)
 8008200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008204:	08008295 	.word	0x08008295
 8008208:	08008295 	.word	0x08008295
 800820c:	08008295 	.word	0x08008295
 8008210:	08008295 	.word	0x08008295
 8008214:	08008295 	.word	0x08008295
 8008218:	08008295 	.word	0x08008295
 800821c:	08008295 	.word	0x08008295
 8008220:	08008295 	.word	0x08008295
 8008224:	08008295 	.word	0x08008295
 8008228:	08008295 	.word	0x08008295
 800822c:	08008295 	.word	0x08008295
 8008230:	08008295 	.word	0x08008295
 8008234:	08008295 	.word	0x08008295
 8008238:	08008295 	.word	0x08008295
 800823c:	08008295 	.word	0x08008295
 8008240:	08008295 	.word	0x08008295
 8008244:	08008295 	.word	0x08008295
 8008248:	08008295 	.word	0x08008295
 800824c:	08008295 	.word	0x08008295
 8008250:	08008295 	.word	0x08008295
 8008254:	08008295 	.word	0x08008295
 8008258:	08008295 	.word	0x08008295
 800825c:	08008295 	.word	0x08008295
 8008260:	08008295 	.word	0x08008295
 8008264:	08008295 	.word	0x08008295
 8008268:	08008295 	.word	0x08008295
 800826c:	08008295 	.word	0x08008295
 8008270:	08008295 	.word	0x08008295
 8008274:	08008295 	.word	0x08008295
 8008278:	08008295 	.word	0x08008295
 800827c:	08008295 	.word	0x08008295
 8008280:	08008295 	.word	0x08008295
 8008284:	08008295 	.word	0x08008295
 8008288:	08008295 	.word	0x08008295
 800828c:	08008295 	.word	0x08008295
 8008290:	08008295 	.word	0x08008295
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008294:	bf00      	nop
  }

  return (USBD_OK);
 8008296:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008298:	4618      	mov	r0, r3
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	bc80      	pop	{r7}
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop

080082a4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80082ae:	6879      	ldr	r1, [r7, #4]
 80082b0:	4805      	ldr	r0, [pc, #20]	; (80082c8 <CDC_Receive_FS+0x24>)
 80082b2:	f7fe fe00 	bl	8006eb6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80082b6:	4804      	ldr	r0, [pc, #16]	; (80082c8 <CDC_Receive_FS+0x24>)
 80082b8:	f7fe fe3f 	bl	8006f3a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80082bc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3708      	adds	r7, #8
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	200003dc 	.word	0x200003dc

080082cc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	460b      	mov	r3, r1
 80082d6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80082d8:	2300      	movs	r3, #0
 80082da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80082dc:	4b0d      	ldr	r3, [pc, #52]	; (8008314 <CDC_Transmit_FS+0x48>)
 80082de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082e2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e00b      	b.n	800830a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80082f2:	887b      	ldrh	r3, [r7, #2]
 80082f4:	461a      	mov	r2, r3
 80082f6:	6879      	ldr	r1, [r7, #4]
 80082f8:	4806      	ldr	r0, [pc, #24]	; (8008314 <CDC_Transmit_FS+0x48>)
 80082fa:	f7fe fdc3 	bl	8006e84 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80082fe:	4805      	ldr	r0, [pc, #20]	; (8008314 <CDC_Transmit_FS+0x48>)
 8008300:	f7fe fdec 	bl	8006edc <USBD_CDC_TransmitPacket>
 8008304:	4603      	mov	r3, r0
 8008306:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008308:	7bfb      	ldrb	r3, [r7, #15]
}
 800830a:	4618      	mov	r0, r3
 800830c:	3710      	adds	r7, #16
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	200003dc 	.word	0x200003dc

08008318 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	4603      	mov	r3, r0
 8008320:	6039      	str	r1, [r7, #0]
 8008322:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	2212      	movs	r2, #18
 8008328:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800832a:	4b03      	ldr	r3, [pc, #12]	; (8008338 <USBD_FS_DeviceDescriptor+0x20>)
}
 800832c:	4618      	mov	r0, r3
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	bc80      	pop	{r7}
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	20000148 	.word	0x20000148

0800833c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	4603      	mov	r3, r0
 8008344:	6039      	str	r1, [r7, #0]
 8008346:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	2204      	movs	r2, #4
 800834c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800834e:	4b03      	ldr	r3, [pc, #12]	; (800835c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008350:	4618      	mov	r0, r3
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	2000015c 	.word	0x2000015c

08008360 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	4603      	mov	r3, r0
 8008368:	6039      	str	r1, [r7, #0]
 800836a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d105      	bne.n	800837e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	4907      	ldr	r1, [pc, #28]	; (8008394 <USBD_FS_ProductStrDescriptor+0x34>)
 8008376:	4808      	ldr	r0, [pc, #32]	; (8008398 <USBD_FS_ProductStrDescriptor+0x38>)
 8008378:	f7ff fdfe 	bl	8007f78 <USBD_GetString>
 800837c:	e004      	b.n	8008388 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	4904      	ldr	r1, [pc, #16]	; (8008394 <USBD_FS_ProductStrDescriptor+0x34>)
 8008382:	4805      	ldr	r0, [pc, #20]	; (8008398 <USBD_FS_ProductStrDescriptor+0x38>)
 8008384:	f7ff fdf8 	bl	8007f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008388:	4b02      	ldr	r3, [pc, #8]	; (8008394 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800838a:	4618      	mov	r0, r3
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	20000ea0 	.word	0x20000ea0
 8008398:	08009504 	.word	0x08009504

0800839c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	4603      	mov	r3, r0
 80083a4:	6039      	str	r1, [r7, #0]
 80083a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80083a8:	683a      	ldr	r2, [r7, #0]
 80083aa:	4904      	ldr	r1, [pc, #16]	; (80083bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80083ac:	4804      	ldr	r0, [pc, #16]	; (80083c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80083ae:	f7ff fde3 	bl	8007f78 <USBD_GetString>
  return USBD_StrDesc;
 80083b2:	4b02      	ldr	r3, [pc, #8]	; (80083bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3708      	adds	r7, #8
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	20000ea0 	.word	0x20000ea0
 80083c0:	0800951c 	.word	0x0800951c

080083c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	4603      	mov	r3, r0
 80083cc:	6039      	str	r1, [r7, #0]
 80083ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	221a      	movs	r2, #26
 80083d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80083d6:	f000 f843 	bl	8008460 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80083da:	4b02      	ldr	r3, [pc, #8]	; (80083e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3708      	adds	r7, #8
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	20000160 	.word	0x20000160

080083e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	4603      	mov	r3, r0
 80083f0:	6039      	str	r1, [r7, #0]
 80083f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80083f4:	79fb      	ldrb	r3, [r7, #7]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d105      	bne.n	8008406 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80083fa:	683a      	ldr	r2, [r7, #0]
 80083fc:	4907      	ldr	r1, [pc, #28]	; (800841c <USBD_FS_ConfigStrDescriptor+0x34>)
 80083fe:	4808      	ldr	r0, [pc, #32]	; (8008420 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008400:	f7ff fdba 	bl	8007f78 <USBD_GetString>
 8008404:	e004      	b.n	8008410 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	4904      	ldr	r1, [pc, #16]	; (800841c <USBD_FS_ConfigStrDescriptor+0x34>)
 800840a:	4805      	ldr	r0, [pc, #20]	; (8008420 <USBD_FS_ConfigStrDescriptor+0x38>)
 800840c:	f7ff fdb4 	bl	8007f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008410:	4b02      	ldr	r3, [pc, #8]	; (800841c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008412:	4618      	mov	r0, r3
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	20000ea0 	.word	0x20000ea0
 8008420:	08009530 	.word	0x08009530

08008424 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	4603      	mov	r3, r0
 800842c:	6039      	str	r1, [r7, #0]
 800842e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008430:	79fb      	ldrb	r3, [r7, #7]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d105      	bne.n	8008442 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	4907      	ldr	r1, [pc, #28]	; (8008458 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800843a:	4808      	ldr	r0, [pc, #32]	; (800845c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800843c:	f7ff fd9c 	bl	8007f78 <USBD_GetString>
 8008440:	e004      	b.n	800844c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008442:	683a      	ldr	r2, [r7, #0]
 8008444:	4904      	ldr	r1, [pc, #16]	; (8008458 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008446:	4805      	ldr	r0, [pc, #20]	; (800845c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008448:	f7ff fd96 	bl	8007f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 800844c:	4b02      	ldr	r3, [pc, #8]	; (8008458 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800844e:	4618      	mov	r0, r3
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	20000ea0 	.word	0x20000ea0
 800845c:	0800953c 	.word	0x0800953c

08008460 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008466:	4b0f      	ldr	r3, [pc, #60]	; (80084a4 <Get_SerialNum+0x44>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800846c:	4b0e      	ldr	r3, [pc, #56]	; (80084a8 <Get_SerialNum+0x48>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008472:	4b0e      	ldr	r3, [pc, #56]	; (80084ac <Get_SerialNum+0x4c>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4413      	add	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d009      	beq.n	800849a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008486:	2208      	movs	r2, #8
 8008488:	4909      	ldr	r1, [pc, #36]	; (80084b0 <Get_SerialNum+0x50>)
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 f814 	bl	80084b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008490:	2204      	movs	r2, #4
 8008492:	4908      	ldr	r1, [pc, #32]	; (80084b4 <Get_SerialNum+0x54>)
 8008494:	68b8      	ldr	r0, [r7, #8]
 8008496:	f000 f80f 	bl	80084b8 <IntToUnicode>
  }
}
 800849a:	bf00      	nop
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	1ffff7e8 	.word	0x1ffff7e8
 80084a8:	1ffff7ec 	.word	0x1ffff7ec
 80084ac:	1ffff7f0 	.word	0x1ffff7f0
 80084b0:	20000162 	.word	0x20000162
 80084b4:	20000172 	.word	0x20000172

080084b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b087      	sub	sp, #28
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	4613      	mov	r3, r2
 80084c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80084c6:	2300      	movs	r3, #0
 80084c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80084ca:	2300      	movs	r3, #0
 80084cc:	75fb      	strb	r3, [r7, #23]
 80084ce:	e027      	b.n	8008520 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	0f1b      	lsrs	r3, r3, #28
 80084d4:	2b09      	cmp	r3, #9
 80084d6:	d80b      	bhi.n	80084f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	0f1b      	lsrs	r3, r3, #28
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	7dfb      	ldrb	r3, [r7, #23]
 80084e0:	005b      	lsls	r3, r3, #1
 80084e2:	4619      	mov	r1, r3
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	440b      	add	r3, r1
 80084e8:	3230      	adds	r2, #48	; 0x30
 80084ea:	b2d2      	uxtb	r2, r2
 80084ec:	701a      	strb	r2, [r3, #0]
 80084ee:	e00a      	b.n	8008506 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	0f1b      	lsrs	r3, r3, #28
 80084f4:	b2da      	uxtb	r2, r3
 80084f6:	7dfb      	ldrb	r3, [r7, #23]
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	4619      	mov	r1, r3
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	440b      	add	r3, r1
 8008500:	3237      	adds	r2, #55	; 0x37
 8008502:	b2d2      	uxtb	r2, r2
 8008504:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	011b      	lsls	r3, r3, #4
 800850a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800850c:	7dfb      	ldrb	r3, [r7, #23]
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	3301      	adds	r3, #1
 8008512:	68ba      	ldr	r2, [r7, #8]
 8008514:	4413      	add	r3, r2
 8008516:	2200      	movs	r2, #0
 8008518:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800851a:	7dfb      	ldrb	r3, [r7, #23]
 800851c:	3301      	adds	r3, #1
 800851e:	75fb      	strb	r3, [r7, #23]
 8008520:	7dfa      	ldrb	r2, [r7, #23]
 8008522:	79fb      	ldrb	r3, [r7, #7]
 8008524:	429a      	cmp	r2, r3
 8008526:	d3d3      	bcc.n	80084d0 <IntToUnicode+0x18>
  }
}
 8008528:	bf00      	nop
 800852a:	bf00      	nop
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	bc80      	pop	{r7}
 8008532:	4770      	bx	lr

08008534 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800853c:	f107 0310 	add.w	r3, r7, #16
 8008540:	2200      	movs	r2, #0
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	605a      	str	r2, [r3, #4]
 8008546:	609a      	str	r2, [r3, #8]
 8008548:	60da      	str	r2, [r3, #12]
  if(pcdHandle->Instance==USB_OTG_FS)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008552:	d12c      	bne.n	80085ae <HAL_PCD_MspInit+0x7a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008554:	4b18      	ldr	r3, [pc, #96]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	4a17      	ldr	r2, [pc, #92]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 800855a:	f043 0304 	orr.w	r3, r3, #4
 800855e:	6193      	str	r3, [r2, #24]
 8008560:	4b15      	ldr	r3, [pc, #84]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 8008562:	699b      	ldr	r3, [r3, #24]
 8008564:	f003 0304 	and.w	r3, r3, #4
 8008568:	60fb      	str	r3, [r7, #12]
 800856a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800856c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008570:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008572:	2300      	movs	r3, #0
 8008574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008576:	2300      	movs	r3, #0
 8008578:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800857a:	f107 0310 	add.w	r3, r7, #16
 800857e:	4619      	mov	r1, r3
 8008580:	480e      	ldr	r0, [pc, #56]	; (80085bc <HAL_PCD_MspInit+0x88>)
 8008582:	f7f9 ff61 	bl	8002448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008586:	4b0c      	ldr	r3, [pc, #48]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	4a0b      	ldr	r2, [pc, #44]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 800858c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008590:	6153      	str	r3, [r2, #20]
 8008592:	4b09      	ldr	r3, [pc, #36]	; (80085b8 <HAL_PCD_MspInit+0x84>)
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800859a:	60bb      	str	r3, [r7, #8]
 800859c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800859e:	2200      	movs	r2, #0
 80085a0:	2100      	movs	r1, #0
 80085a2:	2043      	movs	r0, #67	; 0x43
 80085a4:	f7f9 ff19 	bl	80023da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80085a8:	2043      	movs	r0, #67	; 0x43
 80085aa:	f7f9 ff32 	bl	8002412 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80085ae:	bf00      	nop
 80085b0:	3720      	adds	r7, #32
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	40021000 	.word	0x40021000
 80085bc:	40010800 	.word	0x40010800

080085c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b082      	sub	sp, #8
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80085d4:	4619      	mov	r1, r3
 80085d6:	4610      	mov	r0, r2
 80085d8:	f7fe fd65 	bl	80070a6 <USBD_LL_SetupStage>
}
 80085dc:	bf00      	nop
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	460b      	mov	r3, r1
 80085ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 80085f6:	78fa      	ldrb	r2, [r7, #3]
 80085f8:	6879      	ldr	r1, [r7, #4]
 80085fa:	4613      	mov	r3, r2
 80085fc:	00db      	lsls	r3, r3, #3
 80085fe:	4413      	add	r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	440b      	add	r3, r1
 8008604:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	78fb      	ldrb	r3, [r7, #3]
 800860c:	4619      	mov	r1, r3
 800860e:	f7fe fd97 	bl	8007140 <USBD_LL_DataOutStage>
}
 8008612:	bf00      	nop
 8008614:	3708      	adds	r7, #8
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800861a:	b580      	push	{r7, lr}
 800861c:	b082      	sub	sp, #8
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
 8008622:	460b      	mov	r3, r1
 8008624:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 800862c:	78fa      	ldrb	r2, [r7, #3]
 800862e:	6879      	ldr	r1, [r7, #4]
 8008630:	4613      	mov	r3, r2
 8008632:	00db      	lsls	r3, r3, #3
 8008634:	4413      	add	r3, r2
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	440b      	add	r3, r1
 800863a:	3348      	adds	r3, #72	; 0x48
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	78fb      	ldrb	r3, [r7, #3]
 8008640:	4619      	mov	r1, r3
 8008642:	f7fe fdee 	bl	8007222 <USBD_LL_DataInStage>
}
 8008646:	bf00      	nop
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b082      	sub	sp, #8
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800865c:	4618      	mov	r0, r3
 800865e:	f7fe fefe 	bl	800745e <USBD_LL_SOF>
}
 8008662:	bf00      	nop
 8008664:	3708      	adds	r7, #8
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b084      	sub	sp, #16
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008672:	2301      	movs	r3, #1
 8008674:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	2b02      	cmp	r3, #2
 800867c:	d001      	beq.n	8008682 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800867e:	f7f8 ffb1 	bl	80015e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008688:	7bfa      	ldrb	r2, [r7, #15]
 800868a:	4611      	mov	r1, r2
 800868c:	4618      	mov	r0, r3
 800868e:	f7fe feae 	bl	80073ee <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008698:	4618      	mov	r0, r3
 800869a:	f7fe fe67 	bl	800736c <USBD_LL_Reset>
}
 800869e:	bf00      	nop
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
	...

080086a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7fe fea8 	bl	800740c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	6812      	ldr	r2, [r2, #0]
 80086ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80086ce:	f043 0301 	orr.w	r3, r3, #1
 80086d2:	6013      	str	r3, [r2, #0]
  if (hpcd->Init.low_power_enable)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d005      	beq.n	80086e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80086dc:	4b04      	ldr	r3, [pc, #16]	; (80086f0 <HAL_PCD_SuspendCallback+0x48>)
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	4a03      	ldr	r2, [pc, #12]	; (80086f0 <HAL_PCD_SuspendCallback+0x48>)
 80086e2:	f043 0306 	orr.w	r3, r3, #6
 80086e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80086e8:	bf00      	nop
 80086ea:	3708      	adds	r7, #8
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}
 80086f0:	e000ed00 	.word	0xe000ed00

080086f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008702:	4618      	mov	r0, r3
 8008704:	f7fe fe96 	bl	8007434 <USBD_LL_Resume>
}
 8008708:	bf00      	nop
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	460b      	mov	r3, r1
 800871a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008722:	78fa      	ldrb	r2, [r7, #3]
 8008724:	4611      	mov	r1, r2
 8008726:	4618      	mov	r0, r3
 8008728:	f7fe febf 	bl	80074aa <USBD_LL_IsoOUTIncomplete>
}
 800872c:	bf00      	nop
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	460b      	mov	r3, r1
 800873e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008746:	78fa      	ldrb	r2, [r7, #3]
 8008748:	4611      	mov	r1, r2
 800874a:	4618      	mov	r0, r3
 800874c:	f7fe fea1 	bl	8007492 <USBD_LL_IsoINIncomplete>
}
 8008750:	bf00      	nop
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008766:	4618      	mov	r0, r3
 8008768:	f7fe feab 	bl	80074c2 <USBD_LL_DevConnected>
}
 800876c:	bf00      	nop
 800876e:	3708      	adds	r7, #8
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b082      	sub	sp, #8
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008782:	4618      	mov	r0, r3
 8008784:	f7fe fea7 	bl	80074d6 <USBD_LL_DevDisconnected>
}
 8008788:	bf00      	nop
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d133      	bne.n	8008808 <USBD_LL_Init+0x78>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80087a0:	4a1c      	ldr	r2, [pc, #112]	; (8008814 <USBD_LL_Init+0x84>)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a1a      	ldr	r2, [pc, #104]	; (8008814 <USBD_LL_Init+0x84>)
 80087ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80087b0:	4b18      	ldr	r3, [pc, #96]	; (8008814 <USBD_LL_Init+0x84>)
 80087b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80087b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80087b8:	4b16      	ldr	r3, [pc, #88]	; (8008814 <USBD_LL_Init+0x84>)
 80087ba:	2204      	movs	r2, #4
 80087bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80087be:	4b15      	ldr	r3, [pc, #84]	; (8008814 <USBD_LL_Init+0x84>)
 80087c0:	2202      	movs	r2, #2
 80087c2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80087c4:	4b13      	ldr	r3, [pc, #76]	; (8008814 <USBD_LL_Init+0x84>)
 80087c6:	2202      	movs	r2, #2
 80087c8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80087ca:	4b12      	ldr	r3, [pc, #72]	; (8008814 <USBD_LL_Init+0x84>)
 80087cc:	2200      	movs	r2, #0
 80087ce:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80087d0:	4b10      	ldr	r3, [pc, #64]	; (8008814 <USBD_LL_Init+0x84>)
 80087d2:	2200      	movs	r2, #0
 80087d4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80087d6:	4b0f      	ldr	r3, [pc, #60]	; (8008814 <USBD_LL_Init+0x84>)
 80087d8:	2201      	movs	r2, #1
 80087da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80087dc:	480d      	ldr	r0, [pc, #52]	; (8008814 <USBD_LL_Init+0x84>)
 80087de:	f7f9 ffe8 	bl	80027b2 <HAL_PCD_Init>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d001      	beq.n	80087ec <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 80087e8:	f7f8 fefc 	bl	80015e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80087ec:	2180      	movs	r1, #128	; 0x80
 80087ee:	4809      	ldr	r0, [pc, #36]	; (8008814 <USBD_LL_Init+0x84>)
 80087f0:	f7fb f900 	bl	80039f4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80087f4:	2240      	movs	r2, #64	; 0x40
 80087f6:	2100      	movs	r1, #0
 80087f8:	4806      	ldr	r0, [pc, #24]	; (8008814 <USBD_LL_Init+0x84>)
 80087fa:	f7fb f8b5 	bl	8003968 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80087fe:	2280      	movs	r2, #128	; 0x80
 8008800:	2101      	movs	r1, #1
 8008802:	4804      	ldr	r0, [pc, #16]	; (8008814 <USBD_LL_Init+0x84>)
 8008804:	f7fb f8b0 	bl	8003968 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	200010a0 	.word	0x200010a0

08008818 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008820:	2300      	movs	r3, #0
 8008822:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008824:	2300      	movs	r3, #0
 8008826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800882e:	4618      	mov	r0, r3
 8008830:	f7fa f8dc 	bl	80029ec <HAL_PCD_Start>
 8008834:	4603      	mov	r3, r0
 8008836:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	4618      	mov	r0, r3
 800883c:	f000 f944 	bl	8008ac8 <USBD_Get_USB_Status>
 8008840:	4603      	mov	r3, r0
 8008842:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008844:	7bbb      	ldrb	r3, [r7, #14]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b084      	sub	sp, #16
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	4608      	mov	r0, r1
 8008858:	4611      	mov	r1, r2
 800885a:	461a      	mov	r2, r3
 800885c:	4603      	mov	r3, r0
 800885e:	70fb      	strb	r3, [r7, #3]
 8008860:	460b      	mov	r3, r1
 8008862:	70bb      	strb	r3, [r7, #2]
 8008864:	4613      	mov	r3, r2
 8008866:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008876:	78bb      	ldrb	r3, [r7, #2]
 8008878:	883a      	ldrh	r2, [r7, #0]
 800887a:	78f9      	ldrb	r1, [r7, #3]
 800887c:	f7fa fd55 	bl	800332a <HAL_PCD_EP_Open>
 8008880:	4603      	mov	r3, r0
 8008882:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008884:	7bfb      	ldrb	r3, [r7, #15]
 8008886:	4618      	mov	r0, r3
 8008888:	f000 f91e 	bl	8008ac8 <USBD_Get_USB_Status>
 800888c:	4603      	mov	r3, r0
 800888e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008890:	7bbb      	ldrb	r3, [r7, #14]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b084      	sub	sp, #16
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	460b      	mov	r3, r1
 80088a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088a6:	2300      	movs	r3, #0
 80088a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088aa:	2300      	movs	r3, #0
 80088ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088b4:	78fa      	ldrb	r2, [r7, #3]
 80088b6:	4611      	mov	r1, r2
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7fa fd9e 	bl	80033fa <HAL_PCD_EP_Close>
 80088be:	4603      	mov	r3, r0
 80088c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 f8ff 	bl	8008ac8 <USBD_Get_USB_Status>
 80088ca:	4603      	mov	r3, r0
 80088cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	460b      	mov	r3, r1
 80088e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088e4:	2300      	movs	r3, #0
 80088e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088e8:	2300      	movs	r3, #0
 80088ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088f2:	78fa      	ldrb	r2, [r7, #3]
 80088f4:	4611      	mov	r1, r2
 80088f6:	4618      	mov	r0, r3
 80088f8:	f7fa fe43 	bl	8003582 <HAL_PCD_EP_SetStall>
 80088fc:	4603      	mov	r3, r0
 80088fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008900:	7bfb      	ldrb	r3, [r7, #15]
 8008902:	4618      	mov	r0, r3
 8008904:	f000 f8e0 	bl	8008ac8 <USBD_Get_USB_Status>
 8008908:	4603      	mov	r3, r0
 800890a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800890c:	7bbb      	ldrb	r3, [r7, #14]
}
 800890e:	4618      	mov	r0, r3
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b084      	sub	sp, #16
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
 800891e:	460b      	mov	r3, r1
 8008920:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008926:	2300      	movs	r3, #0
 8008928:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008930:	78fa      	ldrb	r2, [r7, #3]
 8008932:	4611      	mov	r1, r2
 8008934:	4618      	mov	r0, r3
 8008936:	f7fa fe86 	bl	8003646 <HAL_PCD_EP_ClrStall>
 800893a:	4603      	mov	r3, r0
 800893c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800893e:	7bfb      	ldrb	r3, [r7, #15]
 8008940:	4618      	mov	r0, r3
 8008942:	f000 f8c1 	bl	8008ac8 <USBD_Get_USB_Status>
 8008946:	4603      	mov	r3, r0
 8008948:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800894a:	7bbb      	ldrb	r3, [r7, #14]
}
 800894c:	4618      	mov	r0, r3
 800894e:	3710      	adds	r7, #16
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008954:	b480      	push	{r7}
 8008956:	b085      	sub	sp, #20
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	460b      	mov	r3, r1
 800895e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008966:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800896c:	2b00      	cmp	r3, #0
 800896e:	da0b      	bge.n	8008988 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008970:	78fb      	ldrb	r3, [r7, #3]
 8008972:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008976:	68f9      	ldr	r1, [r7, #12]
 8008978:	4613      	mov	r3, r2
 800897a:	00db      	lsls	r3, r3, #3
 800897c:	4413      	add	r3, r2
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	440b      	add	r3, r1
 8008982:	333e      	adds	r3, #62	; 0x3e
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	e00b      	b.n	80089a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008988:	78fb      	ldrb	r3, [r7, #3]
 800898a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800898e:	68f9      	ldr	r1, [r7, #12]
 8008990:	4613      	mov	r3, r2
 8008992:	00db      	lsls	r3, r3, #3
 8008994:	4413      	add	r3, r2
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	440b      	add	r3, r1
 800899a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800899e:	781b      	ldrb	r3, [r3, #0]
  }
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bc80      	pop	{r7}
 80089a8:	4770      	bx	lr

080089aa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
 80089b2:	460b      	mov	r3, r1
 80089b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80089c4:	78fa      	ldrb	r2, [r7, #3]
 80089c6:	4611      	mov	r1, r2
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7fa fc89 	bl	80032e0 <HAL_PCD_SetAddress>
 80089ce:	4603      	mov	r3, r0
 80089d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089d2:	7bfb      	ldrb	r3, [r7, #15]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f000 f877 	bl	8008ac8 <USBD_Get_USB_Status>
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089de:	7bbb      	ldrb	r3, [r7, #14]
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b086      	sub	sp, #24
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	607a      	str	r2, [r7, #4]
 80089f2:	461a      	mov	r2, r3
 80089f4:	460b      	mov	r3, r1
 80089f6:	72fb      	strb	r3, [r7, #11]
 80089f8:	4613      	mov	r3, r2
 80089fa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a00:	2300      	movs	r3, #0
 8008a02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008a0a:	893b      	ldrh	r3, [r7, #8]
 8008a0c:	7af9      	ldrb	r1, [r7, #11]
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	f7fa fd86 	bl	8003520 <HAL_PCD_EP_Transmit>
 8008a14:	4603      	mov	r3, r0
 8008a16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a18:	7dfb      	ldrb	r3, [r7, #23]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 f854 	bl	8008ac8 <USBD_Get_USB_Status>
 8008a20:	4603      	mov	r3, r0
 8008a22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a24:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3718      	adds	r7, #24
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b086      	sub	sp, #24
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	60f8      	str	r0, [r7, #12]
 8008a36:	607a      	str	r2, [r7, #4]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	72fb      	strb	r3, [r7, #11]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a46:	2300      	movs	r3, #0
 8008a48:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008a50:	893b      	ldrh	r3, [r7, #8]
 8008a52:	7af9      	ldrb	r1, [r7, #11]
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	f7fa fd1a 	bl	800348e <HAL_PCD_EP_Receive>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a5e:	7dfb      	ldrb	r3, [r7, #23]
 8008a60:	4618      	mov	r0, r3
 8008a62:	f000 f831 	bl	8008ac8 <USBD_Get_USB_Status>
 8008a66:	4603      	mov	r3, r0
 8008a68:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a6a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3718      	adds	r7, #24
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b082      	sub	sp, #8
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008a86:	78fa      	ldrb	r2, [r7, #3]
 8008a88:	4611      	mov	r1, r2
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f7fa fd31 	bl	80034f2 <HAL_PCD_EP_GetRxCount>
 8008a90:	4603      	mov	r3, r0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008aa4:	4b02      	ldr	r3, [pc, #8]	; (8008ab0 <USBD_static_malloc+0x14>)
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	370c      	adds	r7, #12
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc80      	pop	{r7}
 8008aae:	4770      	bx	lr
 8008ab0:	200015a4 	.word	0x200015a4

08008ab4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]

}
 8008abc:	bf00      	nop
 8008abe:	370c      	adds	r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bc80      	pop	{r7}
 8008ac4:	4770      	bx	lr
	...

08008ac8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	4603      	mov	r3, r0
 8008ad0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008ad6:	79fb      	ldrb	r3, [r7, #7]
 8008ad8:	2b03      	cmp	r3, #3
 8008ada:	d817      	bhi.n	8008b0c <USBD_Get_USB_Status+0x44>
 8008adc:	a201      	add	r2, pc, #4	; (adr r2, 8008ae4 <USBD_Get_USB_Status+0x1c>)
 8008ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae2:	bf00      	nop
 8008ae4:	08008af5 	.word	0x08008af5
 8008ae8:	08008afb 	.word	0x08008afb
 8008aec:	08008b01 	.word	0x08008b01
 8008af0:	08008b07 	.word	0x08008b07
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008af4:	2300      	movs	r3, #0
 8008af6:	73fb      	strb	r3, [r7, #15]
    break;
 8008af8:	e00b      	b.n	8008b12 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008afa:	2302      	movs	r3, #2
 8008afc:	73fb      	strb	r3, [r7, #15]
    break;
 8008afe:	e008      	b.n	8008b12 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008b00:	2301      	movs	r3, #1
 8008b02:	73fb      	strb	r3, [r7, #15]
    break;
 8008b04:	e005      	b.n	8008b12 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008b06:	2302      	movs	r3, #2
 8008b08:	73fb      	strb	r3, [r7, #15]
    break;
 8008b0a:	e002      	b.n	8008b12 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	73fb      	strb	r3, [r7, #15]
    break;
 8008b10:	bf00      	nop
  }
  return usb_status;
 8008b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3714      	adds	r7, #20
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bc80      	pop	{r7}
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop

08008b20 <siprintf>:
 8008b20:	b40e      	push	{r1, r2, r3}
 8008b22:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b26:	b500      	push	{lr}
 8008b28:	b09c      	sub	sp, #112	; 0x70
 8008b2a:	ab1d      	add	r3, sp, #116	; 0x74
 8008b2c:	9002      	str	r0, [sp, #8]
 8008b2e:	9006      	str	r0, [sp, #24]
 8008b30:	9107      	str	r1, [sp, #28]
 8008b32:	9104      	str	r1, [sp, #16]
 8008b34:	4808      	ldr	r0, [pc, #32]	; (8008b58 <siprintf+0x38>)
 8008b36:	4909      	ldr	r1, [pc, #36]	; (8008b5c <siprintf+0x3c>)
 8008b38:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b3c:	9105      	str	r1, [sp, #20]
 8008b3e:	6800      	ldr	r0, [r0, #0]
 8008b40:	a902      	add	r1, sp, #8
 8008b42:	9301      	str	r3, [sp, #4]
 8008b44:	f000 f9b0 	bl	8008ea8 <_svfiprintf_r>
 8008b48:	2200      	movs	r2, #0
 8008b4a:	9b02      	ldr	r3, [sp, #8]
 8008b4c:	701a      	strb	r2, [r3, #0]
 8008b4e:	b01c      	add	sp, #112	; 0x70
 8008b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b54:	b003      	add	sp, #12
 8008b56:	4770      	bx	lr
 8008b58:	200001c8 	.word	0x200001c8
 8008b5c:	ffff0208 	.word	0xffff0208

08008b60 <memset>:
 8008b60:	4603      	mov	r3, r0
 8008b62:	4402      	add	r2, r0
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d100      	bne.n	8008b6a <memset+0xa>
 8008b68:	4770      	bx	lr
 8008b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b6e:	e7f9      	b.n	8008b64 <memset+0x4>

08008b70 <strncat>:
 8008b70:	b530      	push	{r4, r5, lr}
 8008b72:	4604      	mov	r4, r0
 8008b74:	7825      	ldrb	r5, [r4, #0]
 8008b76:	4623      	mov	r3, r4
 8008b78:	3401      	adds	r4, #1
 8008b7a:	2d00      	cmp	r5, #0
 8008b7c:	d1fa      	bne.n	8008b74 <strncat+0x4>
 8008b7e:	3a01      	subs	r2, #1
 8008b80:	d304      	bcc.n	8008b8c <strncat+0x1c>
 8008b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b86:	f803 4b01 	strb.w	r4, [r3], #1
 8008b8a:	b904      	cbnz	r4, 8008b8e <strncat+0x1e>
 8008b8c:	bd30      	pop	{r4, r5, pc}
 8008b8e:	2a00      	cmp	r2, #0
 8008b90:	d1f5      	bne.n	8008b7e <strncat+0xe>
 8008b92:	701a      	strb	r2, [r3, #0]
 8008b94:	e7f3      	b.n	8008b7e <strncat+0xe>
	...

08008b98 <__errno>:
 8008b98:	4b01      	ldr	r3, [pc, #4]	; (8008ba0 <__errno+0x8>)
 8008b9a:	6818      	ldr	r0, [r3, #0]
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	200001c8 	.word	0x200001c8

08008ba4 <__libc_init_array>:
 8008ba4:	b570      	push	{r4, r5, r6, lr}
 8008ba6:	2600      	movs	r6, #0
 8008ba8:	4d0c      	ldr	r5, [pc, #48]	; (8008bdc <__libc_init_array+0x38>)
 8008baa:	4c0d      	ldr	r4, [pc, #52]	; (8008be0 <__libc_init_array+0x3c>)
 8008bac:	1b64      	subs	r4, r4, r5
 8008bae:	10a4      	asrs	r4, r4, #2
 8008bb0:	42a6      	cmp	r6, r4
 8008bb2:	d109      	bne.n	8008bc8 <__libc_init_array+0x24>
 8008bb4:	f000 fc7a 	bl	80094ac <_init>
 8008bb8:	2600      	movs	r6, #0
 8008bba:	4d0a      	ldr	r5, [pc, #40]	; (8008be4 <__libc_init_array+0x40>)
 8008bbc:	4c0a      	ldr	r4, [pc, #40]	; (8008be8 <__libc_init_array+0x44>)
 8008bbe:	1b64      	subs	r4, r4, r5
 8008bc0:	10a4      	asrs	r4, r4, #2
 8008bc2:	42a6      	cmp	r6, r4
 8008bc4:	d105      	bne.n	8008bd2 <__libc_init_array+0x2e>
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bcc:	4798      	blx	r3
 8008bce:	3601      	adds	r6, #1
 8008bd0:	e7ee      	b.n	8008bb0 <__libc_init_array+0xc>
 8008bd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bd6:	4798      	blx	r3
 8008bd8:	3601      	adds	r6, #1
 8008bda:	e7f2      	b.n	8008bc2 <__libc_init_array+0x1e>
 8008bdc:	080099cc 	.word	0x080099cc
 8008be0:	080099cc 	.word	0x080099cc
 8008be4:	080099cc 	.word	0x080099cc
 8008be8:	080099d0 	.word	0x080099d0

08008bec <__retarget_lock_acquire_recursive>:
 8008bec:	4770      	bx	lr

08008bee <__retarget_lock_release_recursive>:
 8008bee:	4770      	bx	lr

08008bf0 <memcpy>:
 8008bf0:	440a      	add	r2, r1
 8008bf2:	4291      	cmp	r1, r2
 8008bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bf8:	d100      	bne.n	8008bfc <memcpy+0xc>
 8008bfa:	4770      	bx	lr
 8008bfc:	b510      	push	{r4, lr}
 8008bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c02:	4291      	cmp	r1, r2
 8008c04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c08:	d1f9      	bne.n	8008bfe <memcpy+0xe>
 8008c0a:	bd10      	pop	{r4, pc}

08008c0c <_free_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	4605      	mov	r5, r0
 8008c10:	2900      	cmp	r1, #0
 8008c12:	d040      	beq.n	8008c96 <_free_r+0x8a>
 8008c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c18:	1f0c      	subs	r4, r1, #4
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	bfb8      	it	lt
 8008c1e:	18e4      	addlt	r4, r4, r3
 8008c20:	f000 f8dc 	bl	8008ddc <__malloc_lock>
 8008c24:	4a1c      	ldr	r2, [pc, #112]	; (8008c98 <_free_r+0x8c>)
 8008c26:	6813      	ldr	r3, [r2, #0]
 8008c28:	b933      	cbnz	r3, 8008c38 <_free_r+0x2c>
 8008c2a:	6063      	str	r3, [r4, #4]
 8008c2c:	6014      	str	r4, [r2, #0]
 8008c2e:	4628      	mov	r0, r5
 8008c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c34:	f000 b8d8 	b.w	8008de8 <__malloc_unlock>
 8008c38:	42a3      	cmp	r3, r4
 8008c3a:	d908      	bls.n	8008c4e <_free_r+0x42>
 8008c3c:	6820      	ldr	r0, [r4, #0]
 8008c3e:	1821      	adds	r1, r4, r0
 8008c40:	428b      	cmp	r3, r1
 8008c42:	bf01      	itttt	eq
 8008c44:	6819      	ldreq	r1, [r3, #0]
 8008c46:	685b      	ldreq	r3, [r3, #4]
 8008c48:	1809      	addeq	r1, r1, r0
 8008c4a:	6021      	streq	r1, [r4, #0]
 8008c4c:	e7ed      	b.n	8008c2a <_free_r+0x1e>
 8008c4e:	461a      	mov	r2, r3
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	b10b      	cbz	r3, 8008c58 <_free_r+0x4c>
 8008c54:	42a3      	cmp	r3, r4
 8008c56:	d9fa      	bls.n	8008c4e <_free_r+0x42>
 8008c58:	6811      	ldr	r1, [r2, #0]
 8008c5a:	1850      	adds	r0, r2, r1
 8008c5c:	42a0      	cmp	r0, r4
 8008c5e:	d10b      	bne.n	8008c78 <_free_r+0x6c>
 8008c60:	6820      	ldr	r0, [r4, #0]
 8008c62:	4401      	add	r1, r0
 8008c64:	1850      	adds	r0, r2, r1
 8008c66:	4283      	cmp	r3, r0
 8008c68:	6011      	str	r1, [r2, #0]
 8008c6a:	d1e0      	bne.n	8008c2e <_free_r+0x22>
 8008c6c:	6818      	ldr	r0, [r3, #0]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	4408      	add	r0, r1
 8008c72:	6010      	str	r0, [r2, #0]
 8008c74:	6053      	str	r3, [r2, #4]
 8008c76:	e7da      	b.n	8008c2e <_free_r+0x22>
 8008c78:	d902      	bls.n	8008c80 <_free_r+0x74>
 8008c7a:	230c      	movs	r3, #12
 8008c7c:	602b      	str	r3, [r5, #0]
 8008c7e:	e7d6      	b.n	8008c2e <_free_r+0x22>
 8008c80:	6820      	ldr	r0, [r4, #0]
 8008c82:	1821      	adds	r1, r4, r0
 8008c84:	428b      	cmp	r3, r1
 8008c86:	bf01      	itttt	eq
 8008c88:	6819      	ldreq	r1, [r3, #0]
 8008c8a:	685b      	ldreq	r3, [r3, #4]
 8008c8c:	1809      	addeq	r1, r1, r0
 8008c8e:	6021      	streq	r1, [r4, #0]
 8008c90:	6063      	str	r3, [r4, #4]
 8008c92:	6054      	str	r4, [r2, #4]
 8008c94:	e7cb      	b.n	8008c2e <_free_r+0x22>
 8008c96:	bd38      	pop	{r3, r4, r5, pc}
 8008c98:	20001904 	.word	0x20001904

08008c9c <sbrk_aligned>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	4e0e      	ldr	r6, [pc, #56]	; (8008cd8 <sbrk_aligned+0x3c>)
 8008ca0:	460c      	mov	r4, r1
 8008ca2:	6831      	ldr	r1, [r6, #0]
 8008ca4:	4605      	mov	r5, r0
 8008ca6:	b911      	cbnz	r1, 8008cae <sbrk_aligned+0x12>
 8008ca8:	f000 fbaa 	bl	8009400 <_sbrk_r>
 8008cac:	6030      	str	r0, [r6, #0]
 8008cae:	4621      	mov	r1, r4
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	f000 fba5 	bl	8009400 <_sbrk_r>
 8008cb6:	1c43      	adds	r3, r0, #1
 8008cb8:	d00a      	beq.n	8008cd0 <sbrk_aligned+0x34>
 8008cba:	1cc4      	adds	r4, r0, #3
 8008cbc:	f024 0403 	bic.w	r4, r4, #3
 8008cc0:	42a0      	cmp	r0, r4
 8008cc2:	d007      	beq.n	8008cd4 <sbrk_aligned+0x38>
 8008cc4:	1a21      	subs	r1, r4, r0
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	f000 fb9a 	bl	8009400 <_sbrk_r>
 8008ccc:	3001      	adds	r0, #1
 8008cce:	d101      	bne.n	8008cd4 <sbrk_aligned+0x38>
 8008cd0:	f04f 34ff 	mov.w	r4, #4294967295
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	bd70      	pop	{r4, r5, r6, pc}
 8008cd8:	20001908 	.word	0x20001908

08008cdc <_malloc_r>:
 8008cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce0:	1ccd      	adds	r5, r1, #3
 8008ce2:	f025 0503 	bic.w	r5, r5, #3
 8008ce6:	3508      	adds	r5, #8
 8008ce8:	2d0c      	cmp	r5, #12
 8008cea:	bf38      	it	cc
 8008cec:	250c      	movcc	r5, #12
 8008cee:	2d00      	cmp	r5, #0
 8008cf0:	4607      	mov	r7, r0
 8008cf2:	db01      	blt.n	8008cf8 <_malloc_r+0x1c>
 8008cf4:	42a9      	cmp	r1, r5
 8008cf6:	d905      	bls.n	8008d04 <_malloc_r+0x28>
 8008cf8:	230c      	movs	r3, #12
 8008cfa:	2600      	movs	r6, #0
 8008cfc:	603b      	str	r3, [r7, #0]
 8008cfe:	4630      	mov	r0, r6
 8008d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008dd8 <_malloc_r+0xfc>
 8008d08:	f000 f868 	bl	8008ddc <__malloc_lock>
 8008d0c:	f8d8 3000 	ldr.w	r3, [r8]
 8008d10:	461c      	mov	r4, r3
 8008d12:	bb5c      	cbnz	r4, 8008d6c <_malloc_r+0x90>
 8008d14:	4629      	mov	r1, r5
 8008d16:	4638      	mov	r0, r7
 8008d18:	f7ff ffc0 	bl	8008c9c <sbrk_aligned>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	4604      	mov	r4, r0
 8008d20:	d155      	bne.n	8008dce <_malloc_r+0xf2>
 8008d22:	f8d8 4000 	ldr.w	r4, [r8]
 8008d26:	4626      	mov	r6, r4
 8008d28:	2e00      	cmp	r6, #0
 8008d2a:	d145      	bne.n	8008db8 <_malloc_r+0xdc>
 8008d2c:	2c00      	cmp	r4, #0
 8008d2e:	d048      	beq.n	8008dc2 <_malloc_r+0xe6>
 8008d30:	6823      	ldr	r3, [r4, #0]
 8008d32:	4631      	mov	r1, r6
 8008d34:	4638      	mov	r0, r7
 8008d36:	eb04 0903 	add.w	r9, r4, r3
 8008d3a:	f000 fb61 	bl	8009400 <_sbrk_r>
 8008d3e:	4581      	cmp	r9, r0
 8008d40:	d13f      	bne.n	8008dc2 <_malloc_r+0xe6>
 8008d42:	6821      	ldr	r1, [r4, #0]
 8008d44:	4638      	mov	r0, r7
 8008d46:	1a6d      	subs	r5, r5, r1
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7ff ffa7 	bl	8008c9c <sbrk_aligned>
 8008d4e:	3001      	adds	r0, #1
 8008d50:	d037      	beq.n	8008dc2 <_malloc_r+0xe6>
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	442b      	add	r3, r5
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	f8d8 3000 	ldr.w	r3, [r8]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d038      	beq.n	8008dd2 <_malloc_r+0xf6>
 8008d60:	685a      	ldr	r2, [r3, #4]
 8008d62:	42a2      	cmp	r2, r4
 8008d64:	d12b      	bne.n	8008dbe <_malloc_r+0xe2>
 8008d66:	2200      	movs	r2, #0
 8008d68:	605a      	str	r2, [r3, #4]
 8008d6a:	e00f      	b.n	8008d8c <_malloc_r+0xb0>
 8008d6c:	6822      	ldr	r2, [r4, #0]
 8008d6e:	1b52      	subs	r2, r2, r5
 8008d70:	d41f      	bmi.n	8008db2 <_malloc_r+0xd6>
 8008d72:	2a0b      	cmp	r2, #11
 8008d74:	d917      	bls.n	8008da6 <_malloc_r+0xca>
 8008d76:	1961      	adds	r1, r4, r5
 8008d78:	42a3      	cmp	r3, r4
 8008d7a:	6025      	str	r5, [r4, #0]
 8008d7c:	bf18      	it	ne
 8008d7e:	6059      	strne	r1, [r3, #4]
 8008d80:	6863      	ldr	r3, [r4, #4]
 8008d82:	bf08      	it	eq
 8008d84:	f8c8 1000 	streq.w	r1, [r8]
 8008d88:	5162      	str	r2, [r4, r5]
 8008d8a:	604b      	str	r3, [r1, #4]
 8008d8c:	4638      	mov	r0, r7
 8008d8e:	f104 060b 	add.w	r6, r4, #11
 8008d92:	f000 f829 	bl	8008de8 <__malloc_unlock>
 8008d96:	f026 0607 	bic.w	r6, r6, #7
 8008d9a:	1d23      	adds	r3, r4, #4
 8008d9c:	1af2      	subs	r2, r6, r3
 8008d9e:	d0ae      	beq.n	8008cfe <_malloc_r+0x22>
 8008da0:	1b9b      	subs	r3, r3, r6
 8008da2:	50a3      	str	r3, [r4, r2]
 8008da4:	e7ab      	b.n	8008cfe <_malloc_r+0x22>
 8008da6:	42a3      	cmp	r3, r4
 8008da8:	6862      	ldr	r2, [r4, #4]
 8008daa:	d1dd      	bne.n	8008d68 <_malloc_r+0x8c>
 8008dac:	f8c8 2000 	str.w	r2, [r8]
 8008db0:	e7ec      	b.n	8008d8c <_malloc_r+0xb0>
 8008db2:	4623      	mov	r3, r4
 8008db4:	6864      	ldr	r4, [r4, #4]
 8008db6:	e7ac      	b.n	8008d12 <_malloc_r+0x36>
 8008db8:	4634      	mov	r4, r6
 8008dba:	6876      	ldr	r6, [r6, #4]
 8008dbc:	e7b4      	b.n	8008d28 <_malloc_r+0x4c>
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	e7cc      	b.n	8008d5c <_malloc_r+0x80>
 8008dc2:	230c      	movs	r3, #12
 8008dc4:	4638      	mov	r0, r7
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	f000 f80e 	bl	8008de8 <__malloc_unlock>
 8008dcc:	e797      	b.n	8008cfe <_malloc_r+0x22>
 8008dce:	6025      	str	r5, [r4, #0]
 8008dd0:	e7dc      	b.n	8008d8c <_malloc_r+0xb0>
 8008dd2:	605b      	str	r3, [r3, #4]
 8008dd4:	deff      	udf	#255	; 0xff
 8008dd6:	bf00      	nop
 8008dd8:	20001904 	.word	0x20001904

08008ddc <__malloc_lock>:
 8008ddc:	4801      	ldr	r0, [pc, #4]	; (8008de4 <__malloc_lock+0x8>)
 8008dde:	f7ff bf05 	b.w	8008bec <__retarget_lock_acquire_recursive>
 8008de2:	bf00      	nop
 8008de4:	20001900 	.word	0x20001900

08008de8 <__malloc_unlock>:
 8008de8:	4801      	ldr	r0, [pc, #4]	; (8008df0 <__malloc_unlock+0x8>)
 8008dea:	f7ff bf00 	b.w	8008bee <__retarget_lock_release_recursive>
 8008dee:	bf00      	nop
 8008df0:	20001900 	.word	0x20001900

08008df4 <__ssputs_r>:
 8008df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df8:	461f      	mov	r7, r3
 8008dfa:	688e      	ldr	r6, [r1, #8]
 8008dfc:	4682      	mov	sl, r0
 8008dfe:	42be      	cmp	r6, r7
 8008e00:	460c      	mov	r4, r1
 8008e02:	4690      	mov	r8, r2
 8008e04:	680b      	ldr	r3, [r1, #0]
 8008e06:	d82c      	bhi.n	8008e62 <__ssputs_r+0x6e>
 8008e08:	898a      	ldrh	r2, [r1, #12]
 8008e0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008e0e:	d026      	beq.n	8008e5e <__ssputs_r+0x6a>
 8008e10:	6965      	ldr	r5, [r4, #20]
 8008e12:	6909      	ldr	r1, [r1, #16]
 8008e14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e18:	eba3 0901 	sub.w	r9, r3, r1
 8008e1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e20:	1c7b      	adds	r3, r7, #1
 8008e22:	444b      	add	r3, r9
 8008e24:	106d      	asrs	r5, r5, #1
 8008e26:	429d      	cmp	r5, r3
 8008e28:	bf38      	it	cc
 8008e2a:	461d      	movcc	r5, r3
 8008e2c:	0553      	lsls	r3, r2, #21
 8008e2e:	d527      	bpl.n	8008e80 <__ssputs_r+0x8c>
 8008e30:	4629      	mov	r1, r5
 8008e32:	f7ff ff53 	bl	8008cdc <_malloc_r>
 8008e36:	4606      	mov	r6, r0
 8008e38:	b360      	cbz	r0, 8008e94 <__ssputs_r+0xa0>
 8008e3a:	464a      	mov	r2, r9
 8008e3c:	6921      	ldr	r1, [r4, #16]
 8008e3e:	f7ff fed7 	bl	8008bf0 <memcpy>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e4c:	81a3      	strh	r3, [r4, #12]
 8008e4e:	6126      	str	r6, [r4, #16]
 8008e50:	444e      	add	r6, r9
 8008e52:	6026      	str	r6, [r4, #0]
 8008e54:	463e      	mov	r6, r7
 8008e56:	6165      	str	r5, [r4, #20]
 8008e58:	eba5 0509 	sub.w	r5, r5, r9
 8008e5c:	60a5      	str	r5, [r4, #8]
 8008e5e:	42be      	cmp	r6, r7
 8008e60:	d900      	bls.n	8008e64 <__ssputs_r+0x70>
 8008e62:	463e      	mov	r6, r7
 8008e64:	4632      	mov	r2, r6
 8008e66:	4641      	mov	r1, r8
 8008e68:	6820      	ldr	r0, [r4, #0]
 8008e6a:	f000 faaf 	bl	80093cc <memmove>
 8008e6e:	2000      	movs	r0, #0
 8008e70:	68a3      	ldr	r3, [r4, #8]
 8008e72:	1b9b      	subs	r3, r3, r6
 8008e74:	60a3      	str	r3, [r4, #8]
 8008e76:	6823      	ldr	r3, [r4, #0]
 8008e78:	4433      	add	r3, r6
 8008e7a:	6023      	str	r3, [r4, #0]
 8008e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e80:	462a      	mov	r2, r5
 8008e82:	f000 fadb 	bl	800943c <_realloc_r>
 8008e86:	4606      	mov	r6, r0
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d1e0      	bne.n	8008e4e <__ssputs_r+0x5a>
 8008e8c:	4650      	mov	r0, sl
 8008e8e:	6921      	ldr	r1, [r4, #16]
 8008e90:	f7ff febc 	bl	8008c0c <_free_r>
 8008e94:	230c      	movs	r3, #12
 8008e96:	f8ca 3000 	str.w	r3, [sl]
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ea4:	81a3      	strh	r3, [r4, #12]
 8008ea6:	e7e9      	b.n	8008e7c <__ssputs_r+0x88>

08008ea8 <_svfiprintf_r>:
 8008ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eac:	4698      	mov	r8, r3
 8008eae:	898b      	ldrh	r3, [r1, #12]
 8008eb0:	4607      	mov	r7, r0
 8008eb2:	061b      	lsls	r3, r3, #24
 8008eb4:	460d      	mov	r5, r1
 8008eb6:	4614      	mov	r4, r2
 8008eb8:	b09d      	sub	sp, #116	; 0x74
 8008eba:	d50e      	bpl.n	8008eda <_svfiprintf_r+0x32>
 8008ebc:	690b      	ldr	r3, [r1, #16]
 8008ebe:	b963      	cbnz	r3, 8008eda <_svfiprintf_r+0x32>
 8008ec0:	2140      	movs	r1, #64	; 0x40
 8008ec2:	f7ff ff0b 	bl	8008cdc <_malloc_r>
 8008ec6:	6028      	str	r0, [r5, #0]
 8008ec8:	6128      	str	r0, [r5, #16]
 8008eca:	b920      	cbnz	r0, 8008ed6 <_svfiprintf_r+0x2e>
 8008ecc:	230c      	movs	r3, #12
 8008ece:	603b      	str	r3, [r7, #0]
 8008ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed4:	e0d0      	b.n	8009078 <_svfiprintf_r+0x1d0>
 8008ed6:	2340      	movs	r3, #64	; 0x40
 8008ed8:	616b      	str	r3, [r5, #20]
 8008eda:	2300      	movs	r3, #0
 8008edc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ede:	2320      	movs	r3, #32
 8008ee0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ee4:	2330      	movs	r3, #48	; 0x30
 8008ee6:	f04f 0901 	mov.w	r9, #1
 8008eea:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eee:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009090 <_svfiprintf_r+0x1e8>
 8008ef2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ef6:	4623      	mov	r3, r4
 8008ef8:	469a      	mov	sl, r3
 8008efa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008efe:	b10a      	cbz	r2, 8008f04 <_svfiprintf_r+0x5c>
 8008f00:	2a25      	cmp	r2, #37	; 0x25
 8008f02:	d1f9      	bne.n	8008ef8 <_svfiprintf_r+0x50>
 8008f04:	ebba 0b04 	subs.w	fp, sl, r4
 8008f08:	d00b      	beq.n	8008f22 <_svfiprintf_r+0x7a>
 8008f0a:	465b      	mov	r3, fp
 8008f0c:	4622      	mov	r2, r4
 8008f0e:	4629      	mov	r1, r5
 8008f10:	4638      	mov	r0, r7
 8008f12:	f7ff ff6f 	bl	8008df4 <__ssputs_r>
 8008f16:	3001      	adds	r0, #1
 8008f18:	f000 80a9 	beq.w	800906e <_svfiprintf_r+0x1c6>
 8008f1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f1e:	445a      	add	r2, fp
 8008f20:	9209      	str	r2, [sp, #36]	; 0x24
 8008f22:	f89a 3000 	ldrb.w	r3, [sl]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	f000 80a1 	beq.w	800906e <_svfiprintf_r+0x1c6>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f36:	f10a 0a01 	add.w	sl, sl, #1
 8008f3a:	9304      	str	r3, [sp, #16]
 8008f3c:	9307      	str	r3, [sp, #28]
 8008f3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f42:	931a      	str	r3, [sp, #104]	; 0x68
 8008f44:	4654      	mov	r4, sl
 8008f46:	2205      	movs	r2, #5
 8008f48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f4c:	4850      	ldr	r0, [pc, #320]	; (8009090 <_svfiprintf_r+0x1e8>)
 8008f4e:	f000 fa67 	bl	8009420 <memchr>
 8008f52:	9a04      	ldr	r2, [sp, #16]
 8008f54:	b9d8      	cbnz	r0, 8008f8e <_svfiprintf_r+0xe6>
 8008f56:	06d0      	lsls	r0, r2, #27
 8008f58:	bf44      	itt	mi
 8008f5a:	2320      	movmi	r3, #32
 8008f5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f60:	0711      	lsls	r1, r2, #28
 8008f62:	bf44      	itt	mi
 8008f64:	232b      	movmi	r3, #43	; 0x2b
 8008f66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6e:	2b2a      	cmp	r3, #42	; 0x2a
 8008f70:	d015      	beq.n	8008f9e <_svfiprintf_r+0xf6>
 8008f72:	4654      	mov	r4, sl
 8008f74:	2000      	movs	r0, #0
 8008f76:	f04f 0c0a 	mov.w	ip, #10
 8008f7a:	9a07      	ldr	r2, [sp, #28]
 8008f7c:	4621      	mov	r1, r4
 8008f7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f82:	3b30      	subs	r3, #48	; 0x30
 8008f84:	2b09      	cmp	r3, #9
 8008f86:	d94d      	bls.n	8009024 <_svfiprintf_r+0x17c>
 8008f88:	b1b0      	cbz	r0, 8008fb8 <_svfiprintf_r+0x110>
 8008f8a:	9207      	str	r2, [sp, #28]
 8008f8c:	e014      	b.n	8008fb8 <_svfiprintf_r+0x110>
 8008f8e:	eba0 0308 	sub.w	r3, r0, r8
 8008f92:	fa09 f303 	lsl.w	r3, r9, r3
 8008f96:	4313      	orrs	r3, r2
 8008f98:	46a2      	mov	sl, r4
 8008f9a:	9304      	str	r3, [sp, #16]
 8008f9c:	e7d2      	b.n	8008f44 <_svfiprintf_r+0x9c>
 8008f9e:	9b03      	ldr	r3, [sp, #12]
 8008fa0:	1d19      	adds	r1, r3, #4
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	9103      	str	r1, [sp, #12]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	bfbb      	ittet	lt
 8008faa:	425b      	neglt	r3, r3
 8008fac:	f042 0202 	orrlt.w	r2, r2, #2
 8008fb0:	9307      	strge	r3, [sp, #28]
 8008fb2:	9307      	strlt	r3, [sp, #28]
 8008fb4:	bfb8      	it	lt
 8008fb6:	9204      	strlt	r2, [sp, #16]
 8008fb8:	7823      	ldrb	r3, [r4, #0]
 8008fba:	2b2e      	cmp	r3, #46	; 0x2e
 8008fbc:	d10c      	bne.n	8008fd8 <_svfiprintf_r+0x130>
 8008fbe:	7863      	ldrb	r3, [r4, #1]
 8008fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8008fc2:	d134      	bne.n	800902e <_svfiprintf_r+0x186>
 8008fc4:	9b03      	ldr	r3, [sp, #12]
 8008fc6:	3402      	adds	r4, #2
 8008fc8:	1d1a      	adds	r2, r3, #4
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	9203      	str	r2, [sp, #12]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	bfb8      	it	lt
 8008fd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008fd6:	9305      	str	r3, [sp, #20]
 8008fd8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009094 <_svfiprintf_r+0x1ec>
 8008fdc:	2203      	movs	r2, #3
 8008fde:	4650      	mov	r0, sl
 8008fe0:	7821      	ldrb	r1, [r4, #0]
 8008fe2:	f000 fa1d 	bl	8009420 <memchr>
 8008fe6:	b138      	cbz	r0, 8008ff8 <_svfiprintf_r+0x150>
 8008fe8:	2240      	movs	r2, #64	; 0x40
 8008fea:	9b04      	ldr	r3, [sp, #16]
 8008fec:	eba0 000a 	sub.w	r0, r0, sl
 8008ff0:	4082      	lsls	r2, r0
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	3401      	adds	r4, #1
 8008ff6:	9304      	str	r3, [sp, #16]
 8008ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ffc:	2206      	movs	r2, #6
 8008ffe:	4826      	ldr	r0, [pc, #152]	; (8009098 <_svfiprintf_r+0x1f0>)
 8009000:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009004:	f000 fa0c 	bl	8009420 <memchr>
 8009008:	2800      	cmp	r0, #0
 800900a:	d038      	beq.n	800907e <_svfiprintf_r+0x1d6>
 800900c:	4b23      	ldr	r3, [pc, #140]	; (800909c <_svfiprintf_r+0x1f4>)
 800900e:	bb1b      	cbnz	r3, 8009058 <_svfiprintf_r+0x1b0>
 8009010:	9b03      	ldr	r3, [sp, #12]
 8009012:	3307      	adds	r3, #7
 8009014:	f023 0307 	bic.w	r3, r3, #7
 8009018:	3308      	adds	r3, #8
 800901a:	9303      	str	r3, [sp, #12]
 800901c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901e:	4433      	add	r3, r6
 8009020:	9309      	str	r3, [sp, #36]	; 0x24
 8009022:	e768      	b.n	8008ef6 <_svfiprintf_r+0x4e>
 8009024:	460c      	mov	r4, r1
 8009026:	2001      	movs	r0, #1
 8009028:	fb0c 3202 	mla	r2, ip, r2, r3
 800902c:	e7a6      	b.n	8008f7c <_svfiprintf_r+0xd4>
 800902e:	2300      	movs	r3, #0
 8009030:	f04f 0c0a 	mov.w	ip, #10
 8009034:	4619      	mov	r1, r3
 8009036:	3401      	adds	r4, #1
 8009038:	9305      	str	r3, [sp, #20]
 800903a:	4620      	mov	r0, r4
 800903c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009040:	3a30      	subs	r2, #48	; 0x30
 8009042:	2a09      	cmp	r2, #9
 8009044:	d903      	bls.n	800904e <_svfiprintf_r+0x1a6>
 8009046:	2b00      	cmp	r3, #0
 8009048:	d0c6      	beq.n	8008fd8 <_svfiprintf_r+0x130>
 800904a:	9105      	str	r1, [sp, #20]
 800904c:	e7c4      	b.n	8008fd8 <_svfiprintf_r+0x130>
 800904e:	4604      	mov	r4, r0
 8009050:	2301      	movs	r3, #1
 8009052:	fb0c 2101 	mla	r1, ip, r1, r2
 8009056:	e7f0      	b.n	800903a <_svfiprintf_r+0x192>
 8009058:	ab03      	add	r3, sp, #12
 800905a:	9300      	str	r3, [sp, #0]
 800905c:	462a      	mov	r2, r5
 800905e:	4638      	mov	r0, r7
 8009060:	4b0f      	ldr	r3, [pc, #60]	; (80090a0 <_svfiprintf_r+0x1f8>)
 8009062:	a904      	add	r1, sp, #16
 8009064:	f3af 8000 	nop.w
 8009068:	1c42      	adds	r2, r0, #1
 800906a:	4606      	mov	r6, r0
 800906c:	d1d6      	bne.n	800901c <_svfiprintf_r+0x174>
 800906e:	89ab      	ldrh	r3, [r5, #12]
 8009070:	065b      	lsls	r3, r3, #25
 8009072:	f53f af2d 	bmi.w	8008ed0 <_svfiprintf_r+0x28>
 8009076:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009078:	b01d      	add	sp, #116	; 0x74
 800907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907e:	ab03      	add	r3, sp, #12
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	462a      	mov	r2, r5
 8009084:	4638      	mov	r0, r7
 8009086:	4b06      	ldr	r3, [pc, #24]	; (80090a0 <_svfiprintf_r+0x1f8>)
 8009088:	a904      	add	r1, sp, #16
 800908a:	f000 f87d 	bl	8009188 <_printf_i>
 800908e:	e7eb      	b.n	8009068 <_svfiprintf_r+0x1c0>
 8009090:	08009990 	.word	0x08009990
 8009094:	08009996 	.word	0x08009996
 8009098:	0800999a 	.word	0x0800999a
 800909c:	00000000 	.word	0x00000000
 80090a0:	08008df5 	.word	0x08008df5

080090a4 <_printf_common>:
 80090a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090a8:	4616      	mov	r6, r2
 80090aa:	4699      	mov	r9, r3
 80090ac:	688a      	ldr	r2, [r1, #8]
 80090ae:	690b      	ldr	r3, [r1, #16]
 80090b0:	4607      	mov	r7, r0
 80090b2:	4293      	cmp	r3, r2
 80090b4:	bfb8      	it	lt
 80090b6:	4613      	movlt	r3, r2
 80090b8:	6033      	str	r3, [r6, #0]
 80090ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80090be:	460c      	mov	r4, r1
 80090c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80090c4:	b10a      	cbz	r2, 80090ca <_printf_common+0x26>
 80090c6:	3301      	adds	r3, #1
 80090c8:	6033      	str	r3, [r6, #0]
 80090ca:	6823      	ldr	r3, [r4, #0]
 80090cc:	0699      	lsls	r1, r3, #26
 80090ce:	bf42      	ittt	mi
 80090d0:	6833      	ldrmi	r3, [r6, #0]
 80090d2:	3302      	addmi	r3, #2
 80090d4:	6033      	strmi	r3, [r6, #0]
 80090d6:	6825      	ldr	r5, [r4, #0]
 80090d8:	f015 0506 	ands.w	r5, r5, #6
 80090dc:	d106      	bne.n	80090ec <_printf_common+0x48>
 80090de:	f104 0a19 	add.w	sl, r4, #25
 80090e2:	68e3      	ldr	r3, [r4, #12]
 80090e4:	6832      	ldr	r2, [r6, #0]
 80090e6:	1a9b      	subs	r3, r3, r2
 80090e8:	42ab      	cmp	r3, r5
 80090ea:	dc2b      	bgt.n	8009144 <_printf_common+0xa0>
 80090ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090f0:	1e13      	subs	r3, r2, #0
 80090f2:	6822      	ldr	r2, [r4, #0]
 80090f4:	bf18      	it	ne
 80090f6:	2301      	movne	r3, #1
 80090f8:	0692      	lsls	r2, r2, #26
 80090fa:	d430      	bmi.n	800915e <_printf_common+0xba>
 80090fc:	4649      	mov	r1, r9
 80090fe:	4638      	mov	r0, r7
 8009100:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009104:	47c0      	blx	r8
 8009106:	3001      	adds	r0, #1
 8009108:	d023      	beq.n	8009152 <_printf_common+0xae>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	6922      	ldr	r2, [r4, #16]
 800910e:	f003 0306 	and.w	r3, r3, #6
 8009112:	2b04      	cmp	r3, #4
 8009114:	bf14      	ite	ne
 8009116:	2500      	movne	r5, #0
 8009118:	6833      	ldreq	r3, [r6, #0]
 800911a:	f04f 0600 	mov.w	r6, #0
 800911e:	bf08      	it	eq
 8009120:	68e5      	ldreq	r5, [r4, #12]
 8009122:	f104 041a 	add.w	r4, r4, #26
 8009126:	bf08      	it	eq
 8009128:	1aed      	subeq	r5, r5, r3
 800912a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800912e:	bf08      	it	eq
 8009130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009134:	4293      	cmp	r3, r2
 8009136:	bfc4      	itt	gt
 8009138:	1a9b      	subgt	r3, r3, r2
 800913a:	18ed      	addgt	r5, r5, r3
 800913c:	42b5      	cmp	r5, r6
 800913e:	d11a      	bne.n	8009176 <_printf_common+0xd2>
 8009140:	2000      	movs	r0, #0
 8009142:	e008      	b.n	8009156 <_printf_common+0xb2>
 8009144:	2301      	movs	r3, #1
 8009146:	4652      	mov	r2, sl
 8009148:	4649      	mov	r1, r9
 800914a:	4638      	mov	r0, r7
 800914c:	47c0      	blx	r8
 800914e:	3001      	adds	r0, #1
 8009150:	d103      	bne.n	800915a <_printf_common+0xb6>
 8009152:	f04f 30ff 	mov.w	r0, #4294967295
 8009156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800915a:	3501      	adds	r5, #1
 800915c:	e7c1      	b.n	80090e2 <_printf_common+0x3e>
 800915e:	2030      	movs	r0, #48	; 0x30
 8009160:	18e1      	adds	r1, r4, r3
 8009162:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009166:	1c5a      	adds	r2, r3, #1
 8009168:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800916c:	4422      	add	r2, r4
 800916e:	3302      	adds	r3, #2
 8009170:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009174:	e7c2      	b.n	80090fc <_printf_common+0x58>
 8009176:	2301      	movs	r3, #1
 8009178:	4622      	mov	r2, r4
 800917a:	4649      	mov	r1, r9
 800917c:	4638      	mov	r0, r7
 800917e:	47c0      	blx	r8
 8009180:	3001      	adds	r0, #1
 8009182:	d0e6      	beq.n	8009152 <_printf_common+0xae>
 8009184:	3601      	adds	r6, #1
 8009186:	e7d9      	b.n	800913c <_printf_common+0x98>

08009188 <_printf_i>:
 8009188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800918c:	7e0f      	ldrb	r7, [r1, #24]
 800918e:	4691      	mov	r9, r2
 8009190:	2f78      	cmp	r7, #120	; 0x78
 8009192:	4680      	mov	r8, r0
 8009194:	460c      	mov	r4, r1
 8009196:	469a      	mov	sl, r3
 8009198:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800919a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800919e:	d807      	bhi.n	80091b0 <_printf_i+0x28>
 80091a0:	2f62      	cmp	r7, #98	; 0x62
 80091a2:	d80a      	bhi.n	80091ba <_printf_i+0x32>
 80091a4:	2f00      	cmp	r7, #0
 80091a6:	f000 80d5 	beq.w	8009354 <_printf_i+0x1cc>
 80091aa:	2f58      	cmp	r7, #88	; 0x58
 80091ac:	f000 80c1 	beq.w	8009332 <_printf_i+0x1aa>
 80091b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80091b8:	e03a      	b.n	8009230 <_printf_i+0xa8>
 80091ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80091be:	2b15      	cmp	r3, #21
 80091c0:	d8f6      	bhi.n	80091b0 <_printf_i+0x28>
 80091c2:	a101      	add	r1, pc, #4	; (adr r1, 80091c8 <_printf_i+0x40>)
 80091c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091c8:	08009221 	.word	0x08009221
 80091cc:	08009235 	.word	0x08009235
 80091d0:	080091b1 	.word	0x080091b1
 80091d4:	080091b1 	.word	0x080091b1
 80091d8:	080091b1 	.word	0x080091b1
 80091dc:	080091b1 	.word	0x080091b1
 80091e0:	08009235 	.word	0x08009235
 80091e4:	080091b1 	.word	0x080091b1
 80091e8:	080091b1 	.word	0x080091b1
 80091ec:	080091b1 	.word	0x080091b1
 80091f0:	080091b1 	.word	0x080091b1
 80091f4:	0800933b 	.word	0x0800933b
 80091f8:	08009261 	.word	0x08009261
 80091fc:	080092f5 	.word	0x080092f5
 8009200:	080091b1 	.word	0x080091b1
 8009204:	080091b1 	.word	0x080091b1
 8009208:	0800935d 	.word	0x0800935d
 800920c:	080091b1 	.word	0x080091b1
 8009210:	08009261 	.word	0x08009261
 8009214:	080091b1 	.word	0x080091b1
 8009218:	080091b1 	.word	0x080091b1
 800921c:	080092fd 	.word	0x080092fd
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	1d1a      	adds	r2, r3, #4
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	602a      	str	r2, [r5, #0]
 8009228:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800922c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009230:	2301      	movs	r3, #1
 8009232:	e0a0      	b.n	8009376 <_printf_i+0x1ee>
 8009234:	6820      	ldr	r0, [r4, #0]
 8009236:	682b      	ldr	r3, [r5, #0]
 8009238:	0607      	lsls	r7, r0, #24
 800923a:	f103 0104 	add.w	r1, r3, #4
 800923e:	6029      	str	r1, [r5, #0]
 8009240:	d501      	bpl.n	8009246 <_printf_i+0xbe>
 8009242:	681e      	ldr	r6, [r3, #0]
 8009244:	e003      	b.n	800924e <_printf_i+0xc6>
 8009246:	0646      	lsls	r6, r0, #25
 8009248:	d5fb      	bpl.n	8009242 <_printf_i+0xba>
 800924a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800924e:	2e00      	cmp	r6, #0
 8009250:	da03      	bge.n	800925a <_printf_i+0xd2>
 8009252:	232d      	movs	r3, #45	; 0x2d
 8009254:	4276      	negs	r6, r6
 8009256:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800925a:	230a      	movs	r3, #10
 800925c:	4859      	ldr	r0, [pc, #356]	; (80093c4 <_printf_i+0x23c>)
 800925e:	e012      	b.n	8009286 <_printf_i+0xfe>
 8009260:	682b      	ldr	r3, [r5, #0]
 8009262:	6820      	ldr	r0, [r4, #0]
 8009264:	1d19      	adds	r1, r3, #4
 8009266:	6029      	str	r1, [r5, #0]
 8009268:	0605      	lsls	r5, r0, #24
 800926a:	d501      	bpl.n	8009270 <_printf_i+0xe8>
 800926c:	681e      	ldr	r6, [r3, #0]
 800926e:	e002      	b.n	8009276 <_printf_i+0xee>
 8009270:	0641      	lsls	r1, r0, #25
 8009272:	d5fb      	bpl.n	800926c <_printf_i+0xe4>
 8009274:	881e      	ldrh	r6, [r3, #0]
 8009276:	2f6f      	cmp	r7, #111	; 0x6f
 8009278:	bf0c      	ite	eq
 800927a:	2308      	moveq	r3, #8
 800927c:	230a      	movne	r3, #10
 800927e:	4851      	ldr	r0, [pc, #324]	; (80093c4 <_printf_i+0x23c>)
 8009280:	2100      	movs	r1, #0
 8009282:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009286:	6865      	ldr	r5, [r4, #4]
 8009288:	2d00      	cmp	r5, #0
 800928a:	bfa8      	it	ge
 800928c:	6821      	ldrge	r1, [r4, #0]
 800928e:	60a5      	str	r5, [r4, #8]
 8009290:	bfa4      	itt	ge
 8009292:	f021 0104 	bicge.w	r1, r1, #4
 8009296:	6021      	strge	r1, [r4, #0]
 8009298:	b90e      	cbnz	r6, 800929e <_printf_i+0x116>
 800929a:	2d00      	cmp	r5, #0
 800929c:	d04b      	beq.n	8009336 <_printf_i+0x1ae>
 800929e:	4615      	mov	r5, r2
 80092a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80092a4:	fb03 6711 	mls	r7, r3, r1, r6
 80092a8:	5dc7      	ldrb	r7, [r0, r7]
 80092aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80092ae:	4637      	mov	r7, r6
 80092b0:	42bb      	cmp	r3, r7
 80092b2:	460e      	mov	r6, r1
 80092b4:	d9f4      	bls.n	80092a0 <_printf_i+0x118>
 80092b6:	2b08      	cmp	r3, #8
 80092b8:	d10b      	bne.n	80092d2 <_printf_i+0x14a>
 80092ba:	6823      	ldr	r3, [r4, #0]
 80092bc:	07de      	lsls	r6, r3, #31
 80092be:	d508      	bpl.n	80092d2 <_printf_i+0x14a>
 80092c0:	6923      	ldr	r3, [r4, #16]
 80092c2:	6861      	ldr	r1, [r4, #4]
 80092c4:	4299      	cmp	r1, r3
 80092c6:	bfde      	ittt	le
 80092c8:	2330      	movle	r3, #48	; 0x30
 80092ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80092ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80092d2:	1b52      	subs	r2, r2, r5
 80092d4:	6122      	str	r2, [r4, #16]
 80092d6:	464b      	mov	r3, r9
 80092d8:	4621      	mov	r1, r4
 80092da:	4640      	mov	r0, r8
 80092dc:	f8cd a000 	str.w	sl, [sp]
 80092e0:	aa03      	add	r2, sp, #12
 80092e2:	f7ff fedf 	bl	80090a4 <_printf_common>
 80092e6:	3001      	adds	r0, #1
 80092e8:	d14a      	bne.n	8009380 <_printf_i+0x1f8>
 80092ea:	f04f 30ff 	mov.w	r0, #4294967295
 80092ee:	b004      	add	sp, #16
 80092f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	f043 0320 	orr.w	r3, r3, #32
 80092fa:	6023      	str	r3, [r4, #0]
 80092fc:	2778      	movs	r7, #120	; 0x78
 80092fe:	4832      	ldr	r0, [pc, #200]	; (80093c8 <_printf_i+0x240>)
 8009300:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009304:	6823      	ldr	r3, [r4, #0]
 8009306:	6829      	ldr	r1, [r5, #0]
 8009308:	061f      	lsls	r7, r3, #24
 800930a:	f851 6b04 	ldr.w	r6, [r1], #4
 800930e:	d402      	bmi.n	8009316 <_printf_i+0x18e>
 8009310:	065f      	lsls	r7, r3, #25
 8009312:	bf48      	it	mi
 8009314:	b2b6      	uxthmi	r6, r6
 8009316:	07df      	lsls	r7, r3, #31
 8009318:	bf48      	it	mi
 800931a:	f043 0320 	orrmi.w	r3, r3, #32
 800931e:	6029      	str	r1, [r5, #0]
 8009320:	bf48      	it	mi
 8009322:	6023      	strmi	r3, [r4, #0]
 8009324:	b91e      	cbnz	r6, 800932e <_printf_i+0x1a6>
 8009326:	6823      	ldr	r3, [r4, #0]
 8009328:	f023 0320 	bic.w	r3, r3, #32
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	2310      	movs	r3, #16
 8009330:	e7a6      	b.n	8009280 <_printf_i+0xf8>
 8009332:	4824      	ldr	r0, [pc, #144]	; (80093c4 <_printf_i+0x23c>)
 8009334:	e7e4      	b.n	8009300 <_printf_i+0x178>
 8009336:	4615      	mov	r5, r2
 8009338:	e7bd      	b.n	80092b6 <_printf_i+0x12e>
 800933a:	682b      	ldr	r3, [r5, #0]
 800933c:	6826      	ldr	r6, [r4, #0]
 800933e:	1d18      	adds	r0, r3, #4
 8009340:	6961      	ldr	r1, [r4, #20]
 8009342:	6028      	str	r0, [r5, #0]
 8009344:	0635      	lsls	r5, r6, #24
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	d501      	bpl.n	800934e <_printf_i+0x1c6>
 800934a:	6019      	str	r1, [r3, #0]
 800934c:	e002      	b.n	8009354 <_printf_i+0x1cc>
 800934e:	0670      	lsls	r0, r6, #25
 8009350:	d5fb      	bpl.n	800934a <_printf_i+0x1c2>
 8009352:	8019      	strh	r1, [r3, #0]
 8009354:	2300      	movs	r3, #0
 8009356:	4615      	mov	r5, r2
 8009358:	6123      	str	r3, [r4, #16]
 800935a:	e7bc      	b.n	80092d6 <_printf_i+0x14e>
 800935c:	682b      	ldr	r3, [r5, #0]
 800935e:	2100      	movs	r1, #0
 8009360:	1d1a      	adds	r2, r3, #4
 8009362:	602a      	str	r2, [r5, #0]
 8009364:	681d      	ldr	r5, [r3, #0]
 8009366:	6862      	ldr	r2, [r4, #4]
 8009368:	4628      	mov	r0, r5
 800936a:	f000 f859 	bl	8009420 <memchr>
 800936e:	b108      	cbz	r0, 8009374 <_printf_i+0x1ec>
 8009370:	1b40      	subs	r0, r0, r5
 8009372:	6060      	str	r0, [r4, #4]
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	6123      	str	r3, [r4, #16]
 8009378:	2300      	movs	r3, #0
 800937a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800937e:	e7aa      	b.n	80092d6 <_printf_i+0x14e>
 8009380:	462a      	mov	r2, r5
 8009382:	4649      	mov	r1, r9
 8009384:	4640      	mov	r0, r8
 8009386:	6923      	ldr	r3, [r4, #16]
 8009388:	47d0      	blx	sl
 800938a:	3001      	adds	r0, #1
 800938c:	d0ad      	beq.n	80092ea <_printf_i+0x162>
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	079b      	lsls	r3, r3, #30
 8009392:	d413      	bmi.n	80093bc <_printf_i+0x234>
 8009394:	68e0      	ldr	r0, [r4, #12]
 8009396:	9b03      	ldr	r3, [sp, #12]
 8009398:	4298      	cmp	r0, r3
 800939a:	bfb8      	it	lt
 800939c:	4618      	movlt	r0, r3
 800939e:	e7a6      	b.n	80092ee <_printf_i+0x166>
 80093a0:	2301      	movs	r3, #1
 80093a2:	4632      	mov	r2, r6
 80093a4:	4649      	mov	r1, r9
 80093a6:	4640      	mov	r0, r8
 80093a8:	47d0      	blx	sl
 80093aa:	3001      	adds	r0, #1
 80093ac:	d09d      	beq.n	80092ea <_printf_i+0x162>
 80093ae:	3501      	adds	r5, #1
 80093b0:	68e3      	ldr	r3, [r4, #12]
 80093b2:	9903      	ldr	r1, [sp, #12]
 80093b4:	1a5b      	subs	r3, r3, r1
 80093b6:	42ab      	cmp	r3, r5
 80093b8:	dcf2      	bgt.n	80093a0 <_printf_i+0x218>
 80093ba:	e7eb      	b.n	8009394 <_printf_i+0x20c>
 80093bc:	2500      	movs	r5, #0
 80093be:	f104 0619 	add.w	r6, r4, #25
 80093c2:	e7f5      	b.n	80093b0 <_printf_i+0x228>
 80093c4:	080099a1 	.word	0x080099a1
 80093c8:	080099b2 	.word	0x080099b2

080093cc <memmove>:
 80093cc:	4288      	cmp	r0, r1
 80093ce:	b510      	push	{r4, lr}
 80093d0:	eb01 0402 	add.w	r4, r1, r2
 80093d4:	d902      	bls.n	80093dc <memmove+0x10>
 80093d6:	4284      	cmp	r4, r0
 80093d8:	4623      	mov	r3, r4
 80093da:	d807      	bhi.n	80093ec <memmove+0x20>
 80093dc:	1e43      	subs	r3, r0, #1
 80093de:	42a1      	cmp	r1, r4
 80093e0:	d008      	beq.n	80093f4 <memmove+0x28>
 80093e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093ea:	e7f8      	b.n	80093de <memmove+0x12>
 80093ec:	4601      	mov	r1, r0
 80093ee:	4402      	add	r2, r0
 80093f0:	428a      	cmp	r2, r1
 80093f2:	d100      	bne.n	80093f6 <memmove+0x2a>
 80093f4:	bd10      	pop	{r4, pc}
 80093f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093fe:	e7f7      	b.n	80093f0 <memmove+0x24>

08009400 <_sbrk_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	2300      	movs	r3, #0
 8009404:	4d05      	ldr	r5, [pc, #20]	; (800941c <_sbrk_r+0x1c>)
 8009406:	4604      	mov	r4, r0
 8009408:	4608      	mov	r0, r1
 800940a:	602b      	str	r3, [r5, #0]
 800940c:	f7f8 f9ec 	bl	80017e8 <_sbrk>
 8009410:	1c43      	adds	r3, r0, #1
 8009412:	d102      	bne.n	800941a <_sbrk_r+0x1a>
 8009414:	682b      	ldr	r3, [r5, #0]
 8009416:	b103      	cbz	r3, 800941a <_sbrk_r+0x1a>
 8009418:	6023      	str	r3, [r4, #0]
 800941a:	bd38      	pop	{r3, r4, r5, pc}
 800941c:	200018fc 	.word	0x200018fc

08009420 <memchr>:
 8009420:	4603      	mov	r3, r0
 8009422:	b510      	push	{r4, lr}
 8009424:	b2c9      	uxtb	r1, r1
 8009426:	4402      	add	r2, r0
 8009428:	4293      	cmp	r3, r2
 800942a:	4618      	mov	r0, r3
 800942c:	d101      	bne.n	8009432 <memchr+0x12>
 800942e:	2000      	movs	r0, #0
 8009430:	e003      	b.n	800943a <memchr+0x1a>
 8009432:	7804      	ldrb	r4, [r0, #0]
 8009434:	3301      	adds	r3, #1
 8009436:	428c      	cmp	r4, r1
 8009438:	d1f6      	bne.n	8009428 <memchr+0x8>
 800943a:	bd10      	pop	{r4, pc}

0800943c <_realloc_r>:
 800943c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009440:	4680      	mov	r8, r0
 8009442:	4614      	mov	r4, r2
 8009444:	460e      	mov	r6, r1
 8009446:	b921      	cbnz	r1, 8009452 <_realloc_r+0x16>
 8009448:	4611      	mov	r1, r2
 800944a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800944e:	f7ff bc45 	b.w	8008cdc <_malloc_r>
 8009452:	b92a      	cbnz	r2, 8009460 <_realloc_r+0x24>
 8009454:	f7ff fbda 	bl	8008c0c <_free_r>
 8009458:	4625      	mov	r5, r4
 800945a:	4628      	mov	r0, r5
 800945c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009460:	f000 f81b 	bl	800949a <_malloc_usable_size_r>
 8009464:	4284      	cmp	r4, r0
 8009466:	4607      	mov	r7, r0
 8009468:	d802      	bhi.n	8009470 <_realloc_r+0x34>
 800946a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800946e:	d812      	bhi.n	8009496 <_realloc_r+0x5a>
 8009470:	4621      	mov	r1, r4
 8009472:	4640      	mov	r0, r8
 8009474:	f7ff fc32 	bl	8008cdc <_malloc_r>
 8009478:	4605      	mov	r5, r0
 800947a:	2800      	cmp	r0, #0
 800947c:	d0ed      	beq.n	800945a <_realloc_r+0x1e>
 800947e:	42bc      	cmp	r4, r7
 8009480:	4622      	mov	r2, r4
 8009482:	4631      	mov	r1, r6
 8009484:	bf28      	it	cs
 8009486:	463a      	movcs	r2, r7
 8009488:	f7ff fbb2 	bl	8008bf0 <memcpy>
 800948c:	4631      	mov	r1, r6
 800948e:	4640      	mov	r0, r8
 8009490:	f7ff fbbc 	bl	8008c0c <_free_r>
 8009494:	e7e1      	b.n	800945a <_realloc_r+0x1e>
 8009496:	4635      	mov	r5, r6
 8009498:	e7df      	b.n	800945a <_realloc_r+0x1e>

0800949a <_malloc_usable_size_r>:
 800949a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800949e:	1f18      	subs	r0, r3, #4
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	bfbc      	itt	lt
 80094a4:	580b      	ldrlt	r3, [r1, r0]
 80094a6:	18c0      	addlt	r0, r0, r3
 80094a8:	4770      	bx	lr
	...

080094ac <_init>:
 80094ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ae:	bf00      	nop
 80094b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094b2:	bc08      	pop	{r3}
 80094b4:	469e      	mov	lr, r3
 80094b6:	4770      	bx	lr

080094b8 <_fini>:
 80094b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ba:	bf00      	nop
 80094bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094be:	bc08      	pop	{r3}
 80094c0:	469e      	mov	lr, r3
 80094c2:	4770      	bx	lr
