// Seed: 619607680
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
  wire id_3 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    input  wand _id_0,
    output tri0 id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic [1 'b0 -  -1 'd0 : id_0] id_5;
  ;
  buf primCall (id_2, id_4);
endmodule
module module_2 #(
    parameter id_14 = 32'd46,
    parameter id_4  = 32'd55,
    parameter id_8  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire _id_4;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  output wire id_3;
  input wire id_2;
  input wire id_1;
  integer [1 : id_8  ==  id_4] id_12;
  logic [-1 : 1] id_13;
  ;
  assign id_5 = id_12;
  wire _id_14;
  wire [id_14 : ""] id_15;
  logic [1 : 1 'b0] id_16;
  assign id_8#(
      .id_12(1),
      .id_5 (1'b0)
  ) = id_7;
endmodule
