# Verilog_Practice
A repo to store and document my Verilog/SystemVerilog journey
