library IEEE;
use IEEE.std_logic_1164.all;


entity mux_4a1 is

	port(
	
		a,b,c,d: std_logic_vector (3 downto 0);
		s 		 :	std_logic_vector (2 downto 0);
		q		 : std_logic_vector (3 downto 0)
	
	);
	
end mux_4a1;


architecture arch_mux of mux_4a1 is

	begin
	
		q <= a when s = "00";
			  b when s = "01";
			  c when s = "10";
			  d;
			  
end arch_mux;