ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MPU_Config,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MPU_Config:
  25              	.LFB146:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "memorymap.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 2


  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MPU_Config(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****  * @brief  The application entry point.
  67:Core/Src/main.c ****  * @retval int
  68:Core/Src/main.c ****  */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c ****   MPU_Config();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Configure the system clock */
  89:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Initialize all configured peripherals */
  96:Core/Src/main.c ****   MX_GPIO_Init();
  97:Core/Src/main.c ****   MX_DMA_Init();
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
  99:Core/Src/main.c ****   MX_USART2_UART_Init();
 100:Core/Src/main.c ****   MX_USART3_UART_Init();
 101:Core/Src/main.c ****   MX_UART4_Init();
 102:Core/Src/main.c ****   MX_UART5_Init();
 103:Core/Src/main.c ****   MX_TIM13_Init();
 104:Core/Src/main.c ****   MX_TIM14_Init();
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****  * @brief System Clock Configuration
 122:Core/Src/main.c ****  * @retval None
 123:Core/Src/main.c ****  */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Supply configuration update enable
 130:Core/Src/main.c ****    */
 131:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 134:Core/Src/main.c ****    */
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 142:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****   }
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 4


 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****    */
 151:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     Error_Handler();
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 170:Core/Src/main.c ****    */
 171:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 172:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /* USER CODE END 4 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /* MPU Configuration */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** void MPU_Config(void)
 193:Core/Src/main.c **** {
  27              		.loc 1 193 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 5


  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 194:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 194 3 view .LVU1
  40              		.loc 1 194 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* Disables the MPU */
 197:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 197 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 200:Core/Src/main.c ****    */
 201:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 201 3 view .LVU4
  50              		.loc 1 201 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 202:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 202 3 is_stmt 1 view .LVU6
  54              		.loc 1 202 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 203:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 203 3 is_stmt 1 view .LVU8
  57              		.loc 1 203 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 204:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 204 3 is_stmt 1 view .LVU10
  60              		.loc 1 204 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 205:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 205 3 is_stmt 1 view .LVU12
  64              		.loc 1 205 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 206:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 206 3 is_stmt 1 view .LVU14
  68              		.loc 1 206 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 207:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 207 3 is_stmt 1 view .LVU16
  71              		.loc 1 207 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 208:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 208 3 is_stmt 1 view .LVU18
  74              		.loc 1 208 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 209:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 209 3 is_stmt 1 view .LVU20
  77              		.loc 1 209 30 is_stmt 0 view .LVU21
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 6


  78 0036 8DF80D30 		strb	r3, [sp, #13]
 210:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 210 3 is_stmt 1 view .LVU22
  80              		.loc 1 210 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 211:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 211 3 is_stmt 1 view .LVU24
  83              		.loc 1 211 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 213 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
 214:Core/Src/main.c ****   /* Enables the MPU */
 215:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 215 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 216:Core/Src/main.c **** }
  93              		.loc 1 216 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE146:
 102              		.section	.text.Error_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	Error_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	Error_Handler:
 110              	.LFB147:
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /**
 219:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 220:Core/Src/main.c ****  * @retval None
 221:Core/Src/main.c ****  */
 222:Core/Src/main.c **** void Error_Handler(void)
 223:Core/Src/main.c **** {
 111              		.loc 1 223 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ Volatile: function does not return.
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 224:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 225:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 226:Core/Src/main.c ****   __disable_irq();
 117              		.loc 1 226 3 view .LVU30
 118              	.LBB4:
 119              	.LBI4:
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 7


 120              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 8


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 9


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 10


 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 121              		.loc 2 207 27 view .LVU31
 122              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 123              		.loc 2 209 3 view .LVU32
 124              		.syntax unified
 125              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 126 0000 72B6     		cpsid i
 127              	@ 0 "" 2
 128              		.thumb
 129              		.syntax unified
 130              	.L4:
 131              	.LBE5:
 132              	.LBE4:
 227:Core/Src/main.c ****   while (1)
 133              		.loc 1 227 3 discriminator 1 view .LVU33
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****   }
 134              		.loc 1 229 3 discriminator 1 view .LVU34
 227:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 11


 135              		.loc 1 227 9 discriminator 1 view .LVU35
 136 0002 FEE7     		b	.L4
 137              		.cfi_endproc
 138              	.LFE147:
 140              		.section	.text.SystemClock_Config,"ax",%progbits
 141              		.align	1
 142              		.global	SystemClock_Config
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	SystemClock_Config:
 148              	.LFB145:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149              		.loc 1 125 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 120
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 9FB0     		sub	sp, sp, #124
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 128
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 160              		.loc 1 126 3 view .LVU37
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 126 22 is_stmt 0 view .LVU38
 162 0004 4C22     		movs	r2, #76
 163 0006 0021     		movs	r1, #0
 164 0008 0BA8     		add	r0, sp, #44
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL3:
 127:Core/Src/main.c **** 
 167              		.loc 1 127 3 is_stmt 1 view .LVU39
 127:Core/Src/main.c **** 
 168              		.loc 1 127 22 is_stmt 0 view .LVU40
 169 000e 2022     		movs	r2, #32
 170 0010 0021     		movs	r1, #0
 171 0012 03A8     		add	r0, sp, #12
 172 0014 FFF7FEFF 		bl	memset
 173              	.LVL4:
 131:Core/Src/main.c **** 
 174              		.loc 1 131 3 is_stmt 1 view .LVU41
 175 0018 0220     		movs	r0, #2
 176 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 177              	.LVL5:
 135:Core/Src/main.c **** 
 178              		.loc 1 135 3 view .LVU42
 179              	.LBB6:
 135:Core/Src/main.c **** 
 180              		.loc 1 135 3 view .LVU43
 181 001e 0023     		movs	r3, #0
 182 0020 0093     		str	r3, [sp]
 135:Core/Src/main.c **** 
 183              		.loc 1 135 3 view .LVU44
 135:Core/Src/main.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 12


 184              		.loc 1 135 3 view .LVU45
 185 0022 394B     		ldr	r3, .L13
 186 0024 DA6A     		ldr	r2, [r3, #44]
 187 0026 22F00102 		bic	r2, r2, #1
 188 002a DA62     		str	r2, [r3, #44]
 135:Core/Src/main.c **** 
 189              		.loc 1 135 3 view .LVU46
 190 002c DB6A     		ldr	r3, [r3, #44]
 191 002e 03F00103 		and	r3, r3, #1
 192 0032 0093     		str	r3, [sp]
 135:Core/Src/main.c **** 
 193              		.loc 1 135 3 view .LVU47
 194 0034 354B     		ldr	r3, .L13+4
 195 0036 9A69     		ldr	r2, [r3, #24]
 196 0038 42F44042 		orr	r2, r2, #49152
 197 003c 9A61     		str	r2, [r3, #24]
 135:Core/Src/main.c **** 
 198              		.loc 1 135 3 view .LVU48
 199 003e 9B69     		ldr	r3, [r3, #24]
 200 0040 03F44043 		and	r3, r3, #49152
 201 0044 0093     		str	r3, [sp]
 135:Core/Src/main.c **** 
 202              		.loc 1 135 3 view .LVU49
 203 0046 009B     		ldr	r3, [sp]
 204              	.LBE6:
 135:Core/Src/main.c **** 
 205              		.loc 1 135 3 view .LVU50
 137:Core/Src/main.c ****   {
 206              		.loc 1 137 3 view .LVU51
 207              	.L6:
 139:Core/Src/main.c **** 
 208              		.loc 1 139 3 discriminator 1 view .LVU52
 137:Core/Src/main.c ****   {
 209              		.loc 1 137 9 discriminator 1 view .LVU53
 137:Core/Src/main.c ****   {
 210              		.loc 1 137 11 is_stmt 0 discriminator 1 view .LVU54
 211 0048 304B     		ldr	r3, .L13+4
 212 004a 9B69     		ldr	r3, [r3, #24]
 137:Core/Src/main.c ****   {
 213              		.loc 1 137 9 discriminator 1 view .LVU55
 214 004c 13F4005F 		tst	r3, #8192
 215 0050 FAD0     		beq	.L6
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 216              		.loc 1 141 3 is_stmt 1 view .LVU56
 217              	.LBB7:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 218              		.loc 1 141 3 view .LVU57
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 219              		.loc 1 141 3 view .LVU58
 220 0052 2F4B     		ldr	r3, .L13+8
 221 0054 D3F8F420 		ldr	r2, [r3, #244]
 222 0058 42F00202 		orr	r2, r2, #2
 223 005c C3F8F420 		str	r2, [r3, #244]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 224              		.loc 1 141 3 view .LVU59
 225 0060 D3F8F430 		ldr	r3, [r3, #244]
 226 0064 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 13


 227 0068 0193     		str	r3, [sp, #4]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 228              		.loc 1 141 3 view .LVU60
 229 006a 019B     		ldr	r3, [sp, #4]
 230              	.LBE7:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 231              		.loc 1 141 3 view .LVU61
 142:Core/Src/main.c **** 
 232              		.loc 1 142 3 view .LVU62
 233              	.LBB8:
 142:Core/Src/main.c **** 
 234              		.loc 1 142 3 view .LVU63
 235 006c 0023     		movs	r3, #0
 236 006e 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 237              		.loc 1 142 3 view .LVU64
 142:Core/Src/main.c **** 
 238              		.loc 1 142 3 view .LVU65
 239 0070 264B     		ldr	r3, .L13+4
 240 0072 9A69     		ldr	r2, [r3, #24]
 241 0074 42F44042 		orr	r2, r2, #49152
 242 0078 9A61     		str	r2, [r3, #24]
 142:Core/Src/main.c **** 
 243              		.loc 1 142 3 view .LVU66
 244 007a 9B69     		ldr	r3, [r3, #24]
 245 007c 03F44043 		and	r3, r3, #49152
 246 0080 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 247              		.loc 1 142 3 view .LVU67
 248 0082 214B     		ldr	r3, .L13
 249 0084 DA6A     		ldr	r2, [r3, #44]
 250 0086 42F00102 		orr	r2, r2, #1
 251 008a DA62     		str	r2, [r3, #44]
 142:Core/Src/main.c **** 
 252              		.loc 1 142 3 view .LVU68
 253 008c DB6A     		ldr	r3, [r3, #44]
 254 008e 03F00103 		and	r3, r3, #1
 255 0092 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 256              		.loc 1 142 3 view .LVU69
 257 0094 029B     		ldr	r3, [sp, #8]
 258              	.LBE8:
 142:Core/Src/main.c **** 
 259              		.loc 1 142 3 view .LVU70
 144:Core/Src/main.c ****   {
 260              		.loc 1 144 3 view .LVU71
 261              	.L7:
 146:Core/Src/main.c **** 
 262              		.loc 1 146 3 discriminator 1 view .LVU72
 144:Core/Src/main.c ****   {
 263              		.loc 1 144 9 discriminator 1 view .LVU73
 144:Core/Src/main.c ****   {
 264              		.loc 1 144 11 is_stmt 0 discriminator 1 view .LVU74
 265 0096 1D4B     		ldr	r3, .L13+4
 266 0098 9B69     		ldr	r3, [r3, #24]
 144:Core/Src/main.c ****   {
 267              		.loc 1 144 9 discriminator 1 view .LVU75
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 14


 268 009a 13F4005F 		tst	r3, #8192
 269 009e FAD0     		beq	.L7
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 270              		.loc 1 151 3 is_stmt 1 view .LVU76
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 271              		.loc 1 151 36 is_stmt 0 view .LVU77
 272 00a0 0223     		movs	r3, #2
 273 00a2 0B93     		str	r3, [sp, #44]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 274              		.loc 1 152 3 is_stmt 1 view .LVU78
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 275              		.loc 1 152 30 is_stmt 0 view .LVU79
 276 00a4 0122     		movs	r2, #1
 277 00a6 0E92     		str	r2, [sp, #56]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 278              		.loc 1 153 3 is_stmt 1 view .LVU80
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 279              		.loc 1 153 41 is_stmt 0 view .LVU81
 280 00a8 4022     		movs	r2, #64
 281 00aa 0F92     		str	r2, [sp, #60]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 282              		.loc 1 154 3 is_stmt 1 view .LVU82
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 283              		.loc 1 154 34 is_stmt 0 view .LVU83
 284 00ac 1493     		str	r3, [sp, #80]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 285              		.loc 1 155 3 is_stmt 1 view .LVU84
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 286              		.loc 1 155 35 is_stmt 0 view .LVU85
 287 00ae 0022     		movs	r2, #0
 288 00b0 1592     		str	r2, [sp, #84]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 289              		.loc 1 156 3 is_stmt 1 view .LVU86
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 290              		.loc 1 156 30 is_stmt 0 view .LVU87
 291 00b2 0421     		movs	r1, #4
 292 00b4 1691     		str	r1, [sp, #88]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 293              		.loc 1 157 3 is_stmt 1 view .LVU88
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 294              		.loc 1 157 30 is_stmt 0 view .LVU89
 295 00b6 3C21     		movs	r1, #60
 296 00b8 1791     		str	r1, [sp, #92]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 297              		.loc 1 158 3 is_stmt 1 view .LVU90
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 298              		.loc 1 158 30 is_stmt 0 view .LVU91
 299 00ba 1893     		str	r3, [sp, #96]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 300              		.loc 1 159 3 is_stmt 1 view .LVU92
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 301              		.loc 1 159 30 is_stmt 0 view .LVU93
 302 00bc 1993     		str	r3, [sp, #100]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 303              		.loc 1 160 3 is_stmt 1 view .LVU94
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 304              		.loc 1 160 30 is_stmt 0 view .LVU95
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 15


 305 00be 1A93     		str	r3, [sp, #104]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 306              		.loc 1 161 3 is_stmt 1 view .LVU96
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 307              		.loc 1 161 32 is_stmt 0 view .LVU97
 308 00c0 0C23     		movs	r3, #12
 309 00c2 1B93     		str	r3, [sp, #108]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 310              		.loc 1 162 3 is_stmt 1 view .LVU98
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 311              		.loc 1 162 35 is_stmt 0 view .LVU99
 312 00c4 1C92     		str	r2, [sp, #112]
 163:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 313              		.loc 1 163 3 is_stmt 1 view .LVU100
 163:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 314              		.loc 1 163 34 is_stmt 0 view .LVU101
 315 00c6 1D92     		str	r2, [sp, #116]
 164:Core/Src/main.c ****   {
 316              		.loc 1 164 3 is_stmt 1 view .LVU102
 164:Core/Src/main.c ****   {
 317              		.loc 1 164 7 is_stmt 0 view .LVU103
 318 00c8 0BA8     		add	r0, sp, #44
 319 00ca FFF7FEFF 		bl	HAL_RCC_OscConfig
 320              	.LVL6:
 164:Core/Src/main.c ****   {
 321              		.loc 1 164 6 view .LVU104
 322 00ce B0B9     		cbnz	r0, .L11
 171:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 323              		.loc 1 171 3 is_stmt 1 view .LVU105
 171:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 324              		.loc 1 171 31 is_stmt 0 view .LVU106
 325 00d0 3F23     		movs	r3, #63
 326 00d2 0393     		str	r3, [sp, #12]
 172:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 327              		.loc 1 172 3 is_stmt 1 view .LVU107
 172:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 328              		.loc 1 172 34 is_stmt 0 view .LVU108
 329 00d4 0323     		movs	r3, #3
 330 00d6 0493     		str	r3, [sp, #16]
 173:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 331              		.loc 1 173 3 is_stmt 1 view .LVU109
 173:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 332              		.loc 1 173 35 is_stmt 0 view .LVU110
 333 00d8 0023     		movs	r3, #0
 334 00da 0593     		str	r3, [sp, #20]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 335              		.loc 1 174 3 is_stmt 1 view .LVU111
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 336              		.loc 1 174 35 is_stmt 0 view .LVU112
 337 00dc 0823     		movs	r3, #8
 338 00de 0693     		str	r3, [sp, #24]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 339              		.loc 1 175 3 is_stmt 1 view .LVU113
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 340              		.loc 1 175 36 is_stmt 0 view .LVU114
 341 00e0 4023     		movs	r3, #64
 342 00e2 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 16


 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 343              		.loc 1 176 3 is_stmt 1 view .LVU115
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 344              		.loc 1 176 36 is_stmt 0 view .LVU116
 345 00e4 0893     		str	r3, [sp, #32]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 346              		.loc 1 177 3 is_stmt 1 view .LVU117
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 347              		.loc 1 177 36 is_stmt 0 view .LVU118
 348 00e6 4FF48062 		mov	r2, #1024
 349 00ea 0992     		str	r2, [sp, #36]
 178:Core/Src/main.c **** 
 350              		.loc 1 178 3 is_stmt 1 view .LVU119
 178:Core/Src/main.c **** 
 351              		.loc 1 178 36 is_stmt 0 view .LVU120
 352 00ec 0A93     		str	r3, [sp, #40]
 180:Core/Src/main.c ****   {
 353              		.loc 1 180 3 is_stmt 1 view .LVU121
 180:Core/Src/main.c ****   {
 354              		.loc 1 180 7 is_stmt 0 view .LVU122
 355 00ee 0421     		movs	r1, #4
 356 00f0 03A8     		add	r0, sp, #12
 357 00f2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 358              	.LVL7:
 180:Core/Src/main.c ****   {
 359              		.loc 1 180 6 view .LVU123
 360 00f6 20B9     		cbnz	r0, .L12
 184:Core/Src/main.c **** 
 361              		.loc 1 184 1 view .LVU124
 362 00f8 1FB0     		add	sp, sp, #124
 363              	.LCFI5:
 364              		.cfi_remember_state
 365              		.cfi_def_cfa_offset 4
 366              		@ sp needed
 367 00fa 5DF804FB 		ldr	pc, [sp], #4
 368              	.L11:
 369              	.LCFI6:
 370              		.cfi_restore_state
 166:Core/Src/main.c ****   }
 371              		.loc 1 166 5 is_stmt 1 view .LVU125
 372 00fe FFF7FEFF 		bl	Error_Handler
 373              	.LVL8:
 374              	.L12:
 182:Core/Src/main.c ****   }
 375              		.loc 1 182 5 view .LVU126
 376 0102 FFF7FEFF 		bl	Error_Handler
 377              	.LVL9:
 378              	.L14:
 379 0106 00BF     		.align	2
 380              	.L13:
 381 0108 00040058 		.word	1476396032
 382 010c 00480258 		.word	1476544512
 383 0110 00440258 		.word	1476543488
 384              		.cfi_endproc
 385              	.LFE145:
 387              		.section	.text.main,"ax",%progbits
 388              		.align	1
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 17


 389              		.global	main
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	main:
 395              	.LFB144:
  70:Core/Src/main.c **** 
 396              		.loc 1 70 1 view -0
 397              		.cfi_startproc
 398              		@ Volatile: function does not return.
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401 0000 08B5     		push	{r3, lr}
 402              	.LCFI7:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 3, -8
 405              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 406              		.loc 1 77 3 view .LVU128
 407 0002 FFF7FEFF 		bl	MPU_Config
 408              	.LVL10:
  82:Core/Src/main.c **** 
 409              		.loc 1 82 3 view .LVU129
 410 0006 FFF7FEFF 		bl	HAL_Init
 411              	.LVL11:
  89:Core/Src/main.c **** 
 412              		.loc 1 89 3 view .LVU130
 413 000a FFF7FEFF 		bl	SystemClock_Config
 414              	.LVL12:
  96:Core/Src/main.c ****   MX_DMA_Init();
 415              		.loc 1 96 3 view .LVU131
 416 000e FFF7FEFF 		bl	MX_GPIO_Init
 417              	.LVL13:
  97:Core/Src/main.c ****   MX_USART1_UART_Init();
 418              		.loc 1 97 3 view .LVU132
 419 0012 FFF7FEFF 		bl	MX_DMA_Init
 420              	.LVL14:
  98:Core/Src/main.c ****   MX_USART2_UART_Init();
 421              		.loc 1 98 3 view .LVU133
 422 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 423              	.LVL15:
  99:Core/Src/main.c ****   MX_USART3_UART_Init();
 424              		.loc 1 99 3 view .LVU134
 425 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 426              	.LVL16:
 100:Core/Src/main.c ****   MX_UART4_Init();
 427              		.loc 1 100 3 view .LVU135
 428 001e FFF7FEFF 		bl	MX_USART3_UART_Init
 429              	.LVL17:
 101:Core/Src/main.c ****   MX_UART5_Init();
 430              		.loc 1 101 3 view .LVU136
 431 0022 FFF7FEFF 		bl	MX_UART4_Init
 432              	.LVL18:
 102:Core/Src/main.c ****   MX_TIM13_Init();
 433              		.loc 1 102 3 view .LVU137
 434 0026 FFF7FEFF 		bl	MX_UART5_Init
 435              	.LVL19:
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 18


 103:Core/Src/main.c ****   MX_TIM14_Init();
 436              		.loc 1 103 3 view .LVU138
 437 002a FFF7FEFF 		bl	MX_TIM13_Init
 438              	.LVL20:
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 439              		.loc 1 104 3 view .LVU139
 440 002e FFF7FEFF 		bl	MX_TIM14_Init
 441              	.LVL21:
 442              	.L16:
 111:Core/Src/main.c ****   {
 443              		.loc 1 111 3 discriminator 1 view .LVU140
 116:Core/Src/main.c ****   /* USER CODE END 3 */
 444              		.loc 1 116 3 discriminator 1 view .LVU141
 111:Core/Src/main.c ****   {
 445              		.loc 1 111 9 discriminator 1 view .LVU142
 446 0032 FEE7     		b	.L16
 447              		.cfi_endproc
 448              	.LFE144:
 450              		.text
 451              	.Letext0:
 452              		.file 3 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\machine\\_default_types.h"
 453              		.file 4 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\sys\\_stdint.h"
 454              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 455              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 456              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 457              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 458              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 459              		.file 10 "Core/Inc/gpio.h"
 460              		.file 11 "Core/Inc/dma.h"
 461              		.file 12 "Core/Inc/usart.h"
 462              		.file 13 "Core/Inc/tim.h"
 463              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 464              		.file 15 "<built-in>"
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccE37rDL.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:19     .text.MPU_Config:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:24     .text.MPU_Config:00000000 MPU_Config
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:103    .text.Error_Handler:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:109    .text.Error_Handler:00000000 Error_Handler
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:141    .text.SystemClock_Config:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:147    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:381    .text.SystemClock_Config:00000108 $d
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:388    .text.main:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccE37rDL.s:394    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_UART4_Init
MX_UART5_Init
MX_TIM13_Init
MX_TIM14_Init
