library ieee;
use ieee.std_logic_1164.all;
use iee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity sawtooth is
	port( clk : in std_logic;  -- to change the frequncy you need to adjust this clock, not fully sure how yet but im guessing we'd have to pass that value into this
			reset : in std_logic;
			pwm : out std_logic_vector(7 downto 0));
end sawtooth;

architecture Behavioral of sawtooth is
signal counter : integer := 0;

begin

process(clk,reset)
begin	
	if(reset = '1') then
		counter <= 0;
		pwm <= 0;
	elsif(rising_edge(clk)) then	-- the amplitude should be controlled by the value of counter which has 255 as the max value for 8 bits
		if(counter = 255) then	
			counter <= 0;
		else
			counter <= counter + 1;
		end if;
	end if;
	
end process;

pwm <= conv_std_logic_vector(counter,8);

end Behavioral;

