# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# set topLevelDir [pwd]/..
# E:/Andrei Total Sync/Schooling/McGill/Engineering/Semesters/2015-16/Winter 2015-16/ECSE 425 Comp Org&Arch/project/Final_project-2016-03-22/Final project/CPUS/cpu/quartus/..
#  source ../scripts/livecpulib.tcl
#  CompileCPU
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:00:20 on Mar 24,2016
# vcom -reportprogress 300 E:/Andrei Total Sync/Schooling/McGill/Engineering/Semesters/2015-16/Winter 2015-16/ECSE 425 Comp Org&Arch/project/Final_project-2016-03-22/Final project/CPUS/cpu/quartus/../src/Memory_in_Byte.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Memory_in_Byte
# -- Compiling architecture Behavioural of Memory_in_Byte
# End time: 19:00:21 on Mar 24,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:00:21 on Mar 24,2016
# vcom -reportprogress 300 E:/Andrei Total Sync/Schooling/McGill/Engineering/Semesters/2015-16/Winter 2015-16/ECSE 425 Comp Org&Arch/project/Final_project-2016-03-22/Final project/CPUS/cpu/quartus/../src/Main_Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Main_Memory
# -- Compiling architecture Behavioural of Main_Memory
# End time: 19:00:21 on Mar 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:00:21 on Mar 24,2016
# vcom -reportprogress 300 E:/Andrei Total Sync/Schooling/McGill/Engineering/Semesters/2015-16/Winter 2015-16/ECSE 425 Comp Org&Arch/project/Final_project-2016-03-22/Final project/CPUS/cpu/quartus/../src/cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu
# -- Compiling architecture rtl of cpu
# -- Loading entity Main_Memory
# End time: 19:00:21 on Mar 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  InitCPU
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "set topLevelDir [pwd]/..; source ../scripts/livecpulib.tcl; CompileCPU; InitCPU" 
# Start time: 19:00:21 on Mar 24,2016
# ** Warning: (vsim-168) The time value, 0.5 ns, is smaller than the simulator resolution so no run occurred.
# End time: 19:00:38 on Mar 24,2016, Elapsed time: 0:00:17
# Errors: 1, Warnings: 0
