

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Tue Nov 19 22:53:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.350 us | 0.350 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_297  |feistel  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       33|       33|         4|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    114|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     181|    420|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------+---------+---------+-------+---+-----+-----+
    |grp_feistel_fu_297  |feistel  |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+
    |Total               |         |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_316_p2           |     +    |      0|  0|  15|           5|           1|
    |ap_condition_317      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_406      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln54_fu_310_p2   |   icmp   |      0|  0|  11|           5|           6|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |grp_feistel_fu_297_x  |    xor   |      0|  0|  32|          32|          32|
    |localRight_fu_329_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln62_fu_334_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln63_fu_339_p2    |    xor   |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 160|         141|         139|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_252_p4           |   9|          2|    5|         10|
    |ap_phi_mux_p_tmp_phi_fu_231_p4         |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_phi_ln55_reg_260  |  65|         16|   32|        512|
    |i_0_reg_248                            |   9|          2|    5|         10|
    |p_b_read_assign_reg_238                |   9|          2|   32|         64|
    |p_tmp_reg_228                          |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 146|         33|  140|        731|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_phi_ln55_reg_260  |  32|   0|   32|          0|
    |grp_feistel_fu_297_ap_start_reg        |   1|   0|    1|          0|
    |i_0_reg_248                            |   5|   0|    5|          0|
    |i_reg_460                              |   5|   0|    5|          0|
    |icmp_ln54_reg_456                      |   1|   0|    1|          0|
    |icmp_ln54_reg_456_pp0_iter1_reg        |   1|   0|    1|          0|
    |localLeft_reg_465                      |  32|   0|   32|          0|
    |p_b_read_assign_reg_238                |  32|   0|   32|          0|
    |p_tmp_reg_228                          |  32|   0|   32|          0|
    |tmp_2_reg_471                          |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 179|   0|  179|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_done       | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_0   | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_1   | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|left_read     |  in |   32|   ap_none  |    left_read   |    scalar    |
|right_read    |  in |   32|   ap_none  |   right_read   |    scalar    |
|P_0_read      |  in |   32|   ap_none  |    P_0_read    |    scalar    |
|P_1_read      |  in |   32|   ap_none  |    P_1_read    |    scalar    |
|P_2_read      |  in |   32|   ap_none  |    P_2_read    |    scalar    |
|P_3_read      |  in |   32|   ap_none  |    P_3_read    |    scalar    |
|P_4_read      |  in |   32|   ap_none  |    P_4_read    |    scalar    |
|P_5_read      |  in |   32|   ap_none  |    P_5_read    |    scalar    |
|P_6_read      |  in |   32|   ap_none  |    P_6_read    |    scalar    |
|P_7_read      |  in |   32|   ap_none  |    P_7_read    |    scalar    |
|P_8_read      |  in |   32|   ap_none  |    P_8_read    |    scalar    |
|P_9_read      |  in |   32|   ap_none  |    P_9_read    |    scalar    |
|P_10_read     |  in |   32|   ap_none  |    P_10_read   |    scalar    |
|P_11_read     |  in |   32|   ap_none  |    P_11_read   |    scalar    |
|P_12_read     |  in |   32|   ap_none  |    P_12_read   |    scalar    |
|P_13_read     |  in |   32|   ap_none  |    P_13_read   |    scalar    |
|P_14_read     |  in |   32|   ap_none  |    P_14_read   |    scalar    |
|P_15_read     |  in |   32|   ap_none  |    P_15_read   |    scalar    |
|P_16_read     |  in |   32|   ap_none  |    P_16_read   |    scalar    |
|P_17_read     |  in |   32|   ap_none  |    P_17_read   |    scalar    |
|S_0_address0  | out |    8|  ap_memory |       S_0      |     array    |
|S_0_ce0       | out |    1|  ap_memory |       S_0      |     array    |
|S_0_q0        |  in |   32|  ap_memory |       S_0      |     array    |
|S_1_address0  | out |    8|  ap_memory |       S_1      |     array    |
|S_1_ce0       | out |    1|  ap_memory |       S_1      |     array    |
|S_1_q0        |  in |   32|  ap_memory |       S_1      |     array    |
|S_2_address0  | out |    8|  ap_memory |       S_2      |     array    |
|S_2_ce0       | out |    1|  ap_memory |       S_2      |     array    |
|S_2_q0        |  in |   32|  ap_memory |       S_2      |     array    |
|S_3_address0  | out |    8|  ap_memory |       S_3      |     array    |
|S_3_ce0       | out |    1|  ap_memory |       S_3      |     array    |
|S_3_q0        |  in |   32|  ap_memory |       S_3      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

