Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 21:36:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
Keyboard/actualKey_1__1__I_0_i1_3_lut_4_lut/Z	->	Keyboard/i607_3_lut/Z

++++ Loop2
i1_4_lut_adj_47/Z	->	i1_4_lut/Z

++++ Loop3
i503_4_lut/A	->	i503_4_lut/Z

++++ Loop4
i501_4_lut/A	->	i501_4_lut/Z

++++ Loop5
Keyboard/i707_3_lut/A	->	Keyboard/i707_3_lut/Z

++++ Loop6
Keyboard/i358_3_lut/C	->	Keyboard/i358_3_lut/Z

++++ Loop7
Keyboard/i592_4_lut/A	->	Keyboard/i592_4_lut/Z

++++ Loop8
Keyboard/i5_3_lut/C	->	Keyboard/i5_3_lut/Z

++++ Loop9
Keyboard/i402_3_lut/C	->	Keyboard/i402_3_lut/Z

++++ Loop10
Keyboard/i647_3_lut_4_lut/D	->	Keyboard/i647_3_lut_4_lut/Z

++++ Loop11
Keyboard/counter_31__I_0_add_5_23/B1	->	Keyboard/counter_31__I_0_add_5_23/S1

++++ Loop12
Keyboard/counter_31__I_0_add_5_25/B1	->	Keyboard/counter_31__I_0_add_5_25/S1

++++ Loop13
Keyboard/counter_31__I_0_add_5_27/B1	->	Keyboard/counter_31__I_0_add_5_27/S1

++++ Loop14
Keyboard/counter_31__I_0_add_5_29/B1	->	Keyboard/counter_31__I_0_add_5_29/S1

++++ Loop15
Keyboard/counter_31__I_0_add_5_31/B1	->	Keyboard/counter_31__I_0_add_5_31/S1

++++ Loop16
Keyboard/i306_3_lut/Z	->	i3536_2_lut/Z

++++ Loop17
Keyboard/i525_3_lut/A	->	Keyboard/i525_3_lut/Z

++++ Loop18
Keyboard/i30_4_lut/Z	->	Keyboard/i702_3_lut_4_lut/Z

++++ Loop19
Keyboard/i30_4_lut/Z	->	Keyboard/i697_3_lut_4_lut/Z

++++ Loop20
Keyboard/counter_31__I_0_add_5_31/S0	->	Keyboard/i692_3_lut_4_lut/Z

++++ Loop21
Keyboard/counter_31__I_0_add_5_31/B0	->	Keyboard/counter_31__I_0_add_5_31/CO0

++++ Loop22
Keyboard/i29_4_lut/Z	->	Keyboard/i30_4_lut/Z

++++ Loop23
Keyboard/i692_3_lut_4_lut/D	->	Keyboard/i692_3_lut_4_lut/Z

++++ Loop24
Keyboard/i30_4_lut/Z	->	Keyboard/i687_3_lut_4_lut/Z

++++ Loop25
Keyboard/counter_31__I_0_add_5_29/S0	->	Keyboard/i682_3_lut_4_lut/Z

++++ Loop26
Keyboard/counter_31__I_0_add_5_29/B0	->	Keyboard/counter_31__I_0_add_5_29/CO0

++++ Loop27
Keyboard/i18_4_lut/Z	->	Keyboard/i30_4_lut/Z

++++ Loop28
Keyboard/i682_3_lut_4_lut/D	->	Keyboard/i682_3_lut_4_lut/Z

++++ Loop29
Keyboard/i30_4_lut/Z	->	Keyboard/i677_3_lut_4_lut/Z

++++ Loop30
Keyboard/counter_31__I_0_add_5_27/S0	->	Keyboard/i672_3_lut_4_lut/Z

++++ Loop31
Keyboard/counter_31__I_0_add_5_27/B0	->	Keyboard/counter_31__I_0_add_5_27/CO0

++++ Loop32
Keyboard/i672_3_lut_4_lut/D	->	Keyboard/i672_3_lut_4_lut/Z

++++ Loop33
Keyboard/i30_4_lut/Z	->	Keyboard/i667_3_lut_4_lut/Z

++++ Loop34
Keyboard/counter_31__I_0_add_5_25/S0	->	Keyboard/i662_3_lut_4_lut/Z

++++ Loop35
Keyboard/counter_31__I_0_add_5_25/B0	->	Keyboard/counter_31__I_0_add_5_25/CO0

++++ Loop36
Keyboard/i662_3_lut_4_lut/D	->	Keyboard/i662_3_lut_4_lut/Z

++++ Loop37
Keyboard/counter_31__I_0_add_5_9/S1	->	Keyboard/i552_3_lut_4_lut/Z

++++ Loop38
Keyboard/counter_31__I_0_add_5_11/B1	->	Keyboard/counter_31__I_0_add_5_11/S1

++++ Loop39
Keyboard/counter_31__I_0_add_5_13/B1	->	Keyboard/counter_31__I_0_add_5_13/S1

++++ Loop40
Keyboard/counter_31__I_0_add_5_15/B1	->	Keyboard/counter_31__I_0_add_5_15/S1

++++ Loop41
Keyboard/counter_31__I_0_add_5_17/B1	->	Keyboard/counter_31__I_0_add_5_17/S1

++++ Loop42
Keyboard/counter_31__I_0_add_5_19/B1	->	Keyboard/counter_31__I_0_add_5_19/S1

++++ Loop43
Keyboard/counter_31__I_0_add_5_21/CI1	->	Keyboard/counter_31__I_0_add_5_21/CO1

++++ Loop44
Keyboard/counter_31__I_0_add_5_21/B0	->	Keyboard/counter_31__I_0_add_5_21/S0

++++ Loop45
Keyboard/i642_3_lut_4_lut/D	->	Keyboard/i642_3_lut_4_lut/Z

++++ Loop46
Keyboard/i30_4_lut/D	->	Keyboard/i30_4_lut/Z

++++ Loop47
Keyboard/i637_3_lut_4_lut/D	->	Keyboard/i637_3_lut_4_lut/Z

++++ Loop48
Keyboard/counter_31__I_0_add_5_19/B0	->	Keyboard/counter_31__I_0_add_5_19/S0

++++ Loop49
Keyboard/i632_3_lut_4_lut/D	->	Keyboard/i632_3_lut_4_lut/Z

++++ Loop50
Keyboard/i386_3_lut/Z	->	Keyboard/i17_4_lut/Z

++++ Loop51
Keyboard/i627_3_lut_4_lut/D	->	Keyboard/i627_3_lut_4_lut/Z

++++ Loop52
Keyboard/counter_31__I_0_add_5_17/B0	->	Keyboard/counter_31__I_0_add_5_17/S0

++++ Loop53
Keyboard/i712_3_lut_4_lut/D	->	Keyboard/i712_3_lut_4_lut/Z

++++ Loop54
Keyboard/i505_3_lut_4_lut/D	->	Keyboard/i505_3_lut_4_lut/Z

++++ Loop55
Keyboard/counter_31__I_0_add_5_15/B0	->	Keyboard/counter_31__I_0_add_5_15/S0

++++ Loop56
Keyboard/i294_3_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop57
Keyboard/i510_3_lut_4_lut/D	->	Keyboard/i510_3_lut_4_lut/Z

++++ Loop58
Keyboard/i530_3_lut_4_lut/D	->	Keyboard/i530_3_lut_4_lut/Z

++++ Loop59
Keyboard/counter_31__I_0_add_5_13/B0	->	Keyboard/counter_31__I_0_add_5_13/S0

++++ Loop60
Keyboard/i537_3_lut_4_lut/D	->	Keyboard/i537_3_lut_4_lut/Z

++++ Loop61
Keyboard/i542_3_lut_4_lut/D	->	Keyboard/i542_3_lut_4_lut/Z

++++ Loop62
Keyboard/counter_31__I_0_add_5_11/B0	->	Keyboard/counter_31__I_0_add_5_11/S0

++++ Loop63
Keyboard/i547_3_lut_4_lut/D	->	Keyboard/i547_3_lut_4_lut/Z

++++ Loop64
Keyboard/i552_3_lut_4_lut/D	->	Keyboard/i552_3_lut_4_lut/Z

++++ Loop65
Keyboard/counter_31__I_0_add_5_9/S0	->	Keyboard/i557_3_lut_4_lut/Z

++++ Loop66
Keyboard/i557_3_lut_4_lut/D	->	Keyboard/i557_3_lut_4_lut/Z

++++ Loop67
Keyboard/counter_31__I_0_add_5_7/S1	->	Keyboard/i562_3_lut_4_lut/Z

++++ Loop68
Keyboard/i562_3_lut_4_lut/D	->	Keyboard/i562_3_lut_4_lut/Z

++++ Loop69
Keyboard/counter_31__I_0_add_5_7/S0	->	Keyboard/i567_3_lut_4_lut/Z

++++ Loop70
Keyboard/i567_3_lut_4_lut/D	->	Keyboard/i567_3_lut_4_lut/Z

++++ Loop71
Keyboard/counter_31__I_0_add_5_5/S1	->	Keyboard/i572_3_lut_4_lut/Z

++++ Loop72
Keyboard/i572_3_lut_4_lut/D	->	Keyboard/i572_3_lut_4_lut/Z

++++ Loop73
Keyboard/counter_31__I_0_add_5_5/S0	->	Keyboard/i577_3_lut_4_lut/Z

++++ Loop74
Keyboard/i346_3_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop75
Keyboard/i577_3_lut_4_lut/D	->	Keyboard/i577_3_lut_4_lut/Z

++++ Loop76
Keyboard/i617_4_lut/A	->	Keyboard/i617_4_lut/Z

++++ Loop77
Keyboard/i378_3_lut/Z	->	Keyboard/actualKey_2__1__I_0_i1_3_lut_4_lut/Z

++++ Loop78
Keyboard.i72_1_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop79
Keyboard.i72_1_lut/Z	->	Keyboard/i617_4_lut/Z

++++ Loop80
Keyboard/actualKey_3__1__I_0_i1_3_lut_4_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop81
Keyboard/i515_3_lut/A	->	Keyboard/i515_3_lut/Z

++++ Loop82
Keyboard/actualKey_3__1__I_0_i1_3_lut_4_lut/C	->	Keyboard/actualKey_3__1__I_0_i1_3_lut_4_lut/Z

++++ Loop83
Keyboard/i612_3_lut/A	->	Keyboard/i612_3_lut/Z

++++ Loop84
Keyboard/actualKey_2__1__I_0_i2_3_lut_4_lut/C	->	Keyboard/actualKey_2__1__I_0_i2_3_lut_4_lut/Z

++++ Loop85
Keyboard/i6_4_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop86
Keyboard/i622_3_lut/A	->	Keyboard/i622_3_lut/Z

++++ Loop87
Keyboard/actualKey_3__1__I_0_i2_3_lut_4_lut/C	->	Keyboard/actualKey_3__1__I_0_i2_3_lut_4_lut/Z

++++ Loop88
Keyboard.equal_73_i4_2_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop89
Keyboard/i582_3_lut_4_lut/D	->	Keyboard/i582_3_lut_4_lut/Z

++++ Loop90
Keyboard.i71_1_lut/C	->	Keyboard.i71_1_lut/Z

++++ Loop91
Keyboard/i602_4_lut/D	->	Keyboard/i602_4_lut/Z

++++ Loop92
Keyboard/i602_4_lut/A	->	Keyboard/i602_4_lut/Z

++++ Loop93
Keyboard/i597_4_lut/A	->	Keyboard/i597_4_lut/Z

++++ Loop94
Keyboard/i362_3_lut/Z	->	Keyboard/actualKey_0__1__I_0_i1_3_lut_4_lut/Z

++++ Loop95
Keyboard.i69_1_lut/Z	->	Keyboard/i597_4_lut/Z

++++ Loop96
Keyboard.i69_1_lut/Z	->	Keyboard/i5_3_lut/Z

++++ Loop97
Keyboard.equal_75_i4_2_lut/Z	->	Keyboard/actualKey_1__1__I_0_i1_3_lut_4_lut/Z

++++ Loop98
Keyboard/counter_31__I_0_add_5_3/S1	->	Keyboard/i582_3_lut_4_lut/Z

++++ Loop99
Keyboard/counter_31__I_0_add_5_3/S0	->	Keyboard/i587_3_lut_4_lut/Z

++++ Loop100
Keyboard/i587_3_lut_4_lut/D	->	Keyboard/i587_3_lut_4_lut/Z

++++ Loop101
Keyboard/counter_31__I_0_add_5_23/S0	->	Keyboard/i652_3_lut_4_lut/Z

++++ Loop102
Keyboard/counter_31__I_0_add_5_23/B0	->	Keyboard/counter_31__I_0_add_5_23/CO0

++++ Loop103
Keyboard/i652_3_lut_4_lut/D	->	Keyboard/i652_3_lut_4_lut/Z

++++ Loop104
Keyboard/i30_4_lut/Z	->	Keyboard/i657_3_lut_4_lut/Z

++++ Loop105
Keyboard/counter_31__I_0_add_5_1/S1	->	Keyboard/i520_3_lut_4_lut/Z

++++ Loop106
Keyboard/i302_3_lut/Z	->	Keyboard/actualKey_1__1__I_0_i1_3_lut_4_lut/Z

++++ Loop107
Keyboard/i302_3_lut/Z	->	Keyboard/i17_4_lut/Z

++++ Loop108
Keyboard/i520_3_lut_4_lut/D	->	Keyboard/i520_3_lut_4_lut/Z

++++ Loop109
Keyboard/i702_3_lut_4_lut/D	->	Keyboard/i702_3_lut_4_lut/Z

++++ Loop110
Keyboard/i697_3_lut_4_lut/D	->	Keyboard/i697_3_lut_4_lut/Z

++++ Loop111
Keyboard/i687_3_lut_4_lut/D	->	Keyboard/i687_3_lut_4_lut/Z

++++ Loop112
Keyboard/i677_3_lut_4_lut/D	->	Keyboard/i677_3_lut_4_lut/Z

++++ Loop113
Keyboard/i667_3_lut_4_lut/D	->	Keyboard/i667_3_lut_4_lut/Z

++++ Loop114
Keyboard/i657_3_lut_4_lut/D	->	Keyboard/i657_3_lut_4_lut/Z

++++ Loop115
Keyboard/actualKey[3]_i5_reset/Q	->	Keyboard/i370_3_lut/Z

++++ Loop116
i3536_2_lut/A	->	i3536_2_lut/Z

++++ Loop117
Keyboard/actualKey[3]_i5_set/Q	->	Keyboard/i370_3_lut/Z

++++ Loop118
i3536_2_lut/B	->	i3536_2_lut/Z

++++ Loop119
Keyboard/i607_3_lut/A	->	Keyboard/i607_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 35.7895%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99977.263 ns 
STATE_OUT/serial/counter_i30/D           |99978.045 ns 
STATE_OUT/serial/counter_i27/D           |99978.283 ns 
STATE_OUT/serial/counter_i29/D           |99978.376 ns 
STATE_OUT/serial/counter_i28/D           |99978.601 ns 
STATE_OUT/serial/counter_i26/D           |99979.091 ns 
STATE_OUT/serial/counter_i23/D           |99979.447 ns 
STATE_OUT/serial/counter_i25/D           |99979.488 ns 
STATE_OUT/serial/counter_i24/D           |99979.713 ns 
STATE_OUT/serial/status_out/SR           |99979.723 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i19/D           |    1.719 ns 
STATE_OUT/serial/counter_i14/D           |    1.719 ns 
STATE_OUT/serial/counter_i11/D           |    1.719 ns 
STATE_OUT/serial/counter_i7/D            |    1.719 ns 
STATE_OUT/serial/counter_i4/D            |    1.719 ns 
STATE_OUT/serial/counter_i5/D            |    1.719 ns 
STATE_OUT/serial/aux_i2/D                |    1.719 ns 
STATE_OUT/cont_139__i2/D                 |    1.719 ns 
STATE_OUT/cont_139__i3/D                 |    1.719 ns 
STATE_OUT/cont_139__i1/D                 |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
KB_RECV                                 |                     input
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Keyboard/counter_i22_reset              |                  No Clock
Keyboard/counter_i18_reset              |                  No Clock
Keyboard/counter_i19_reset              |                  No Clock
Keyboard/counter_i17_reset              |                  No Clock
Keyboard/actualKey[3]_i8_reset          |                  No Clock
Keyboard/counter_i16_reset              |                  No Clock
Keyboard/actualKey[3]_i2_reset          |                  No Clock
Keyboard/counter_i20_reset              |                  No Clock
Keyboard/actualKey[3]_i3_reset          |                  No Clock
Keyboard/counter_i10_reset              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       467
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE_R16C12C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 49.1% (route), 50.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.263 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.000        22.075  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        22.353  2       
STATE_OUT/serial/n2756                                    NET DELAY            0.000        22.353  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        22.631  2       
STATE_OUT/serial/n6630                                    NET DELAY            0.000        22.631  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        22.909  2       
STATE_OUT/serial/n2758                                    NET DELAY            0.000        22.909  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        23.187  2       
STATE_OUT/serial/n6633                                    NET DELAY            0.000        23.187  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE_R16C11D   CIN1_TO_COUT1_DELAY  0.278        23.465  2       
STATE_OUT/serial/n2760                                    NET DELAY            1.219        24.684  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE_R16C12A   D0_TO_F0_DELAY       0.450        25.134  1       
STATE_OUT/serial/counter_31__N_153[31]                    NET DELAY            2.437        27.571  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          SLICE_R16C12C   C1_TO_F1_DELAY       0.477        28.048  1       
STATE_OUT/serial/counter_31__N_84[31] ( DI1 )
                                                          NET DELAY            0.000        28.048  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -28.048  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99977.263  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE_R16C12C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 48.6% (route), 51.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.045 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.000        22.075  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        22.353  2       
STATE_OUT/serial/n2756                                    NET DELAY            0.000        22.353  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        22.631  2       
STATE_OUT/serial/n6630                                    NET DELAY            0.000        22.631  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        22.909  2       
STATE_OUT/serial/n2758                                    NET DELAY            0.000        22.909  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R16C11D   CIN0_TO_COUT0_DELAY  0.278        23.187  2       
STATE_OUT/serial/n6633                                    NET DELAY            0.662        23.849  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE_R16C11D   D1_TO_F1_DELAY       0.450        24.299  1       
STATE_OUT/serial/counter_31__N_153[30]                    NET DELAY            2.490        26.789  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE_R16C12C   B0_TO_F0_DELAY       0.477        27.266  1       
STATE_OUT/serial/counter_31__N_84[30] ( DI0 )
                                                          NET DELAY            0.000        27.266  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.266  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.045  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE_R17C12B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.283 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.000        22.075  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        22.353  2       
STATE_OUT/serial/n2756                                    NET DELAY            0.662        23.015  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE_R16C11C   D0_TO_F0_DELAY       0.450        23.465  1       
STATE_OUT/serial/counter_31__N_153[27]                    NET DELAY            3.086        26.551  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          SLICE_R17C12B   B1_TO_F1_DELAY       0.477        27.028  1       
STATE_OUT/serial/counter_31__N_84[27] ( DI1 )
                                                          NET DELAY            0.000        27.028  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.028  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.283  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE_R15C11D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 49.1% (route), 50.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.376 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.000        22.075  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        22.353  2       
STATE_OUT/serial/n2756                                    NET DELAY            0.000        22.353  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        22.631  2       
STATE_OUT/serial/n6630                                    NET DELAY            0.000        22.631  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C11C   CIN1_TO_COUT1_DELAY  0.278        22.909  2       
STATE_OUT/serial/n2758                                    NET DELAY            0.662        23.571  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE_R16C11D   D0_TO_F0_DELAY       0.450        24.021  1       
STATE_OUT/serial/counter_31__N_153[29]                    NET DELAY            2.437        26.458  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          SLICE_R15C11D   C1_TO_F1_DELAY       0.477        26.935  1       
STATE_OUT/serial/counter_31__N_84[29] ( DI1 )
                                                          NET DELAY            0.000        26.935  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.935  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.376  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE_R15C11D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 49.8% (route), 50.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.601 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.000        22.075  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C11B   CIN1_TO_COUT1_DELAY  0.278        22.353  2       
STATE_OUT/serial/n2756                                    NET DELAY            0.000        22.353  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C11C   CIN0_TO_COUT0_DELAY  0.278        22.631  2       
STATE_OUT/serial/n6630                                    NET DELAY            0.662        23.293  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE_R16C11C   D1_TO_F1_DELAY       0.450        23.743  1       
STATE_OUT/serial/counter_31__N_153[28]                    NET DELAY            2.490        26.233  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          SLICE_R15C11D   B0_TO_F0_DELAY       0.477        26.710  1       
STATE_OUT/serial/counter_31__N_84[28] ( DI0 )
                                                          NET DELAY            0.000        26.710  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.710  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.601  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE_R17C12B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 51.3% (route), 48.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.091 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.000        21.797  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C11B   CIN0_TO_COUT0_DELAY  0.278        22.075  2       
STATE_OUT/serial/n6627                                    NET DELAY            0.662        22.737  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE_R16C11B   D1_TO_F1_DELAY       0.450        23.187  1       
STATE_OUT/serial/counter_31__N_153[26]                    NET DELAY            2.556        25.743  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          SLICE_R17C12B   A0_TO_F0_DELAY       0.477        26.220  1       
STATE_OUT/serial/counter_31__N_84[26] ( DI0 )
                                                          NET DELAY            0.000        26.220  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.220  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.091  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i23/D  (SLICE_R17C9C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 54.6% (route), 45.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.447 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            1.219        21.904  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          SLICE_R16C11A   D0_TO_F0_DELAY       0.450        22.354  1       
STATE_OUT/serial/counter_31__N_153[23]                    NET DELAY            3.033        25.387  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          SLICE_R17C9C    C1_TO_F1_DELAY       0.477        25.864  1       
STATE_OUT/serial/counter_31__N_84[23] ( DI1 )
                                                          NET DELAY            0.000        25.864  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.864  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.447  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i25/D  (SLICE_R15C11C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 51.8% (route), 48.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.488 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.000        21.519  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C11A   CIN1_TO_COUT1_DELAY  0.278        21.797  2       
STATE_OUT/serial/n2754                                    NET DELAY            0.662        22.459  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          SLICE_R16C11B   D0_TO_F0_DELAY       0.450        22.909  1       
STATE_OUT/serial/counter_31__N_153[25]                    NET DELAY            2.437        25.346  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          SLICE_R15C11C   C1_TO_F1_DELAY       0.477        25.823  1       
STATE_OUT/serial/counter_31__N_84[25] ( DI1 )
                                                          NET DELAY            0.000        25.823  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.823  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.488  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE_R18C9B)
Path End         : STATE_OUT/serial/counter_i24/D  (SLICE_R15C11C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.713 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE_R18C9B    CLK_TO_Q0_DELAY      1.391         6.901  3       
STATE_OUT/serial/counter[0]                               NET DELAY            3.258        10.159  3       
STATE_OUT/i1_2_lut/B->STATE_OUT/i1_2_lut/Z
                                          SLICE_R15C8D    A0_TO_F0_DELAY       0.450        10.609  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            2.490        13.099  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R16C8A    B1_TO_COUT1_DELAY    0.358        13.457  2       
STATE_OUT/serial/n2730                                    NET DELAY            0.000        13.457  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        13.735  2       
STATE_OUT/serial/n6591                                    NET DELAY            0.000        13.735  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        14.013  2       
STATE_OUT/serial/n2732                                    NET DELAY            0.000        14.013  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        14.291  2       
STATE_OUT/serial/n6594                                    NET DELAY            0.000        14.291  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        14.569  2       
STATE_OUT/serial/n2734                                    NET DELAY            0.000        14.569  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        14.847  2       
STATE_OUT/serial/n6597                                    NET DELAY            0.000        14.847  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        15.125  2       
STATE_OUT/serial/n2736                                    NET DELAY            0.556        15.681  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        15.959  2       
STATE_OUT/serial/n6600                                    NET DELAY            0.000        15.959  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        16.237  2       
STATE_OUT/serial/n2738                                    NET DELAY            0.000        16.237  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        16.515  2       
STATE_OUT/serial/n6603                                    NET DELAY            0.000        16.515  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        16.793  2       
STATE_OUT/serial/n2740                                    NET DELAY            0.000        16.793  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        17.071  2       
STATE_OUT/serial/n6606                                    NET DELAY            0.000        17.071  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        17.349  2       
STATE_OUT/serial/n2742                                    NET DELAY            0.000        17.349  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        17.627  2       
STATE_OUT/serial/n6609                                    NET DELAY            0.000        17.627  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        17.905  2       
STATE_OUT/serial/n2744                                    NET DELAY            0.556        18.461  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        18.739  2       
STATE_OUT/serial/n6612                                    NET DELAY            0.000        18.739  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        19.017  2       
STATE_OUT/serial/n2746                                    NET DELAY            0.000        19.017  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        19.295  2       
STATE_OUT/serial/n6615                                    NET DELAY            0.000        19.295  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        19.573  2       
STATE_OUT/serial/n2748                                    NET DELAY            0.000        19.573  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        19.851  2       
STATE_OUT/serial/n6618                                    NET DELAY            0.000        19.851  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        20.129  2       
STATE_OUT/serial/n2750                                    NET DELAY            0.000        20.129  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        20.407  2       
STATE_OUT/serial/n6621                                    NET DELAY            0.000        20.407  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        20.685  2       
STATE_OUT/serial/n2752                                    NET DELAY            0.556        21.241  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C11A   CIN0_TO_COUT0_DELAY  0.278        21.519  2       
STATE_OUT/serial/n6624                                    NET DELAY            0.662        22.181  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          SLICE_R16C11A   D1_TO_F1_DELAY       0.450        22.631  1       
STATE_OUT/serial/counter_31__N_153[24]                    NET DELAY            2.490        25.121  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          SLICE_R15C11C   B0_TO_F0_DELAY       0.477        25.598  1       
STATE_OUT/serial/counter_31__N_84[24] ( DI0 )
                                                          NET DELAY            0.000        25.598  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.598  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.713  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i15/Q  (SLICE_R15C9A)
Path End         : STATE_OUT/serial/status_out/SR  (SLICE_R18C12D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 5
Delay Ratio      : 83.8% (route), 16.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.723 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/serial/counter_i15/CK->STATE_OUT/serial/counter_i15/Q
                                          SLICE_R15C9A    CLK_TO_Q1_DELAY  1.391         6.901  3       
STATE_OUT/serial/counter[15]                              NET DELAY        3.218        10.119  3       
STATE_OUT/serial/i24_4_lut/B->STATE_OUT/serial/i24_4_lut/Z
                                          SLICE_R15C12D   C0_TO_F0_DELAY   0.450        10.569  1       
STATE_OUT/serial/n56                                      NET DELAY        3.603        14.172  1       
STATE_OUT/serial/i30_4_lut/D->STATE_OUT/serial/i30_4_lut/Z
                                          SLICE_R17C11B   B1_TO_F1_DELAY   0.450        14.622  1       
STATE_OUT/serial/n62                                      NET DELAY        2.172        16.794  1       
STATE_OUT/serial/i31_4_lut/B->STATE_OUT/serial/i31_4_lut/Z
                                          SLICE_R18C10B   D0_TO_F0_DELAY   0.450        17.244  42      
STATE_OUT/serial/n63                                      NET DELAY        4.225        21.469  42      
STATE_OUT/serial/i3571_2_lut/B->STATE_OUT/serial/i3571_2_lut/Z
                                          SLICE_R15C12B   C1_TO_F1_DELAY   0.450        21.919  1       
STATE_OUT/serial/counter_31__N_185 ( LSR )
                                                          NET DELAY        3.338        25.257  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.530    100004.980  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100004.980  
Arrival Time                                                                             -25.257  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.723  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i19/Q  (SLICE_R15C10D)
Path End         : STATE_OUT/serial/counter_i19/D  (SLICE_R15C10D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i19/CK->STATE_OUT/serial/counter_i19/Q
                                          SLICE_R15C10D   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[19]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i20_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i20_3_lut_4_lut/Z
                                          SLICE_R15C10D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[19] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R15C8D)
Path End         : STATE_OUT/serial/counter_i14/D  (SLICE_R15C9A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c                                        NET DELAY      3.041         3.041  38      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R15C8D    CLK_TO_Q1_DELAY  0.768         3.809  68      
STATE_OUT/serial/init                                     NET DELAY        0.702         4.511  68      
STATE_OUT/serial/counter_31__I_36_i15_3_lut_4_lut/B->STATE_OUT/serial/counter_31__I_36_i15_3_lut_4_lut/Z
                                          SLICE_R15C9A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[14] ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i11/Q  (SLICE_R17C10C)
Path End         : STATE_OUT/serial/counter_i11/D  (SLICE_R17C10C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i11/CK->STATE_OUT/serial/counter_i11/Q
                                          SLICE_R17C10C   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[11]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i12_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i12_3_lut_4_lut/Z
                                          SLICE_R17C10C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[11] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i7/Q  (SLICE_R17C8C)
Path End         : STATE_OUT/serial/counter_i7/D  (SLICE_R17C8C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i7/CK->STATE_OUT/serial/counter_i7/Q
                                          SLICE_R17C8C    CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[7]                               NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i8_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i8_3_lut_4_lut/Z
                                          SLICE_R17C8C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[7] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R15C8D)
Path End         : STATE_OUT/serial/counter_i4/D  (SLICE_R15C8C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c                                        NET DELAY      3.041         3.041  38      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R15C8D    CLK_TO_Q1_DELAY  0.768         3.809  68      
STATE_OUT/serial/init                                     NET DELAY        0.702         4.511  68      
STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/B->STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/Z
                                          SLICE_R15C8C    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[4] ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i5/Q  (SLICE_R15C8C)
Path End         : STATE_OUT/serial/counter_i5/D  (SLICE_R15C8C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i5/CK->STATE_OUT/serial/counter_i5/Q
                                          SLICE_R15C8C    CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[5]                               NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i6_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i6_3_lut_4_lut/Z
                                          SLICE_R15C8C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[5] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i2/Q  (SLICE_R18C11A)
Path End         : STATE_OUT/serial/aux_i2/D  (SLICE_R18C11A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/aux_i2/CK->STATE_OUT/serial/aux_i2/Q
                                          SLICE_R18C11A   CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/serial/aux[2]                                   NET DELAY        0.702         4.511  2       
STATE_OUT.serial.SLICE_137/D0->STATE_OUT.serial.SLICE_137/F0
                                          SLICE_R18C11A   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT.serial.aux_3__N_116[2]$n2 ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i2/Q  (SLICE_R14C7D)
Path End         : STATE_OUT/cont_139__i2/D  (SLICE_R14C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/cont_139__i2/CK->STATE_OUT/cont_139__i2/Q
                                          SLICE_R14C7D    CLK_TO_Q0_DELAY  0.768         3.809  3       
STATE_OUT/cont[2]                                         NET DELAY        0.702         4.511  3       
STATE_OUT/i2063_2_lut_4_lut/A->STATE_OUT/i2063_2_lut_4_lut/Z
                                          SLICE_R14C7D    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i3/Q  (SLICE_R14C7D)
Path End         : STATE_OUT/cont_139__i3/D  (SLICE_R14C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/cont_139__i3/CK->STATE_OUT/cont_139__i3/Q
                                          SLICE_R14C7D    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/cont[3]                                         NET DELAY        0.702         4.511  2       
STATE_OUT/i2070_3_lut/A->STATE_OUT/i2070_3_lut/Z
                                          SLICE_R14C7D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i1/Q  (SLICE_R14C7C)
Path End         : STATE_OUT/cont_139__i1/D  (SLICE_R14C7C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/cont_139__i1/CK->STATE_OUT/cont_139__i1/Q
                                          SLICE_R14C7C    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i2056_2_lut_3_lut/C->STATE_OUT/i2056_2_lut_3_lut/Z
                                          SLICE_R14C7C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

