-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
-- Date        : Wed Oct 21 22:50:45 2020
-- Host        : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ADC8_R2R_2048_sim_netlist.vhdl
-- Design      : ADC8_R2R_2048
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_address_decoder is
  port (
    cs_ce_ld_enable_i : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    s_axi_wready_i : out STD_LOGIC;
    counter_en_reg_reg : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC;
    bank4_write : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC;
    access_type : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    access_type_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    access_type_1 : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]\ : out STD_LOGIC;
    access_type_2 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank12_read : out STD_LOGIC;
    access_type_3 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\ : out STD_LOGIC;
    bank14_write : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    dac0_drp_we : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    access_type_4 : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\ : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]_0\ : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    bus2ip_rnw_i : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[7]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[17]_1\ : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc0_master_irq0 : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    adc1_master_irq0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_master_irq0 : in STD_LOGIC;
    adc3_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[13]_i_42_0\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_0\ : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16_0\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \IP2Bus_Data[30]_i_15_0\ : in STD_LOGIC;
    axi_timeout_en_reg_0 : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27_0\ : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_1\ : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC;
    \IP2Bus_Data[2]_i_18_0\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_2\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_4\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_5\ : in STD_LOGIC;
    dac1_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16_1\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_25_0\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_access_cs_reg[0]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \icount_out_reg[11]\ : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    \icount_out_reg[11]_0\ : in STD_LOGIC;
    s_axi_wready_reg_reg : in STD_LOGIC;
    \FSM_sequential_fsm_cs[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icount_out_reg[11]_1\ : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    \icount_out[11]_i_8\ : in STD_LOGIC;
    adc2_drp_rdy : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    access_type_reg_5 : in STD_LOGIC;
    axi_avalid_reg : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    bus2ip_rnw_reg_reg : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[0]_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[14]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data_reg[13]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[13]_0\ : in STD_LOGIC;
    adc30_disable_cal_freeze_input_reg : in STD_LOGIC;
    adc32_disable_cal_freeze_input_reg : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    adc32_disable_cal_freeze_input : in STD_LOGIC;
    adc3_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_5_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_disable_cal_freeze_input : in STD_LOGIC;
    adc2_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_4_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_14_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc12_disable_cal_freeze_input : in STD_LOGIC;
    adc1_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data_reg[3]_0\ : in STD_LOGIC;
    adc02_disable_cal_freeze_input : in STD_LOGIC;
    adc0_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_50_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[2]_0\ : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[7]_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[3]_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[2]_1\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_21_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_21_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_4\ : in STD_LOGIC;
    adc3_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_1\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_21_0\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc2_powerup_state_irq : in STD_LOGIC;
    adc1_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_cmn_irq_en : in STD_LOGIC;
    adc1_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data_reg[14]_0\ : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_35_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_54_0\ : in STD_LOGIC;
    dac1_done : in STD_LOGIC;
    dac1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_24_0\ : in STD_LOGIC;
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[1]_i_19_0\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_4_0\ : in STD_LOGIC;
    adc3_powerup_state_irq : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14_0\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3_1\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_12_0\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_16_0\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41_0\ : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_1\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11_0\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_2_0\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_1\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2_1\ : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21_0\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_23_0\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_25_0\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25_0\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24_1\ : in STD_LOGIC;
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[1]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24_0\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_35_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_19_0\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_12_0\ : in STD_LOGIC;
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_36_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_21_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_21_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc30_disable_cal_freeze_input : in STD_LOGIC;
    adc20_disable_cal_freeze_input : in STD_LOGIC;
    adc10_disable_cal_freeze_input : in STD_LOGIC;
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_49_0\ : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_17_0\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_5_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_2\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14_1\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_47_0\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_39_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_35_0\ : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41_1\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_13_2\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_10_0\ : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[3]_i_14_0\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_3\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_21_4\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_52_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17_1\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_49_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dac1_fifo_disable_reg[0]\ : in STD_LOGIC;
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_20_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_39_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data_reg[13]_1\ : in STD_LOGIC;
    \IP2Bus_Data[30]_i_3_0\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_3\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_6 : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_0\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_1\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18_0\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_2\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_3\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18_1\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_4\ : in STD_LOGIC;
    axi_read_req_r_reg_11 : in STD_LOGIC;
    \IP2Bus_Data[5]_i_15_0\ : in STD_LOGIC;
    axi_read_req_r_reg_12 : in STD_LOGIC;
    axi_read_req_r_reg_13 : in STD_LOGIC;
    axi_read_req_r_reg_14 : in STD_LOGIC;
    axi_read_req_r_reg_15 : in STD_LOGIC;
    axi_read_req_r_reg_16 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_36_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_address_decoder is
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_access_cs_reg[1]\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_81_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_82_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_83_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_84_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_88_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_77_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_77_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_9_n_0\ : STD_LOGIC;
  signal \^access_type\ : STD_LOGIC;
  signal \^access_type_1\ : STD_LOGIC;
  signal \^access_type_4\ : STD_LOGIC;
  signal access_type_i_2_n_0 : STD_LOGIC;
  signal \adc0_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal axi_RdAck_r_i_10_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_11_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_12_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_14_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_6_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_7_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_8_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_9_n_0 : STD_LOGIC;
  signal \axi_read_req_r_i_2__0_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__1_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__2_n_0\ : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal bank11_read : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal \^bank12_read\ : STD_LOGIC;
  signal bank13_read : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal \^bank14_write\ : STD_LOGIC;
  signal bank15_read : STD_LOGIC_VECTOR ( 193 downto 0 );
  signal bank1_read : STD_LOGIC_VECTOR ( 193 downto 3 );
  signal bank3_read : STD_LOGIC_VECTOR ( 193 downto 3 );
  signal \^bank4_write\ : STD_LOGIC;
  signal bank9_read : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal \^bus2ip_addr_reg_reg[11]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[11]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[11]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[17]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^bus2ip_addr_reg_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bus2ip_addr_reg_reg[4]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[4]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus2ip_addr_reg_reg[5]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[7]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[7]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[7]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus2ip_addr_reg_reg[7]_2\ : STD_LOGIC;
  signal \^bus2ip_rnw_i\ : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^cs_ce_ld_enable_i\ : STD_LOGIC;
  signal dac0_irq_en_i_4_n_0 : STD_LOGIC;
  signal \dac0_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal \dac1_sim_level[1]_i_2_n_0\ : STD_LOGIC;
  signal \icount_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \icount_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \icount_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \icount_out[11]_i_7_n_0\ : STD_LOGIC;
  signal rdce_expnd_i : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_reg_i_2_n_0 : STD_LOGIC;
  signal wrce_expnd_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_3__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_3__1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_4__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_16\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_26\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_38\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_39\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_40\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_48\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_49\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_50\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_55\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_59\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_62\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_64\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_66\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_69\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_70\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_11\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_13\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_17\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_18\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_21\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_25\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_33\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_10\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_12\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_18\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_25\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_27\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_31\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_35\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_37\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_39\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_8\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_16\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_17\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_18\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_19\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_19\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_28\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_30\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_31\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_33\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_34\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_35\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_37\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_52\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_12\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_26\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_28\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_32\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_33\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_37\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_38\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_45\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_49\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_60\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_61\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_65\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_82\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_88\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_16\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_20\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_28\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_33\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_34\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_40\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_65\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_71\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_75\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_80\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_3\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_6\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_15\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_23\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_25\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_28\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_29\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_40\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_42\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_43\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_47\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_52\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_56\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_57\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_6\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \IP2Bus_Data[29]_i_7\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_13\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_22\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_25\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_28\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_31\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_39\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_46\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_50\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_51\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_6\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_62\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_10\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_23\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_24\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_25\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_38\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_39\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_6\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_16\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_31\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_38\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_39\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_40\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_42\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_43\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_44\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_45\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_46\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_47\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_58\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_59\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_20\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_22\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_23\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_26\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_27\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_28\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_36\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_38\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_43\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_48\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_51\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_58\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_59\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_65\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_76\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_8\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_9\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_16\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_19\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_26\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_31\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_32\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_34\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_35\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_37\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_41\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_9\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_11\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_13\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_11\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_13\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_23\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_12\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_16\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_18\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_24\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_27\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_28\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_32\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_9\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_13\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_23\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_11\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_15\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_16\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_17\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_18\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \access_type_i_1__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \access_type_i_1__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \access_type_i_1__3\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of adc00_cal_freeze_reg_i_1 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of adc00_irq_en_i_1 : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of adc02_cal_freeze_reg_i_1 : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \adc0_cmn_en[15]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \adc0_end_stage[3]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \adc0_fifo_disable[0]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \adc0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of adc0_reset_i_1 : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of adc0_restart_i_1 : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \adc0_sample_rate[31]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \adc0_sim_level[1]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \adc0_sim_level[1]_i_2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \adc0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \adc0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \adc0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \adc0_slice3_irq_en[15]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of adc10_cal_freeze_reg_i_1 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of adc10_irq_en_i_1 : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of adc12_cal_freeze_reg_i_1 : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \adc1_cmn_en[15]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \adc1_end_stage[3]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \adc1_fifo_disable[0]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \adc1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of adc1_reset_i_1 : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of adc1_restart_i_1 : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \adc1_sample_rate[31]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \adc1_sim_level[1]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \adc1_sim_level[1]_i_2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \adc1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \adc1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \adc1_slice2_irq_en[15]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \adc1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of adc20_cal_freeze_reg_i_1 : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of adc20_irq_en_i_1 : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of adc22_cal_freeze_reg_i_1 : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \adc2_cmn_en[15]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \adc2_end_stage[3]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \adc2_fifo_disable[0]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \adc2_ref_clk_freq[31]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of adc2_reset_i_1 : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of adc2_restart_i_1 : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \adc2_sample_rate[31]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \adc2_sim_level[1]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \adc2_sim_level[1]_i_2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \adc2_slice0_irq_en[15]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \adc2_slice1_irq_en[15]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \adc2_slice2_irq_en[15]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \adc2_slice3_irq_en[15]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of adc30_cal_freeze_reg_i_1 : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of adc30_irq_en_i_1 : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of adc32_cal_freeze_reg_i_1 : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \adc3_cmn_en[15]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \adc3_end_stage[3]_i_2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \adc3_fifo_disable[0]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \adc3_ref_clk_freq[31]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of adc3_reset_i_1 : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of adc3_restart_i_1 : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \adc3_sample_rate[31]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \adc3_sim_level[1]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \adc3_slice0_irq_en[15]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \adc3_slice1_irq_en[15]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \adc3_slice2_irq_en[15]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \adc3_slice3_irq_en[15]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of axi_RdAck_r_i_12 : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__25\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__3\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__7\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__8\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of dac00_irq_en_i_1 : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \dac0_cmn_en[15]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \dac0_end_stage[3]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \dac0_fifo_disable[0]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \dac0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of dac0_reset_i_1 : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of dac0_restart_i_1 : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \dac0_sample_rate[31]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \dac0_sim_level[1]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \dac0_sim_level[1]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \dac0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \dac0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \dac0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \dac0_slice3_irq_en[15]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \dac0_start_stage[3]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of dac10_irq_en_i_1 : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \dac1_cmn_en[15]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \dac1_end_stage[3]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \dac1_fifo_disable[0]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \dac1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of dac1_reset_i_1 : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of dac1_restart_i_1 : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \dac1_sample_rate[31]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \dac1_sim_level[1]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \dac1_sim_level[1]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \dac1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \dac1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \dac1_slice2_irq_en[15]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \dac1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \dac1_start_stage[3]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_1 : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \startup_delay[15]_i_1\ : label is "soft_lutpair553";
begin
  \FSM_sequential_access_cs_reg[1]\ <= \^fsm_sequential_access_cs_reg[1]\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8\(0) <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_8\(0);
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\;
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\;
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\;
  access_type <= \^access_type\;
  access_type_1 <= \^access_type_1\;
  access_type_4 <= \^access_type_4\;
  bank12_read <= \^bank12_read\;
  bank14_write <= \^bank14_write\;
  bank4_write <= \^bank4_write\;
  \bus2ip_addr_reg_reg[11]\ <= \^bus2ip_addr_reg_reg[11]\;
  \bus2ip_addr_reg_reg[11]_0\ <= \^bus2ip_addr_reg_reg[11]_0\;
  \bus2ip_addr_reg_reg[11]_1\ <= \^bus2ip_addr_reg_reg[11]_1\;
  \bus2ip_addr_reg_reg[14]_0\ <= \^bus2ip_addr_reg_reg[14]_0\;
  \bus2ip_addr_reg_reg[14]_1\ <= \^bus2ip_addr_reg_reg[14]_1\;
  \bus2ip_addr_reg_reg[15]\ <= \^bus2ip_addr_reg_reg[15]\;
  \bus2ip_addr_reg_reg[15]_1\ <= \^bus2ip_addr_reg_reg[15]_1\;
  \bus2ip_addr_reg_reg[16]_0\ <= \^bus2ip_addr_reg_reg[16]_0\;
  \bus2ip_addr_reg_reg[16]_1\ <= \^bus2ip_addr_reg_reg[16]_1\;
  \bus2ip_addr_reg_reg[17]_1\ <= \^bus2ip_addr_reg_reg[17]_1\;
  \bus2ip_addr_reg_reg[2]\ <= \^bus2ip_addr_reg_reg[2]\;
  \bus2ip_addr_reg_reg[2]_0\ <= \^bus2ip_addr_reg_reg[2]_0\;
  \bus2ip_addr_reg_reg[4]\(4 downto 0) <= \^bus2ip_addr_reg_reg[4]\(4 downto 0);
  \bus2ip_addr_reg_reg[4]_0\(3 downto 0) <= \^bus2ip_addr_reg_reg[4]_0\(3 downto 0);
  \bus2ip_addr_reg_reg[4]_1\ <= \^bus2ip_addr_reg_reg[4]_1\;
  \bus2ip_addr_reg_reg[4]_2\(0) <= \^bus2ip_addr_reg_reg[4]_2\(0);
  \bus2ip_addr_reg_reg[5]\ <= \^bus2ip_addr_reg_reg[5]\;
  \bus2ip_addr_reg_reg[7]\ <= \^bus2ip_addr_reg_reg[7]\;
  \bus2ip_addr_reg_reg[7]_0\ <= \^bus2ip_addr_reg_reg[7]_0\;
  \bus2ip_addr_reg_reg[7]_1\(0) <= \^bus2ip_addr_reg_reg[7]_1\(0);
  \bus2ip_addr_reg_reg[7]_2\ <= \^bus2ip_addr_reg_reg[7]_2\;
  bus2ip_rnw_i <= \^bus2ip_rnw_i\;
  cs_ce_ld_enable_i <= \^cs_ce_ld_enable_i\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(14),
      I3 => axi_RdAck_reg(13),
      I4 => axi_RdAck_reg(11),
      I5 => axi_RdAck_reg(12),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\
    );
\FSM_onehot_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(14),
      O => \^bank12_read\
    );
\FSM_onehot_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(14),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\
    );
\FSM_onehot_state[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3FFF7"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => access_type_reg_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      I4 => Bus2IP_RdCE,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\
    );
\FSM_onehot_state[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(12),
      I4 => axi_read_req_r_reg_2,
      I5 => Bus2IP_RdCE,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00000040000000"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_4__0_n_0\,
      I1 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I2 => Bus2IP_WrCE,
      I3 => access_type_reg_0,
      I4 => axi_read_req_r_reg_0,
      I5 => Bus2IP_RdCE,
      O => \^access_type\
    );
\FSM_onehot_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00000080000000"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_onehot_state_reg[4]_4\(0),
      I2 => Bus2IP_WrCE,
      I3 => axi_read_req_r_reg_1,
      I4 => axi_RdAck_reg(10),
      I5 => Bus2IP_RdCE,
      O => access_type_0
    );
\FSM_onehot_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00000080000000"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I2 => Bus2IP_WrCE,
      I3 => access_type_reg_0,
      I4 => axi_read_req_r_reg_2,
      I5 => Bus2IP_RdCE,
      O => \^access_type_1\
    );
\FSM_onehot_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00000080000000"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_onehot_state_reg[4]_7\(0),
      I2 => Bus2IP_WrCE,
      I3 => access_type_reg_0,
      I4 => axi_read_req_r_reg_3,
      I5 => Bus2IP_RdCE,
      O => access_type_2
    );
\FSM_onehot_state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00000080000000"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      I2 => Bus2IP_WrCE,
      I3 => \FSM_onehot_state_reg[4]_2\,
      I4 => axi_read_req_r_reg_2,
      I5 => Bus2IP_RdCE,
      O => access_type_3
    );
\FSM_onehot_state[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_3\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      O => \^access_type_4\
    );
\FSM_onehot_state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_3__0_n_0\,
      I1 => \FSM_onehot_state[4]_i_4__3_n_0\,
      I2 => \FSM_onehot_state_reg[4]_5\,
      I3 => \FSM_onehot_state_reg[4]_4\(2),
      I4 => access_type_reg_2,
      I5 => \FSM_onehot_state_reg[4]_6\,
      O => \FSM_onehot_state_reg[4]\(0)
    );
\FSM_onehot_state[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_3__1_n_0\,
      I1 => \FSM_onehot_state[4]_i_4__4_n_0\,
      I2 => \FSM_onehot_state_reg[4]_8\,
      I3 => \FSM_onehot_state_reg[4]_7\(2),
      I4 => access_type_reg_3,
      I5 => \FSM_onehot_state_reg[4]_9\,
      O => \FSM_onehot_state_reg[4]_0\(0)
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I3 => \FSM_onehot_state[4]_i_4__0_n_0\,
      I4 => \FSM_onehot_state_reg[4]_1\,
      O => D(0)
    );
\FSM_onehot_state[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => access_type_i_2_n_0,
      O => \FSM_onehot_state[4]_i_3__0_n_0\
    );
\FSM_onehot_state[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bank12_read\,
      I1 => access_type_i_2_n_0,
      O => \FSM_onehot_state[4]_i_3__1_n_0\
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => access_type_reg_0,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => Bus2IP_RdCE,
      I4 => \FSM_onehot_state[4]_i_4__0_n_0\,
      O => \bus2ip_addr_reg_reg[16]\
    );
\FSM_onehot_state[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B002800"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_2\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => Bus2IP_WrCE,
      I4 => access_type_reg_0,
      I5 => \FSM_onehot_state_reg[4]_3\,
      O => \FSM_onehot_state[4]_i_4__0_n_0\
    );
\FSM_onehot_state[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_2,
      I4 => Bus2IP_RdCE,
      I5 => access_type_i_2_n_0,
      O => \bus2ip_addr_reg_reg[17]\
    );
\FSM_onehot_state[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => access_type_i_2_n_0,
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\
    );
\FSM_onehot_state[4]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_timeout_en_reg_0,
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(10),
      I3 => Bus2IP_WrCE,
      I4 => \FSM_onehot_state_reg[4]_4\(0),
      O => \FSM_onehot_state[4]_i_4__3_n_0\
    );
\FSM_onehot_state[4]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => axi_RdAck_reg(13),
      I1 => axi_RdAck_reg(11),
      I2 => access_type_reg_0,
      I3 => Bus2IP_WrCE,
      I4 => \FSM_onehot_state_reg[4]_7\(0),
      O => \FSM_onehot_state[4]_i_4__4_n_0\
    );
\FSM_onehot_state[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => access_type_reg_0,
      I3 => Bus2IP_WrCE,
      I4 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      O => \bus2ip_addr_reg_reg[14]\
    );
\FSM_onehot_state[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => axi_RdAck_reg(12),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(14),
      I4 => Bus2IP_WrCE,
      I5 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      O => \^bus2ip_addr_reg_reg[15]\
    );
\FSM_onehot_state[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_2,
      I4 => Bus2IP_WrCE,
      I5 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      O => \bus2ip_addr_reg_reg[17]_0\
    );
\FSM_sequential_access_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \FSM_sequential_access_cs_reg[0]\(2),
      I1 => \FSM_sequential_access_cs_reg[0]\(1),
      I2 => s_axi_wready_reg_i_2_n_0,
      I3 => \FSM_sequential_access_cs_reg[0]_0\,
      O => E(0)
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000FFFF"
    )
        port map (
      I0 => \FSM_sequential_access_cs_reg[0]\(0),
      I1 => \FSM_sequential_access_cs_reg[0]\(1),
      I2 => \FSM_sequential_access_cs_reg[0]\(2),
      I3 => s_axi_wready_reg_i_2_n_0,
      I4 => s_axi_aresetn,
      I5 => \^fsm_sequential_access_cs_reg[1]\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_sequential_access_cs_reg[0]\(2),
      I2 => \FSM_sequential_access_cs_reg[0]\(0),
      I3 => \FSM_sequential_access_cs_reg[0]\(1),
      I4 => s_axi_wvalid,
      O => \^cs_ce_ld_enable_i\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bus2ip_rnw_i\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      O => rdce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4514555445145555"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => \FSM_sequential_access_cs_reg[0]\(1),
      I2 => \FSM_sequential_access_cs_reg[0]\(0),
      I3 => \FSM_sequential_access_cs_reg[0]\(2),
      I4 => axi_avalid_reg,
      I5 => s_axi_awvalid,
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cs_ce_ld_enable_i\,
      D => rdce_expnd_i,
      Q => Bus2IP_RdCE,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bus2ip_rnw_i\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      O => wrce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cs_ce_ld_enable_i\,
      D => wrce_expnd_i,
      Q => Bus2IP_WrCE,
      R => cs_ce_clr
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551055"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => \IP2Bus_Data[0]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data[0]_i_6_n_0\,
      I5 => \IP2Bus_Data[0]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(0)
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => \IP2Bus_Data[0]_i_31_n_0\,
      I3 => \IP2Bus_Data[30]_i_21_n_0\,
      I4 => STATUS_COMMON(0),
      I5 => \IP2Bus_Data[13]_i_28_n_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFBBBFBBBFB"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_25_n_0\,
      I1 => adc00_irq_en,
      I2 => \^bus2ip_addr_reg_reg[7]\,
      I3 => \IP2Bus_Data[0]_i_2_1\,
      I4 => \IP2Bus_Data[1]_i_2_0\(0),
      I5 => bank9_read(64),
      O => \IP2Bus_Data[0]_i_11_n_0\
    );
\IP2Bus_Data[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_42_n_0\,
      I1 => \IP2Bus_Data[13]_i_31_n_0\,
      I2 => \IP2Bus_Data[15]_i_40_0\(0),
      I3 => \IP2Bus_Data[0]_i_32_n_0\,
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      I5 => \IP2Bus_Data[0]_i_33_n_0\,
      O => \IP2Bus_Data[0]_i_12_n_0\
    );
\IP2Bus_Data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => \^bus2ip_addr_reg_reg[14]_1\,
      O => \IP2Bus_Data[0]_i_13_n_0\
    );
\IP2Bus_Data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077777770777077"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_3_0\(0),
      I1 => bank13_read(64),
      I2 => \IP2Bus_Data[4]_i_35_n_0\,
      I3 => adc20_irq_en,
      I4 => \IP2Bus_Data[0]_i_3_1\,
      I5 => \^bus2ip_addr_reg_reg[7]_0\,
      O => \IP2Bus_Data[0]_i_14_n_0\
    );
\IP2Bus_Data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC550F0F0F0F0F"
    )
        port map (
      I0 => adc2_done,
      I1 => \IP2Bus_Data[0]_i_3_0\,
      I2 => \IP2Bus_Data[0]_i_34_n_0\,
      I3 => adc3_restart_reg,
      I4 => adc3_reset_reg,
      I5 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[0]_i_15_n_0\
    );
\IP2Bus_Data[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(0),
      O => \IP2Bus_Data[0]_i_16_n_0\
    );
\IP2Bus_Data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC550F0F0F0F0F"
    )
        port map (
      I0 => adc1_done,
      I1 => \IP2Bus_Data[0]_i_4_0\,
      I2 => \IP2Bus_Data[0]_i_35_n_0\,
      I3 => adc3_restart_reg,
      I4 => adc3_reset_reg,
      I5 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[0]_i_17_n_0\
    );
\IP2Bus_Data[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F3FFAAFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_36_n_0\,
      I1 => \IP2Bus_Data[0]_i_37_n_0\,
      I2 => \IP2Bus_Data[0]_i_38_n_0\,
      I3 => \IP2Bus_Data[2]_i_39_n_0\,
      I4 => \IP2Bus_Data[0]_i_39_n_0\,
      I5 => \IP2Bus_Data[0]_i_40_n_0\,
      O => \IP2Bus_Data[0]_i_18_n_0\
    );
\IP2Bus_Data[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFBBBFBBBFB"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_37_n_0\,
      I1 => adc10_irq_en,
      I2 => \^bus2ip_addr_reg_reg[4]\(0),
      I3 => \IP2Bus_Data[0]_i_4_1\,
      I4 => \IP2Bus_Data[1]_i_4_0\(0),
      I5 => bank11_read(64),
      O => \IP2Bus_Data[0]_i_19_n_0\
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55454444FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_8_n_0\,
      I1 => \IP2Bus_Data[29]_i_14_n_0\,
      I2 => \IP2Bus_Data[0]_i_9_n_0\,
      I3 => \IP2Bus_Data[0]_i_10_n_0\,
      I4 => \IP2Bus_Data[0]_i_11_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[17]_1\,
      I1 => adc2_do_mon(0),
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => adc3_do_mon(0),
      O => \IP2Bus_Data[0]_i_20_n_0\
    );
\IP2Bus_Data[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33A0000033AFFFFF"
    )
        port map (
      I0 => adc3_done,
      I1 => \IP2Bus_Data[0]_i_6_0\,
      I2 => adc3_restart_reg,
      I3 => adc3_reset_reg,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[0]_i_42_n_0\,
      O => \IP2Bus_Data[0]_i_21_n_0\
    );
\IP2Bus_Data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8880888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_6_1\,
      I1 => \IP2Bus_Data[31]_i_40_n_0\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => \IP2Bus_Data[1]_i_5_0\(0),
      I5 => \IP2Bus_Data[2]_i_18_n_0\,
      O => \IP2Bus_Data[0]_i_22_n_0\
    );
\IP2Bus_Data[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_20_n_0\,
      I1 => \IP2Bus_Data[1]_i_43_n_0\,
      I2 => \IP2Bus_Data[15]_i_10_0\(0),
      I3 => \IP2Bus_Data[0]_i_44_n_0\,
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      I5 => \IP2Bus_Data[0]_i_45_n_0\,
      O => \IP2Bus_Data[0]_i_23_n_0\
    );
\IP2Bus_Data[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0EEFFEEF0EE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_46_n_0\,
      I1 => \IP2Bus_Data[0]_i_47_n_0\,
      I2 => \IP2Bus_Data[0]_i_48_n_0\,
      I3 => \IP2Bus_Data[3]_i_48_n_0\,
      I4 => p_44_in(0),
      I5 => \IP2Bus_Data[0]_i_49_n_0\,
      O => \IP2Bus_Data[0]_i_24_n_0\
    );
\IP2Bus_Data[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBBA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_50_n_0\,
      I1 => \IP2Bus_Data[0]_i_51_n_0\,
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[0]_i_52_n_0\,
      I4 => \IP2Bus_Data[0]_i_53_n_0\,
      I5 => \IP2Bus_Data[0]_i_54_n_0\,
      O => \IP2Bus_Data[0]_i_25_n_0\
    );
\IP2Bus_Data[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(0),
      O => \IP2Bus_Data[0]_i_26_n_0\
    );
\IP2Bus_Data[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA88888AAA8AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[0]_i_55_n_0\,
      I2 => \IP2Bus_Data[0]_i_56_n_0\,
      I3 => \IP2Bus_Data[4]_i_41_n_0\,
      I4 => \IP2Bus_Data[0]_i_57_n_0\,
      I5 => \IP2Bus_Data[16]_i_10_n_0\,
      O => \IP2Bus_Data[0]_i_27_n_0\
    );
\IP2Bus_Data[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEAEAEAEAEAEAE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_58_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(0),
      I2 => \IP2Bus_Data[3]_i_8_n_0\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => adc3_restart_reg,
      I5 => adc0_done,
      O => \IP2Bus_Data[0]_i_28_n_0\
    );
\IP2Bus_Data[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => adc0_do_mon(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(0),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[0]_i_29_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555DDD5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[0]_i_12_n_0\,
      I2 => \IP2Bus_Data[0]_i_13_n_0\,
      I3 => \IP2Bus_Data[0]_i_14_n_0\,
      I4 => \IP2Bus_Data[0]_i_15_n_0\,
      I5 => \IP2Bus_Data[0]_i_16_n_0\,
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131313DCDFDFDF"
    )
        port map (
      I0 => adc0_fifo_disable(0),
      I1 => bank9_read(139),
      I2 => bank9_read(140),
      I3 => adc0_signal_lost(0),
      I4 => bank9_read(141),
      I5 => \IP2Bus_Data[15]_i_11_0\(0),
      O => \IP2Bus_Data[0]_i_30_n_0\
    );
\IP2Bus_Data[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(0),
      I1 => bank9_read(192),
      I2 => \IP2Bus_Data_reg[31]_0\(0),
      I3 => bank9_read(193),
      I4 => adc0_signal_lost(1),
      I5 => bank9_read(143),
      O => \IP2Bus_Data[0]_i_31_n_0\
    );
\IP2Bus_Data[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => adc2_signal_lost(1),
      I1 => bank13_read(143),
      I2 => \IP2Bus_Data[31]_i_5_3\(0),
      I3 => bank13_read(192),
      I4 => \IP2Bus_Data[31]_i_5_2\(0),
      I5 => bank13_read(193),
      O => \IP2Bus_Data[0]_i_32_n_0\
    );
\IP2Bus_Data[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_34_n_0\,
      I1 => \IP2Bus_Data[0]_i_60_n_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => adc2_fifo_disable(0),
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[0]_i_33_n_0\
    );
\IP2Bus_Data[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => adc2_status(0),
      I1 => bank13_read(3),
      I2 => \IP2Bus_Data[7]_i_5_0\(0),
      I3 => \^bus2ip_addr_reg_reg[14]_1\,
      I4 => \IP2Bus_Data[3]_i_20_0\(0),
      I5 => bank13_read(2),
      O => \IP2Bus_Data[0]_i_34_n_0\
    );
\IP2Bus_Data[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF15BF15BF"
    )
        port map (
      I0 => bank11_read(3),
      I1 => \IP2Bus_Data[7]_i_5_1\(0),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => adc1_status(0),
      I4 => p_39_in(0),
      I5 => bank11_read(2),
      O => \IP2Bus_Data[0]_i_35_n_0\
    );
\IP2Bus_Data[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(0),
      I1 => bank11_read(192),
      I2 => \IP2Bus_Data[31]_i_4_1\(0),
      I3 => bank11_read(193),
      I4 => adc1_signal_lost(1),
      I5 => bank11_read(143),
      O => \IP2Bus_Data[0]_i_36_n_0\
    );
\IP2Bus_Data[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA0000AAEA0000"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => adc1_signal_lost(0),
      I2 => adc30_disable_cal_freeze_input_reg,
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => adc1_fifo_disable(0),
      O => \IP2Bus_Data[0]_i_37_n_0\
    );
\IP2Bus_Data[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => \IP2Bus_Data[15]_i_3_0\(0),
      O => \IP2Bus_Data[0]_i_38_n_0\
    );
\IP2Bus_Data[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => adc30_disable_cal_freeze_input_reg,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[0]_i_39_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_17_n_0\,
      I1 => \IP2Bus_Data[15]_i_15_n_0\,
      I2 => \IP2Bus_Data[4]_i_19_n_0\,
      I3 => \IP2Bus_Data[0]_i_18_n_0\,
      I4 => \IP2Bus_Data[0]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_0\(0),
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => \IP2Bus_Data[13]_i_12_0\,
      I3 => \^bus2ip_addr_reg_reg[4]\(4),
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[0]_i_40_n_0\
    );
\IP2Bus_Data[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_read_req_r_reg,
      I3 => axi_RdAck_reg(5),
      I4 => axi_RdAck_reg(6),
      I5 => axi_RdAck_reg(7),
      O => bank11_read(64)
    );
\IP2Bus_Data[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3ACA0ACA0ACA0"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_18_0\(0),
      I1 => bank15_read(3),
      I2 => bank15_read(2),
      I3 => adc3_status(0),
      I4 => \IP2Bus_Data_reg[7]\(0),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\,
      O => \IP2Bus_Data[0]_i_42_n_0\
    );
\IP2Bus_Data[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(0),
      I1 => bank15_read(192),
      I2 => \IP2Bus_Data[31]_i_5_1\(0),
      I3 => bank15_read(193),
      I4 => adc3_signal_lost(1),
      I5 => bank15_read(143),
      O => \IP2Bus_Data[0]_i_44_n_0\
    );
\IP2Bus_Data[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_43_n_0\,
      I1 => \IP2Bus_Data[0]_i_61_n_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => adc3_fifo_disable(0),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[0]_i_45_n_0\
    );
\IP2Bus_Data[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000202"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_62_n_0\,
      I1 => \IP2Bus_Data[0]_i_63_n_0\,
      I2 => \IP2Bus_Data[0]_i_64_n_0\,
      I3 => \IP2Bus_Data[15]_i_21_0\(0),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[14]_i_51_n_0\,
      O => \IP2Bus_Data[0]_i_46_n_0\
    );
\IP2Bus_Data[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFF00D00000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]_2\,
      I1 => \IP2Bus_Data[0]_i_24_1\,
      I2 => p_34_in(0),
      I3 => \IP2Bus_Data[14]_i_78_n_0\,
      I4 => \IP2Bus_Data[2]_i_62_n_0\,
      I5 => \IP2Bus_Data[0]_i_65_n_0\,
      O => \IP2Bus_Data[0]_i_47_n_0\
    );
\IP2Bus_Data[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808C80"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_24_0\,
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      I4 => dac0_done,
      O => \IP2Bus_Data[0]_i_48_n_0\
    );
\IP2Bus_Data[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[0]_i_49_n_0\
    );
\IP2Bus_Data[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[0]_i_50_n_0\
    );
\IP2Bus_Data[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_50_1\(0),
      I3 => \IP2Bus_Data[31]_i_59_n_0\,
      O => \IP2Bus_Data[0]_i_51_n_0\
    );
\IP2Bus_Data[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA888A888A888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_66_n_0\,
      I1 => \IP2Bus_Data[10]_i_33_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_1\(0),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(0),
      I5 => bank3_read(193),
      O => \IP2Bus_Data[0]_i_52_n_0\
    );
\IP2Bus_Data[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_67_n_0\,
      I1 => \IP2Bus_Data[1]_i_52_n_0\,
      I2 => \IP2Bus_Data[0]_i_25_0\,
      I3 => \^bus2ip_addr_reg_reg[7]_1\(0),
      I4 => dac10_irq_en,
      I5 => bank3_read(129),
      O => \IP2Bus_Data[0]_i_53_n_0\
    );
\IP2Bus_Data[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAAAABAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[10]\,
      I1 => \IP2Bus_Data[0]_i_69_n_0\,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data[3]_i_6_0\(0),
      I5 => \IP2Bus_Data[0]_i_70_n_0\,
      O => \IP2Bus_Data[0]_i_54_n_0\
    );
\IP2Bus_Data[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \dac1_end_stage_reg[0]\,
      I1 => \axi_read_req_r_i_2__0_n_0\,
      I2 => adc3_restart_reg,
      I3 => adc3_reset_reg,
      O => \IP2Bus_Data[0]_i_55_n_0\
    );
\IP2Bus_Data[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_27_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => irq_enables(0),
      I3 => bank0_read(65),
      O => \IP2Bus_Data[0]_i_56_n_0\
    );
\IP2Bus_Data[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AAE2AA"
    )
        port map (
      I0 => bank0_read(8),
      I1 => \adc3_start_stage_reg[0]\,
      I2 => Q(0),
      I3 => \axi_read_req_r_i_2__0_n_0\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[0]_i_57_n_0\
    );
\IP2Bus_Data[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00F8000800"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => adc0_status(0),
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => \IP2Bus_Data[3]_i_2_0\(0),
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[0]_i_58_n_0\
    );
\IP2Bus_Data[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => \adc3_fifo_disable_reg[0]\,
      O => bank9_read(140)
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA888AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[0]_i_20_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[0]_i_21_n_0\,
      I4 => \IP2Bus_Data[0]_i_22_n_0\,
      I5 => \IP2Bus_Data[0]_i_23_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00000C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_0\(0),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => adc2_signal_lost(0),
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[0]_i_60_n_0\
    );
\IP2Bus_Data[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00000C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_0\(0),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => adc3_signal_lost(0),
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[0]_i_61_n_0\
    );
\IP2Bus_Data[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB3BFBF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(0),
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \dac0_fifo_disable_reg[0]\,
      I4 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[0]_i_62_n_0\
    );
\IP2Bus_Data[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000007F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(0),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(0),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[0]_i_63_n_0\
    );
\IP2Bus_Data[0]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_RdAck_r_reg_1,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[0]_i_64_n_0\
    );
\IP2Bus_Data[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808C808080"
    )
        port map (
      I0 => dac0_status(1),
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => \IP2Bus_Data[1]_i_49_0\(0),
      I4 => \adc3_sim_level_reg[0]\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[0]_i_65_n_0\
    );
\IP2Bus_Data[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB3BFBF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(0),
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \dac1_fifo_disable_reg[0]\,
      I4 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[0]_i_66_n_0\
    );
\IP2Bus_Data[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808C808080"
    )
        port map (
      I0 => dac1_status(1),
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => \IP2Bus_Data[1]_i_21_1\(0),
      I4 => \adc3_sim_level_reg[0]\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[0]_i_67_n_0\
    );
\IP2Bus_Data[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_timeout_en_reg,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(129)
    );
\IP2Bus_Data[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808C80"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_54_0\,
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      I4 => dac1_done,
      O => \IP2Bus_Data[0]_i_69_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B080"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_24_n_0\,
      I1 => \IP2Bus_Data_reg[7]_1\,
      I2 => \IP2Bus_Data_reg[3]_1\,
      I3 => \IP2Bus_Data[0]_i_25_n_0\,
      I4 => \IP2Bus_Data[0]_i_26_n_0\,
      I5 => \IP2Bus_Data[0]_i_27_n_0\,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => axi_RdAck_r_i_9_n_0,
      O => \IP2Bus_Data[0]_i_70_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8AAA8000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data[0]_i_2_0\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => adc3_reset_reg,
      I4 => \IP2Bus_Data[0]_i_28_n_0\,
      I5 => \IP2Bus_Data[0]_i_29_n_0\,
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A8A8AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => \IP2Bus_Data[31]_i_45_n_0\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => adc30_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[14]_i_33_n_0\,
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[10]_i_3_n_0\,
      I3 => \IP2Bus_Data[10]_i_4_n_0\,
      I4 => \IP2Bus_Data[10]_i_5_n_0\,
      I5 => \IP2Bus_Data[10]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(10)
    );
\IP2Bus_Data[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(10),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(10),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[10]_i_24_n_0\,
      O => \IP2Bus_Data[10]_i_10_n_0\
    );
\IP2Bus_Data[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data[11]_i_25_n_0\,
      I3 => \IP2Bus_Data_reg[11]_0\(2),
      O => \IP2Bus_Data[10]_i_11_n_0\
    );
\IP2Bus_Data[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_5_0\(2),
      I1 => \IP2Bus_Data[11]_i_27_n_0\,
      I2 => \IP2Bus_Data[10]_i_25_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[10]_i_26_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[10]_i_12_n_0\
    );
\IP2Bus_Data[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(10),
      O => \IP2Bus_Data[10]_i_13_n_0\
    );
\IP2Bus_Data[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[12]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_0\(10),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[15]_i_14_0\(10),
      I5 => \IP2Bus_Data[10]_i_27_n_0\,
      O => \IP2Bus_Data[10]_i_14_n_0\
    );
\IP2Bus_Data[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_15_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => p_39_in(6),
      I4 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[10]_i_15_n_0\
    );
\IP2Bus_Data[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_read_req_r_reg,
      I2 => \IP2Bus_Data[2]_i_18_0\,
      I3 => axi_RdAck_reg(7),
      I4 => axi_timeout_en_reg_0,
      I5 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[10]_i_16_n_0\
    );
\IP2Bus_Data[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__0_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank0_read(2)
    );
\IP2Bus_Data[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(10),
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[10]_i_18_n_0\
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[11]_2\(2),
      I2 => \IP2Bus_Data[11]_i_8_n_0\,
      I3 => \IP2Bus_Data[10]_i_7_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[10]_i_8_n_0\,
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_34_n_0\,
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_50_1\(10),
      I3 => \IP2Bus_Data[10]_i_30_n_0\,
      I4 => bank3_read(139),
      I5 => \IP2Bus_Data[15]_i_50_0\(10),
      O => \IP2Bus_Data[10]_i_20_n_0\
    );
\IP2Bus_Data[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => axi_RdAck_r_i_9_n_0,
      O => \IP2Bus_Data[10]_i_21_n_0\
    );
\IP2Bus_Data[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0B0B0FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => p_44_in(6),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data[6]_i_15_n_0\,
      I4 => \IP2Bus_Data[10]_i_32_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[10]_i_22_n_0\
    );
\IP2Bus_Data[10]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(10),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(10),
      O => \IP2Bus_Data[10]_i_23_n_0\
    );
\IP2Bus_Data[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(10),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(10),
      O => \IP2Bus_Data[10]_i_24_n_0\
    );
\IP2Bus_Data[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(10),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(10),
      O => \IP2Bus_Data[10]_i_25_n_0\
    );
\IP2Bus_Data[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(10),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(10),
      O => \IP2Bus_Data[10]_i_26_n_0\
    );
\IP2Bus_Data[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(10),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(10),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[10]_i_27_n_0\
    );
\IP2Bus_Data[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(138)
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A8A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[10]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data[10]_i_10_n_0\,
      I5 => \IP2Bus_Data[10]_i_11_n_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(10),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(10),
      I4 => \IP2Bus_Data[10]_i_33_n_0\,
      O => \IP2Bus_Data[10]_i_30_n_0\
    );
\IP2Bus_Data[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(139)
    );
\IP2Bus_Data[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F008F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(10),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[10]_i_34_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(10),
      I5 => \IP2Bus_Data[11]_i_37_n_0\,
      O => \IP2Bus_Data[10]_i_32_n_0\
    );
\IP2Bus_Data[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => axi_RdAck_r_i_9_n_0,
      O => \IP2Bus_Data[10]_i_33_n_0\
    );
\IP2Bus_Data[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(10),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(10),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[10]_i_34_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[10]_i_12_n_0\,
      I2 => \IP2Bus_Data[10]_i_13_n_0\,
      I3 => \IP2Bus_Data[10]_i_14_n_0\,
      I4 => \IP2Bus_Data[10]_i_15_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[10]_i_16_n_0\,
      I2 => Q(10),
      I3 => bank0_read(2),
      I4 => bank0_read(8),
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075777575"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_18_n_0\,
      I1 => \IP2Bus_Data_reg[10]\,
      I2 => \IP2Bus_Data[10]_i_20_n_0\,
      I3 => \IP2Bus_Data[10]_i_21_n_0\,
      I4 => \IP2Bus_Data[11]_i_6_0\(2),
      I5 => \IP2Bus_Data[10]_i_22_n_0\,
      O => \IP2Bus_Data[10]_i_6_n_0\
    );
\IP2Bus_Data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_23_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(10),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(10),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[10]_i_7_n_0\
    );
\IP2Bus_Data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(10),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(10),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[10]_i_8_n_0\
    );
\IP2Bus_Data[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(10),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(10),
      O => \IP2Bus_Data[10]_i_9_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[11]_i_3_n_0\,
      I3 => \IP2Bus_Data_reg[11]\,
      I4 => \IP2Bus_Data[11]_i_5_n_0\,
      I5 => \IP2Bus_Data[11]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(11)
    );
\IP2Bus_Data[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_9_n_0\,
      I1 => \IP2Bus_Data[11]_i_24_n_0\,
      O => \IP2Bus_Data[11]_i_10_n_0\
    );
\IP2Bus_Data[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(11),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(11),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[11]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_25_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[11]_i_12_n_0\
    );
\IP2Bus_Data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_16_n_0\,
      I1 => \IP2Bus_Data[31]_i_42_n_0\,
      I2 => \IP2Bus_Data[14]_i_44_n_0\,
      I3 => \IP2Bus_Data[31]_i_40_n_0\,
      I4 => \IP2Bus_Data[14]_i_45_n_0\,
      I5 => \IP2Bus_Data[31]_i_38_n_0\,
      O => \IP2Bus_Data[11]_i_13_n_0\
    );
\IP2Bus_Data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(11),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(11),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[11]_i_26_n_0\,
      O => \IP2Bus_Data[11]_i_14_n_0\
    );
\IP2Bus_Data[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(11),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(11),
      O => \IP2Bus_Data[11]_i_16_n_0\
    );
\IP2Bus_Data[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_5_0\(3),
      I1 => \IP2Bus_Data[11]_i_27_n_0\,
      I2 => \IP2Bus_Data[11]_i_28_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[11]_i_29_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[11]_i_17_n_0\
    );
\IP2Bus_Data[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(11),
      O => \IP2Bus_Data[11]_i_18_n_0\
    );
\IP2Bus_Data[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[12]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_0\(11),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[15]_i_14_0\(11),
      I5 => \IP2Bus_Data[11]_i_30_n_0\,
      O => \IP2Bus_Data[11]_i_19_n_0\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[11]_2\(3),
      I2 => \IP2Bus_Data[11]_i_8_n_0\,
      I3 => \IP2Bus_Data[11]_i_9_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[11]_i_11_n_0\,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_15_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => p_39_in(7),
      I4 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[11]_i_20_n_0\
    );
\IP2Bus_Data[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0B0B0FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => p_44_in(7),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data[6]_i_15_n_0\,
      I4 => \IP2Bus_Data[11]_i_32_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[11]_i_21_n_0\
    );
\IP2Bus_Data[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10105510"
    )
        port map (
      I0 => \IP2Bus_Data_reg[10]\,
      I1 => \IP2Bus_Data[11]_i_33_n_0\,
      I2 => \IP2Bus_Data[11]_i_34_n_0\,
      I3 => \IP2Bus_Data[11]_i_6_0\(3),
      I4 => \IP2Bus_Data[10]_i_21_n_0\,
      I5 => \IP2Bus_Data[11]_i_35_n_0\,
      O => \IP2Bus_Data[11]_i_22_n_0\
    );
\IP2Bus_Data[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(11),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(11),
      O => \IP2Bus_Data[11]_i_23_n_0\
    );
\IP2Bus_Data[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0001FFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \^bus2ip_addr_reg_reg[15]_1\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[11]_i_24_n_0\
    );
\IP2Bus_Data[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[11]_i_25_n_0\
    );
\IP2Bus_Data[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(11),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(11),
      O => \IP2Bus_Data[11]_i_26_n_0\
    );
\IP2Bus_Data[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_32_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[11]_i_27_n_0\
    );
\IP2Bus_Data[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(11),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(11),
      O => \IP2Bus_Data[11]_i_28_n_0\
    );
\IP2Bus_Data[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(11),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(11),
      O => \IP2Bus_Data[11]_i_29_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0DDD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_0\(3),
      I1 => \IP2Bus_Data[11]_i_12_n_0\,
      I2 => \IP2Bus_Data[11]_i_13_n_0\,
      I3 => \IP2Bus_Data[11]_i_14_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[11]_i_16_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(11),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(11),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[11]_i_30_n_0\
    );
\IP2Bus_Data[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[11]_i_31_n_0\
    );
\IP2Bus_Data[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(11),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[11]_i_36_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(11),
      I5 => \IP2Bus_Data[11]_i_37_n_0\,
      O => \IP2Bus_Data[11]_i_32_n_0\
    );
\IP2Bus_Data[11]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(11),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[11]_i_38_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_1\(11),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[11]_i_33_n_0\
    );
\IP2Bus_Data[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => \IP2Bus_Data[15]_i_75_n_0\,
      I2 => \IP2Bus_Data[14]_i_81_n_0\,
      I3 => \IP2Bus_Data[15]_i_77_n_0\,
      I4 => \IP2Bus_Data[0]_i_50_n_0\,
      I5 => bank3_read(137),
      O => \IP2Bus_Data[11]_i_34_n_0\
    );
\IP2Bus_Data[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(11),
      I3 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[11]_i_35_n_0\
    );
\IP2Bus_Data[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(11),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(11),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[11]_i_36_n_0\
    );
\IP2Bus_Data[11]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[11]_i_37_n_0\
    );
\IP2Bus_Data[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(11),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(11),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[11]_i_38_n_0\
    );
\IP2Bus_Data[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_RdAck_r_i_9_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank3_read(137)
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[11]_i_17_n_0\,
      I2 => \IP2Bus_Data[11]_i_18_n_0\,
      I3 => \IP2Bus_Data[11]_i_19_n_0\,
      I4 => \IP2Bus_Data[11]_i_20_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[11]_i_5_n_0\
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_21_n_0\,
      I1 => \IP2Bus_Data[11]_i_22_n_0\,
      I2 => Q(11),
      I3 => \IP2Bus_Data[12]_i_20_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      O => \IP2Bus_Data[11]_i_8_n_0\
    );
\IP2Bus_Data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_23_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(11),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(11),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[11]_i_9_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77750000"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => \IP2Bus_Data[12]_i_3_n_0\,
      I2 => \IP2Bus_Data[12]_i_4_n_0\,
      I3 => \IP2Bus_Data[12]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[14]\,
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(12)
    );
\IP2Bus_Data[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[17]_1\,
      I1 => adc2_do_mon(12),
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => adc3_do_mon(12),
      O => \IP2Bus_Data[12]_i_10_n_0\
    );
\IP2Bus_Data[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(12),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(12),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[12]_i_24_n_0\,
      O => \IP2Bus_Data[12]_i_11_n_0\
    );
\IP2Bus_Data[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_2\(12),
      I1 => bank13_read(193),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_5_3\(12),
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      I5 => bank13_read(143),
      O => \IP2Bus_Data[12]_i_12_n_0\
    );
\IP2Bus_Data[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_0\(12),
      I1 => \IP2Bus_Data[13]_i_31_n_0\,
      I2 => \IP2Bus_Data[13]_i_30_n_0\,
      I3 => \IP2Bus_Data[15]_i_12_0\(12),
      O => \IP2Bus_Data[12]_i_13_n_0\
    );
\IP2Bus_Data[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000500050005000"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_3,
      I4 => Bus2IP_RdCE,
      I5 => adc1_do_mon(12),
      O => \IP2Bus_Data[12]_i_14_n_0\
    );
\IP2Bus_Data[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_RdAck_reg(14),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(12),
      O => \IP2Bus_Data[12]_i_15_n_0\
    );
\IP2Bus_Data[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[4]\(4),
      I2 => \IP2Bus_Data[13]_i_12_0\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[12]_i_16_n_0\
    );
\IP2Bus_Data[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[4]\(4),
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \IP2Bus_Data[13]_i_12_0\,
      O => \IP2Bus_Data[12]_i_17_n_0\
    );
\IP2Bus_Data[12]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_19_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_1\(12),
      I2 => bank11_read(193),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_0\(12),
      O => \IP2Bus_Data[12]_i_18_n_0\
    );
\IP2Bus_Data[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_16_n_0\,
      I1 => bank0_read(25),
      I2 => \IP2Bus_Data[25]_i_12_n_0\,
      I3 => \IP2Bus_Data[9]_i_17_n_0\,
      O => \IP2Bus_Data[12]_i_19_n_0\
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => dac1_do_mon(12),
      I1 => \IP2Bus_Data[14]_i_9_n_0\,
      I2 => \IP2Bus_Data[14]_i_11_n_0\,
      I3 => \IP2Bus_Data[12]_i_7_n_0\,
      I4 => \IP2Bus_Data[12]_i_8_n_0\,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDFDD"
    )
        port map (
      I0 => bank0_read(2),
      I1 => \IP2Bus_Data[10]_i_16_n_0\,
      I2 => \IP2Bus_Data[9]_i_17_n_0\,
      I3 => \IP2Bus_Data[25]_i_12_n_0\,
      I4 => bank0_read(25),
      I5 => bank0_read(26),
      O => \IP2Bus_Data[12]_i_20_n_0\
    );
\IP2Bus_Data[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AE040404"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_0\,
      I1 => \IP2Bus_Data[13]_i_38_n_0\,
      I2 => \IP2Bus_Data[12]_i_27_n_0\,
      I3 => dac0_do_mon(12),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I5 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[12]_i_21_n_0\
    );
\IP2Bus_Data[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2220000A222"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_40_n_0\,
      I1 => \IP2Bus_Data[12]_i_28_n_0\,
      I2 => bank1_read(139),
      I3 => \IP2Bus_Data[15]_i_21_1\(12),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[15]_i_21_0\(12),
      O => \IP2Bus_Data[12]_i_22_n_0\
    );
\IP2Bus_Data[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(12),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(12),
      O => \IP2Bus_Data[12]_i_23_n_0\
    );
\IP2Bus_Data[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(12),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(12),
      O => \IP2Bus_Data[12]_i_24_n_0\
    );
\IP2Bus_Data[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__0_n_0\,
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(3),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => \IP2Bus_Data[4]_i_41_0\,
      O => bank0_read(25)
    );
\IP2Bus_Data[12]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__0_n_0\,
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(1),
      I3 => axi_RdAck_reg(0),
      I4 => \IP2Bus_Data[16]_i_16_1\,
      O => bank0_read(26)
    );
\IP2Bus_Data[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEEFFFFAEEE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_50_n_0\,
      I1 => \IP2Bus_Data[12]_i_30_n_0\,
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_50_0\(12),
      I4 => bank3_read(138),
      I5 => \IP2Bus_Data[15]_i_50_1\(12),
      O => \IP2Bus_Data[12]_i_27_n_0\
    );
\IP2Bus_Data[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(12),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(12),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[12]_i_28_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBA0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_9_n_0\,
      I1 => \IP2Bus_Data[12]_i_10_n_0\,
      I2 => \IP2Bus_Data[14]_i_20_n_0\,
      I3 => \IP2Bus_Data[12]_i_11_n_0\,
      I4 => \IP2Bus_Data_reg[11]\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(12),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(12),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[12]_i_30_n_0\
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[13]_i_14_n_0\,
      I2 => \IP2Bus_Data[12]_i_12_n_0\,
      I3 => \IP2Bus_Data[12]_i_13_n_0\,
      I4 => \IP2Bus_Data[12]_i_14_n_0\,
      O => \IP2Bus_Data[12]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_15_n_0\,
      I1 => \IP2Bus_Data[12]_i_16_n_0\,
      I2 => \IP2Bus_Data[15]_i_14_0\(12),
      I3 => \IP2Bus_Data[12]_i_17_n_0\,
      I4 => \IP2Bus_Data[15]_i_3_0\(12),
      I5 => \IP2Bus_Data[12]_i_18_n_0\,
      O => \IP2Bus_Data[12]_i_5_n_0\
    );
\IP2Bus_Data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_19_n_0\,
      I1 => \IP2Bus_Data[12]_i_20_n_0\,
      I2 => Q(12),
      I3 => \IP2Bus_Data_reg[2]\,
      I4 => \IP2Bus_Data[12]_i_21_n_0\,
      I5 => \IP2Bus_Data[12]_i_22_n_0\,
      O => \IP2Bus_Data[12]_i_6_n_0\
    );
\IP2Bus_Data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_23_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(12),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(12),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[12]_i_7_n_0\
    );
\IP2Bus_Data[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[14]_0\,
      I1 => adc0_do_mon(12),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      O => \IP2Bus_Data[12]_i_8_n_0\
    );
\IP2Bus_Data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFFFFFFDCFF"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(12),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(14),
      I4 => axi_RdAck_reg(13),
      I5 => axi_RdAck_reg(11),
      O => \IP2Bus_Data[12]_i_9_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B0B0B00"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[13]\,
      I2 => \IP2Bus_Data[13]_i_4_n_0\,
      I3 => \IP2Bus_Data[13]_i_5_n_0\,
      I4 => \IP2Bus_Data[13]_i_6_n_0\,
      I5 => \IP2Bus_Data[13]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(13)
    );
\IP2Bus_Data[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(13),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(13),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[13]_i_26_n_0\,
      O => \IP2Bus_Data[13]_i_10_n_0\
    );
\IP2Bus_Data[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(13),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(13),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[13]_i_11_n_0\
    );
\IP2Bus_Data[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_27_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(13),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(13),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[13]_i_12_n_0\
    );
\IP2Bus_Data[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_35_n_0\,
      I1 => \IP2Bus_Data[13]_i_29_n_0\,
      I2 => bank13_read(143),
      I3 => bank13_read(192),
      I4 => bank13_read(193),
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[13]_i_14_n_0\
    );
\IP2Bus_Data[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(13),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(13),
      O => \IP2Bus_Data[13]_i_15_n_0\
    );
\IP2Bus_Data[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
        port map (
      I0 => bank13_read(141),
      I1 => \IP2Bus_Data[13]_i_33_n_0\,
      I2 => \IP2Bus_Data[13]_i_34_n_0\,
      I3 => bank13_read(193),
      I4 => bank13_read(192),
      I5 => bank13_read(143),
      O => \IP2Bus_Data[13]_i_16_n_0\
    );
\IP2Bus_Data[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(13),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(13),
      O => \IP2Bus_Data[13]_i_17_n_0\
    );
\IP2Bus_Data[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000500050005000"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_3,
      I4 => Bus2IP_RdCE,
      I5 => adc1_do_mon(13),
      O => \IP2Bus_Data[13]_i_18_n_0\
    );
\IP2Bus_Data[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => \IP2Bus_Data[13]_i_35_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => adc32_disable_cal_freeze_input_reg,
      O => \IP2Bus_Data[13]_i_19_n_0\
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8CAC8CAC8FAFA"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => \IP2Bus_Data_reg[13]_1\,
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => adc3_do_mon(13),
      I4 => \IP2Bus_Data[14]_i_20_n_0\,
      I5 => \IP2Bus_Data[13]_i_10_n_0\,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(13),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_4_1\(13),
      O => \IP2Bus_Data[13]_i_20_n_0\
    );
\IP2Bus_Data[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_16_n_0\,
      I1 => \IP2Bus_Data[15]_i_14_0\(13),
      I2 => \IP2Bus_Data[12]_i_17_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_0\(13),
      O => \IP2Bus_Data[13]_i_21_n_0\
    );
\IP2Bus_Data[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEA00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_35_n_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => adc32_disable_cal_freeze_input_reg,
      I3 => \IP2Bus_Data[30]_i_15_n_0\,
      I4 => \IP2Bus_Data[13]_i_36_n_0\,
      I5 => \IP2Bus_Data[15]_i_15_n_0\,
      O => \IP2Bus_Data[13]_i_22_n_0\
    );
\IP2Bus_Data[13]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_16_n_0\,
      I1 => Q(13),
      I2 => bank0_read(2),
      I3 => bank0_read(8),
      I4 => \IP2Bus_Data[13]_i_37_n_0\,
      O => \IP2Bus_Data[13]_i_23_n_0\
    );
\IP2Bus_Data[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454001000100010"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => \IP2Bus_Data_reg[2]_0\,
      I2 => \IP2Bus_Data[13]_i_38_n_0\,
      I3 => \IP2Bus_Data[13]_i_39_n_0\,
      I4 => dac0_do_mon(13),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      O => \IP2Bus_Data[13]_i_24_n_0\
    );
\IP2Bus_Data[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_40_n_0\,
      I1 => bank1_read(138),
      I2 => \IP2Bus_Data[15]_i_21_0\(13),
      I3 => \IP2Bus_Data[13]_i_42_n_0\,
      I4 => bank1_read(139),
      I5 => \IP2Bus_Data[15]_i_21_1\(13),
      O => \IP2Bus_Data[13]_i_25_n_0\
    );
\IP2Bus_Data[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_43_n_0\,
      I1 => \IP2Bus_Data[15]_i_10_0\(13),
      I2 => \IP2Bus_Data[15]_i_33_n_0\,
      I3 => \IP2Bus_Data[15]_i_2_0\(13),
      O => \IP2Bus_Data[13]_i_26_n_0\
    );
\IP2Bus_Data[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(13),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(13),
      O => \IP2Bus_Data[13]_i_27_n_0\
    );
\IP2Bus_Data[13]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \IP2Bus_Data[13]_i_12_0\,
      O => \IP2Bus_Data[13]_i_28_n_0\
    );
\IP2Bus_Data[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_1\,
      I1 => bank13_read(137),
      I2 => bank13_read(138),
      I3 => bank13_read(140),
      I4 => bank13_read(139),
      I5 => bank13_read(141),
      O => \IP2Bus_Data[13]_i_29_n_0\
    );
\IP2Bus_Data[13]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[13]_i_12_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[4]_1\,
      O => \IP2Bus_Data[13]_i_30_n_0\
    );
\IP2Bus_Data[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[4]_1\,
      I2 => \IP2Bus_Data[13]_i_12_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[13]_i_31_n_0\
    );
\IP2Bus_Data[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[30]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(141)
    );
\IP2Bus_Data[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[13]_i_33_n_0\
    );
\IP2Bus_Data[13]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_12_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      O => \IP2Bus_Data[13]_i_34_n_0\
    );
\IP2Bus_Data[13]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bank11_read(193),
      I1 => bank11_read(192),
      O => \IP2Bus_Data[13]_i_35_n_0\
    );
\IP2Bus_Data[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]\(2),
      I1 => bank11_read(131),
      I2 => \^bus2ip_addr_reg_reg[4]\(1),
      I3 => \IP2Bus_Data[13]_i_48_n_0\,
      I4 => bank11_read(64),
      I5 => \IP2Bus_Data[13]_i_49_n_0\,
      O => \IP2Bus_Data[13]_i_36_n_0\
    );
\IP2Bus_Data[13]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_17_n_0\,
      I1 => \IP2Bus_Data[25]_i_12_n_0\,
      I2 => bank0_read(25),
      O => \IP2Bus_Data[13]_i_37_n_0\
    );
\IP2Bus_Data[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_77_n_0\,
      I1 => \IP2Bus_Data[31]_i_59_n_0\,
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_75_n_0\,
      I5 => \IP2Bus_Data[31]_i_24_n_0\,
      O => \IP2Bus_Data[13]_i_38_n_0\
    );
\IP2Bus_Data[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEEFFFFAEEE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_50_n_0\,
      I1 => \IP2Bus_Data[13]_i_51_n_0\,
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_50_0\(13),
      I4 => bank3_read(138),
      I5 => \IP2Bus_Data[15]_i_50_1\(13),
      O => \IP2Bus_Data[13]_i_39_n_0\
    );
\IP2Bus_Data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_11_n_0\,
      I1 => \IP2Bus_Data[14]_i_11_n_0\,
      I2 => \IP2Bus_Data[13]_i_12_n_0\,
      I3 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \IP2Bus_Data[13]_i_4_n_0\
    );
\IP2Bus_Data[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440000"
    )
        port map (
      I0 => bank1_read(137),
      I1 => \IP2Bus_Data[15]_i_20_n_0\,
      I2 => \IP2Bus_Data[6]_i_23_n_0\,
      I3 => \IP2Bus_Data[13]_i_52_n_0\,
      I4 => \IP2Bus_Data[6]_i_24_n_0\,
      I5 => \IP2Bus_Data[14]_i_51_n_0\,
      O => \IP2Bus_Data[13]_i_40_n_0\
    );
\IP2Bus_Data[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(138)
    );
\IP2Bus_Data[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(13),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(13),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[13]_i_42_n_0\
    );
\IP2Bus_Data[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(139)
    );
\IP2Bus_Data[13]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[5]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(137)
    );
\IP2Bus_Data[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(138)
    );
\IP2Bus_Data[13]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_42_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(140)
    );
\IP2Bus_Data[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(139)
    );
\IP2Bus_Data[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[13]_i_48_n_0\
    );
\IP2Bus_Data[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37FFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_RdAck_reg(7),
      I2 => axi_read_req_r_reg,
      I3 => \IP2Bus_Data[2]_i_18_0\,
      I4 => axi_read_req_r_reg_3,
      I5 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[13]_i_49_n_0\
    );
\IP2Bus_Data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD5D5D5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[13]_i_14_n_0\,
      I2 => \IP2Bus_Data[13]_i_15_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[13]_i_17_n_0\,
      I5 => \IP2Bus_Data[13]_i_18_n_0\,
      O => \IP2Bus_Data[13]_i_5_n_0\
    );
\IP2Bus_Data[13]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33FF33FF33FB33"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => \IP2Bus_Data_reg[2]_1\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[13]_i_50_n_0\
    );
\IP2Bus_Data[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(13),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(13),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[13]_i_51_n_0\
    );
\IP2Bus_Data[13]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => bank1_read(138),
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[13]_i_52_n_0\
    );
\IP2Bus_Data[13]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_42_0\,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(140)
    );
\IP2Bus_Data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4000000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_19_n_0\,
      I1 => \IP2Bus_Data[13]_i_20_n_0\,
      I2 => \IP2Bus_Data[13]_i_21_n_0\,
      I3 => \IP2Bus_Data[13]_i_22_n_0\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[13]_i_6_n_0\
    );
\IP2Bus_Data[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_23_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[13]_i_24_n_0\,
      I3 => \IP2Bus_Data[13]_i_25_n_0\,
      O => \IP2Bus_Data[13]_i_7_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFBB0000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_2_n_0\,
      I1 => \IP2Bus_Data[14]_i_3_n_0\,
      I2 => \IP2Bus_Data[14]_i_4_n_0\,
      I3 => \IP2Bus_Data[14]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[14]\,
      I5 => \IP2Bus_Data[14]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(14)
    );
\IP2Bus_Data[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202020222222222"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_28_n_0\,
      I1 => \IP2Bus_Data[14]_i_29_n_0\,
      I2 => \IP2Bus_Data[14]_i_30_n_0\,
      I3 => \IP2Bus_Data[15]_i_35_0\(2),
      I4 => bank9_read(133),
      I5 => \IP2Bus_Data[14]_i_32_n_0\,
      O => \IP2Bus_Data[14]_i_10_n_0\
    );
\IP2Bus_Data[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0400FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_44_n_0\,
      I1 => \IP2Bus_Data[31]_i_45_n_0\,
      I2 => bank9_read(141),
      I3 => \IP2Bus_Data[14]_i_33_n_0\,
      I4 => \IP2Bus_Data[29]_i_14_n_0\,
      I5 => \IP2Bus_Data[29]_i_13_n_0\,
      O => \IP2Bus_Data[14]_i_11_n_0\
    );
\IP2Bus_Data[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[13]_i_12_0\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[14]_i_12_n_0\
    );
\IP2Bus_Data[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => STATUS_COMMON(14),
      I1 => \^bus2ip_addr_reg_reg[4]_0\(3),
      I2 => adc03_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_36_0\(2),
      I4 => bank9_read(137),
      I5 => bank9_read(138),
      O => \IP2Bus_Data[14]_i_13_n_0\
    );
\IP2Bus_Data[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(14),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(14),
      O => \IP2Bus_Data[14]_i_14_n_0\
    );
\IP2Bus_Data[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => adc1_do_mon(14),
      I1 => Bus2IP_RdCE,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      I4 => access_type_reg_0,
      O => \IP2Bus_Data[14]_i_15_n_0\
    );
\IP2Bus_Data[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E0000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_37_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[14]_i_38_n_0\,
      I3 => \IP2Bus_Data[15]_i_42_n_0\,
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[14]_i_39_n_0\,
      O => \IP2Bus_Data[14]_i_16_n_0\
    );
\IP2Bus_Data[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B00FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_17_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_0\(14),
      I2 => \IP2Bus_Data[14]_i_40_n_0\,
      I3 => \IP2Bus_Data[13]_i_19_n_0\,
      I4 => \IP2Bus_Data[14]_i_41_n_0\,
      I5 => \IP2Bus_Data[13]_i_22_n_0\,
      O => \IP2Bus_Data[14]_i_17_n_0\
    );
\IP2Bus_Data[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000222200000000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_42_n_0\,
      I1 => \IP2Bus_Data[30]_i_23_n_0\,
      I2 => \IP2Bus_Data[15]_i_13_0\(2),
      I3 => adc10_irq_sync(1),
      I4 => \^bus2ip_addr_reg_reg[4]\(1),
      I5 => \IP2Bus_Data[15]_i_15_n_0\,
      O => \IP2Bus_Data[14]_i_18_n_0\
    );
\IP2Bus_Data[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_43_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_0\(14),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(14),
      I5 => \IP2Bus_Data[30]_i_31_n_0\,
      O => \IP2Bus_Data[14]_i_19_n_0\
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[14]_0\,
      I1 => adc0_do_mon(14),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I3 => dac1_do_mon(14),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data[14]_i_10_n_0\,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_44_n_0\,
      I1 => \IP2Bus_Data[31]_i_42_n_0\,
      I2 => \IP2Bus_Data[2]_i_18_n_0\,
      I3 => \IP2Bus_Data[31]_i_40_n_0\,
      I4 => \IP2Bus_Data[14]_i_45_n_0\,
      I5 => \IP2Bus_Data[31]_i_38_n_0\,
      O => \IP2Bus_Data[14]_i_20_n_0\
    );
\IP2Bus_Data[14]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[17]_1\,
      I1 => adc2_do_mon(13),
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => adc3_do_mon(14),
      O => \IP2Bus_Data[14]_i_21_n_0\
    );
\IP2Bus_Data[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15550000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_38_n_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \IP2Bus_Data[15]_i_2_1\(2),
      I4 => \IP2Bus_Data[14]_i_46_n_0\,
      I5 => \IP2Bus_Data[15]_i_29_n_0\,
      O => \IP2Bus_Data[14]_i_22_n_0\
    );
\IP2Bus_Data[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0F0E0F040F04"
    )
        port map (
      I0 => bank15_read(131),
      I1 => \IP2Bus_Data[14]_i_5_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\,
      I3 => \IP2Bus_Data[14]_i_49_n_0\,
      I4 => adc30_irq_sync(1),
      I5 => \IP2Bus_Data[15]_i_8_1\(2),
      O => \IP2Bus_Data[14]_i_23_n_0\
    );
\IP2Bus_Data[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AAE2AA"
    )
        port map (
      I0 => bank0_read(8),
      I1 => \adc3_start_stage_reg[0]\,
      I2 => Q(14),
      I3 => \axi_read_req_r_i_2__0_n_0\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[14]_i_24_n_0\
    );
\IP2Bus_Data[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => \IP2Bus_Data[14]_i_50_n_0\,
      I2 => \IP2Bus_Data[14]_i_51_n_0\,
      I3 => \IP2Bus_Data[14]_i_52_n_0\,
      I4 => \IP2Bus_Data[15]_i_57_n_0\,
      I5 => \IP2Bus_Data[14]_i_53_n_0\,
      O => \IP2Bus_Data[14]_i_25_n_0\
    );
\IP2Bus_Data[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(14),
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[14]_i_26_n_0\
    );
\IP2Bus_Data[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111155555555"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_n_0\,
      I1 => \IP2Bus_Data[15]_i_48_n_0\,
      I2 => \IP2Bus_Data[14]_i_54_n_0\,
      I3 => \IP2Bus_Data[14]_i_55_n_0\,
      I4 => \IP2Bus_Data[14]_i_56_n_0\,
      I5 => \IP2Bus_Data[14]_i_57_n_0\,
      O => \IP2Bus_Data[14]_i_27_n_0\
    );
\IP2Bus_Data[14]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F1F"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_read_req_r_reg_5,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => \IP2Bus_Data[29]_i_14_n_0\,
      O => \IP2Bus_Data[14]_i_28_n_0\
    );
\IP2Bus_Data[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0CFF1DDD0CCC"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[4]_0\(1),
      I2 => adc00_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_35_1\(2),
      I4 => \^bus2ip_addr_reg_reg[2]_0\,
      I5 => bank9_read(131),
      O => \IP2Bus_Data[14]_i_29_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAEFAAEF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_11_n_0\,
      I1 => \IP2Bus_Data[14]_i_12_n_0\,
      I2 => \IP2Bus_Data[15]_i_11_0\(14),
      I3 => \IP2Bus_Data[14]_i_13_n_0\,
      I4 => \IP2Bus_Data[31]_i_20_n_0\,
      I5 => \IP2Bus_Data[14]_i_14_n_0\,
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc02_irq_sync(1),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[15]_1\,
      I5 => \IP2Bus_Data[15]_i_35_2\(2),
      O => \IP2Bus_Data[14]_i_30_n_0\
    );
\IP2Bus_Data[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_RdAck_reg(2),
      O => bank9_read(133)
    );
\IP2Bus_Data[14]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[14]_i_32_n_0\
    );
\IP2Bus_Data[14]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => adc32_disable_cal_freeze_input_reg,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      O => \IP2Bus_Data[14]_i_33_n_0\
    );
\IP2Bus_Data[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[5]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank9_read(137)
    );
\IP2Bus_Data[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => axi_RdAck_reg(12),
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank9_read(138)
    );
\IP2Bus_Data[14]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_5_2\(14),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_5_3\(14),
      I4 => bank13_read(143),
      O => \IP2Bus_Data[14]_i_37_n_0\
    );
\IP2Bus_Data[14]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(14),
      I2 => \IP2Bus_Data[14]_i_59_n_0\,
      O => \IP2Bus_Data[14]_i_38_n_0\
    );
\IP2Bus_Data[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101111"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_13_n_0\,
      I1 => \IP2Bus_Data[15]_i_71_n_0\,
      I2 => \IP2Bus_Data[14]_i_60_n_0\,
      I3 => \IP2Bus_Data[14]_i_61_n_0\,
      I4 => \IP2Bus_Data[14]_i_62_n_0\,
      I5 => \IP2Bus_Data[14]_i_63_n_0\,
      O => \IP2Bus_Data[14]_i_39_n_0\
    );
\IP2Bus_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FDFDFFF0FDFDF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_15_n_0\,
      I1 => \IP2Bus_Data[14]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[14]_i_17_n_0\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[14]_i_18_n_0\,
      O => \IP2Bus_Data[14]_i_4_n_0\
    );
\IP2Bus_Data[14]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_0\(14),
      I1 => \^bus2ip_addr_reg_reg[4]\(4),
      I2 => adc13_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_14_1\(2),
      I4 => bank11_read(138),
      I5 => bank11_read(137),
      O => \IP2Bus_Data[14]_i_40_n_0\
    );
\IP2Bus_Data[14]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(14),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_4_1\(14),
      O => \IP2Bus_Data[14]_i_41_n_0\
    );
\IP2Bus_Data[14]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_64_n_0\,
      I1 => \IP2Bus_Data[14]_i_65_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[15]_i_3_1\(2),
      I5 => \IP2Bus_Data[14]_i_66_n_0\,
      O => \IP2Bus_Data[14]_i_42_n_0\
    );
\IP2Bus_Data[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(14),
      I2 => \IP2Bus_Data[1]_i_42_n_0\,
      I3 => \IP2Bus_Data[14]_i_19_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\,
      I5 => \IP2Bus_Data[14]_i_68_n_0\,
      O => \IP2Bus_Data[14]_i_43_n_0\
    );
\IP2Bus_Data[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\,
      I1 => bank15_read(137),
      I2 => bank15_read(138),
      I3 => bank15_read(140),
      I4 => bank15_read(139),
      I5 => bank15_read(141),
      O => \IP2Bus_Data[14]_i_44_n_0\
    );
\IP2Bus_Data[14]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(1),
      I3 => axi_RdAck_reg(0),
      I4 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[14]_i_45_n_0\
    );
\IP2Bus_Data[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFF7F7FFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => adc32_irq_sync(1),
      I4 => \^bus2ip_addr_reg_reg[11]_1\,
      I5 => \IP2Bus_Data[15]_i_8_0\(2),
      O => \IP2Bus_Data[14]_i_46_n_0\
    );
\IP2Bus_Data[14]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_9,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(131)
    );
\IP2Bus_Data[14]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[14]_i_49_n_0\
    );
\IP2Bus_Data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5DFF5D"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[14]_i_19_n_0\,
      I2 => \IP2Bus_Data[14]_i_20_n_0\,
      I3 => \IP2Bus_Data[14]_i_21_n_0\,
      I4 => \IP2Bus_Data[14]_i_22_n_0\,
      I5 => \IP2Bus_Data[14]_i_23_n_0\,
      O => \IP2Bus_Data[14]_i_5_n_0\
    );
\IP2Bus_Data[14]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF008A8A"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_72_n_0\,
      I1 => dac00_irq_sync(0),
      I2 => bank1_read(130),
      I3 => \IP2Bus_Data[15]_i_5_0\(0),
      I4 => \IP2Bus_Data[15]_i_23_n_0\,
      I5 => \IP2Bus_Data[15]_i_25_n_0\,
      O => \IP2Bus_Data[14]_i_50_n_0\
    );
\IP2Bus_Data[14]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_23_n_0\,
      I1 => \IP2Bus_Data[14]_i_74_n_0\,
      I2 => bank1_read(14),
      I3 => bank1_read(64),
      I4 => bank1_read(3),
      I5 => \IP2Bus_Data[14]_i_78_n_0\,
      O => \IP2Bus_Data[14]_i_51_n_0\
    );
\IP2Bus_Data[14]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF80FF80"
    )
        port map (
      I0 => bank1_read(134),
      I1 => dac02_irq_sync(0),
      I2 => \IP2Bus_Data[15]_i_21_3\(0),
      I3 => \IP2Bus_Data[14]_i_79_n_0\,
      I4 => \IP2Bus_Data[14]_i_80_n_0\,
      I5 => \IP2Bus_Data[6]_i_24_n_0\,
      O => \IP2Bus_Data[14]_i_52_n_0\
    );
\IP2Bus_Data[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(14),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(14),
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[14]_i_53_n_0\
    );
\IP2Bus_Data[14]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CC00A0"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_0\(14),
      I1 => \IP2Bus_Data[31]_i_3_1\(14),
      I2 => bank3_read(193),
      I3 => bank3_read(140),
      I4 => bank3_read(192),
      I5 => \IP2Bus_Data[14]_i_81_n_0\,
      O => \IP2Bus_Data[14]_i_54_n_0\
    );
\IP2Bus_Data[14]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => dac12_irq_sync(0),
      I2 => axi_read_req_r_reg_8,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => \IP2Bus_Data[15]_i_50_2\(0),
      O => \IP2Bus_Data[14]_i_55_n_0\
    );
\IP2Bus_Data[14]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10151515"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_82_n_0\,
      I1 => \IP2Bus_Data[15]_i_50_1\(14),
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[15]_i_50_0\(14),
      I4 => bank3_read(139),
      I5 => \IP2Bus_Data[14]_i_83_n_0\,
      O => \IP2Bus_Data[14]_i_56_n_0\
    );
\IP2Bus_Data[14]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30FF7575"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_84_n_0\,
      I1 => dac10_irq_sync(0),
      I2 => bank3_read(130),
      I3 => \IP2Bus_Data[15]_i_17_0\(0),
      I4 => \IP2Bus_Data[31]_i_57_n_0\,
      I5 => \IP2Bus_Data[15]_i_79_n_0\,
      O => \IP2Bus_Data[14]_i_57_n_0\
    );
\IP2Bus_Data[14]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_0\(14),
      I1 => \^bus2ip_addr_reg_reg[4]_1\,
      I2 => adc23_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_40_1\(2),
      I4 => bank13_read(137),
      I5 => bank13_read(138),
      O => \IP2Bus_Data[14]_i_59_n_0\
    );
\IP2Bus_Data[14]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[5]\,
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[14]_i_60_n_0\
    );
\IP2Bus_Data[14]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_39_0\(2),
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[14]_i_61_n_0\
    );
\IP2Bus_Data[14]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc22_irq_sync(1),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => \IP2Bus_Data[15]_i_39_1\(2),
      O => \IP2Bus_Data[14]_i_62_n_0\
    );
\IP2Bus_Data[14]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100CDCCFDFCFDFC"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_39_0\,
      I1 => \^bus2ip_addr_reg_reg[5]\,
      I2 => bank13_read(131),
      I3 => \^bus2ip_addr_reg_reg[2]\,
      I4 => adc20_irq_sync(1),
      I5 => \IP2Bus_Data[15]_i_39_2\(2),
      O => \IP2Bus_Data[14]_i_63_n_0\
    );
\IP2Bus_Data[14]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FFFFF0FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_1\(2),
      I1 => adc11_irq_sync(0),
      I2 => \IP2Bus_Data[15]_i_13_0\(2),
      I3 => \adc3_slice0_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[14]_i_64_n_0\
    );
\IP2Bus_Data[14]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[14]_i_65_n_0\
    );
\IP2Bus_Data[14]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc12_irq_sync(1),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => \IP2Bus_Data[15]_i_13_1\(2),
      O => \IP2Bus_Data[14]_i_66_n_0\
    );
\IP2Bus_Data[14]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_1\(2),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \IP2Bus_Data[13]_i_12_0\,
      I4 => \IP2Bus_Data[15]_i_10_0\(14),
      O => \IP2Bus_Data[14]_i_68_n_0\
    );
\IP2Bus_Data[14]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_42_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(140)
    );
\IP2Bus_Data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_24_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[14]_i_25_n_0\,
      I3 => \IP2Bus_Data[14]_i_26_n_0\,
      I4 => \IP2Bus_Data_reg[2]_0\,
      I5 => \IP2Bus_Data[14]_i_27_n_0\,
      O => \IP2Bus_Data[14]_i_7_n_0\
    );
\IP2Bus_Data[14]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(139)
    );
\IP2Bus_Data[14]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[30]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(141)
    );
\IP2Bus_Data[14]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => dac01_irq_sync(0),
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => \IP2Bus_Data[15]_i_5_1\(0),
      O => \IP2Bus_Data[14]_i_72_n_0\
    );
\IP2Bus_Data[14]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(130)
    );
\IP2Bus_Data[14]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => axi_RdAck_reg(2),
      I1 => axi_RdAck_reg(1),
      I2 => axi_read_req_r_reg_7,
      I3 => axi_read_req_r_reg_6,
      I4 => \axi_read_req_r_i_2__2_n_0\,
      O => \IP2Bus_Data[14]_i_74_n_0\
    );
\IP2Bus_Data[14]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_16,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(14)
    );
\IP2Bus_Data[14]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_read_req_r_reg,
      I3 => axi_RdAck_reg(5),
      I4 => axi_RdAck_reg(6),
      I5 => axi_RdAck_reg(7),
      O => bank1_read(64)
    );
\IP2Bus_Data[14]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => \IP2Bus_Data[13]_i_25_0\,
      O => bank1_read(3)
    );
\IP2Bus_Data[14]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37FFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_RdAck_reg(7),
      I2 => axi_read_req_r_reg,
      I3 => \IP2Bus_Data[2]_i_18_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => \axi_read_req_r_i_2__2_n_0\,
      O => \IP2Bus_Data[14]_i_78_n_0\
    );
\IP2Bus_Data[14]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000220030000000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_52_0\,
      I1 => axi_read_req_r_reg_8,
      I2 => \IP2Bus_Data[15]_i_21_3\(0),
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      I5 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[14]_i_79_n_0\
    );
\IP2Bus_Data[14]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_2\(0),
      I1 => bank1_read(137),
      I2 => \IP2Bus_Data[15]_i_21_0\(14),
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_1\(14),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[14]_i_80_n_0\
    );
\IP2Bus_Data[14]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAA"
    )
        port map (
      I0 => bank3_read(138),
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_1,
      I4 => axi_RdAck_r_i_9_n_0,
      I5 => \IP2Bus_Data[14]_i_88_n_0\,
      O => \IP2Bus_Data[14]_i_81_n_0\
    );
\IP2Bus_Data[14]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => axi_RdAck_r_i_9_n_0,
      O => \IP2Bus_Data[14]_i_82_n_0\
    );
\IP2Bus_Data[14]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABBAABFAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_88_n_0\,
      I1 => \IP2Bus_Data[15]_i_17_2\(0),
      I2 => dac13_irq_sync(0),
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => axi_RdAck_r_reg_1,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[14]_i_83_n_0\
    );
\IP2Bus_Data[14]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => dac11_irq_sync(0),
      I2 => axi_RdAck_r_reg_0,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => \IP2Bus_Data[15]_i_17_1\(0),
      O => \IP2Bus_Data[14]_i_84_n_0\
    );
\IP2Bus_Data[14]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(130)
    );
\IP2Bus_Data[14]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_read_req_r_reg_7,
      I1 => axi_RdAck_reg(1),
      I2 => axi_RdAck_reg(2),
      I3 => \axi_read_req_r_i_2__1_n_0\,
      I4 => axi_read_req_r_reg_0,
      O => \IP2Bus_Data[14]_i_88_n_0\
    );
\IP2Bus_Data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_reg(13),
      I4 => axi_RdAck_reg(11),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[14]_i_9_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F4444FF4F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_n_0\,
      I2 => \IP2Bus_Data[15]_i_4_n_0\,
      I3 => \IP2Bus_Data[15]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(15)
    );
\IP2Bus_Data[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_32_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[15]_i_2_0\(15),
      I3 => \IP2Bus_Data[15]_i_34_n_0\,
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[14]_i_20_n_0\,
      O => \IP2Bus_Data[15]_i_10_n_0\
    );
\IP2Bus_Data[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550111FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_35_n_0\,
      I1 => \IP2Bus_Data[15]_i_36_n_0\,
      I2 => \IP2Bus_Data[31]_i_20_n_0\,
      I3 => \IP2Bus_Data[15]_i_37_n_0\,
      I4 => \IP2Bus_Data[14]_i_11_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \IP2Bus_Data[15]_i_11_n_0\
    );
\IP2Bus_Data[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8A8AA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_38_n_0\,
      I1 => \IP2Bus_Data[15]_i_39_n_0\,
      I2 => \IP2Bus_Data[15]_i_40_n_0\,
      I3 => \IP2Bus_Data[31]_i_36_n_0\,
      I4 => \IP2Bus_Data[15]_i_41_n_0\,
      I5 => \IP2Bus_Data[15]_i_42_n_0\,
      O => \IP2Bus_Data[15]_i_12_n_0\
    );
\IP2Bus_Data[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEEE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_43_n_0\,
      I1 => \IP2Bus_Data[15]_i_44_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_1\(3),
      I3 => bank11_read(133),
      I4 => \IP2Bus_Data[30]_i_25_n_0\,
      I5 => \IP2Bus_Data[30]_i_23_n_0\,
      O => \IP2Bus_Data[15]_i_13_n_0\
    );
\IP2Bus_Data[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A88AAAA8A88"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_19_n_0\,
      I1 => \IP2Bus_Data[15]_i_46_n_0\,
      I2 => \IP2Bus_Data[12]_i_17_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_0\(15),
      I4 => \IP2Bus_Data[15]_i_47_n_0\,
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[15]_i_14_n_0\
    );
\IP2Bus_Data[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005500550155"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => \IP2Bus_Data[2]_i_20_0\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => adc3_restart_reg,
      I5 => adc3_reset_reg,
      O => \IP2Bus_Data[15]_i_15_n_0\
    );
\IP2Bus_Data[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0FFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data_reg[2]_1\,
      O => \IP2Bus_Data[15]_i_16_n_0\
    );
\IP2Bus_Data[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFE0000AAFEAAFE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_n_0\,
      I1 => \IP2Bus_Data[15]_i_49_n_0\,
      I2 => \IP2Bus_Data[31]_i_27_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_n_0\,
      I4 => \IP2Bus_Data[15]_i_51_n_0\,
      I5 => \IP2Bus_Data[15]_i_52_n_0\,
      O => \IP2Bus_Data[15]_i_17_n_0\
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_n_0\,
      I2 => \IP2Bus_Data[15]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[11]\,
      I4 => \IP2Bus_Data_reg[0]\,
      I5 => \IP2Bus_Data[15]_i_11_n_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA02AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[15]_i_20_n_0\
    );
\IP2Bus_Data[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F4FFF4"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_53_n_0\,
      I1 => \IP2Bus_Data[15]_i_54_n_0\,
      I2 => \IP2Bus_Data[15]_i_55_n_0\,
      I3 => \IP2Bus_Data[15]_i_56_n_0\,
      I4 => \IP2Bus_Data[15]_i_57_n_0\,
      I5 => \IP2Bus_Data[15]_i_58_n_0\,
      O => \IP2Bus_Data[15]_i_21_n_0\
    );
\IP2Bus_Data[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7FFF7F"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => \IP2Bus_Data[15]_i_5_1\(1),
      I2 => axi_RdAck_r_i_10_n_0,
      I3 => axi_RdAck_r_reg_0,
      I4 => dac01_irq_sync(1),
      O => \IP2Bus_Data[15]_i_22_n_0\
    );
\IP2Bus_Data[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(1),
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(7),
      I3 => axi_read_req_r_reg_9,
      I4 => axi_read_req_r_reg_6,
      I5 => \axi_read_req_r_i_2__2_n_0\,
      O => \IP2Bus_Data[15]_i_23_n_0\
    );
\IP2Bus_Data[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_5_0\(1),
      I1 => dac00_irq_sync(1),
      I2 => axi_RdAck_r_i_10_n_0,
      I3 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[15]_i_24_n_0\
    );
\IP2Bus_Data[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0E0"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => adc3_cmn_irq_en_reg,
      I2 => axi_RdAck_r_i_10_n_0,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[15]_i_25_n_0\
    );
\IP2Bus_Data[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_timeout_en_reg_0,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(2),
      I4 => axi_read_req_r_reg_12,
      I5 => axi_read_req_r_reg_13,
      O => bank0_read(8)
    );
\IP2Bus_Data[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFF7F7FFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => adc32_irq_sync(2),
      I4 => \^bus2ip_addr_reg_reg[11]_1\,
      I5 => \IP2Bus_Data[15]_i_8_0\(3),
      O => \IP2Bus_Data[15]_i_27_n_0\
    );
\IP2Bus_Data[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank15_read(133)
    );
\IP2Bus_Data[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000015"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_40_n_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \IP2Bus_Data[7]_i_24_n_0\,
      I4 => \IP2Bus_Data[11]_i_25_n_0\,
      I5 => \IP2Bus_Data_reg[0]_0\,
      O => \IP2Bus_Data[15]_i_29_n_0\
    );
\IP2Bus_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E2222FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[4]\,
      I2 => \IP2Bus_Data[15]_i_13_n_0\,
      I3 => \IP2Bus_Data[15]_i_14_n_0\,
      I4 => \IP2Bus_Data[15]_i_15_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[15]_i_3_n_0\
    );
\IP2Bus_Data[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001F0F1F0FBF0FB"
    )
        port map (
      I0 => bank15_read(131),
      I1 => \IP2Bus_Data[15]_i_8_2\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\,
      I3 => \IP2Bus_Data[14]_i_49_n_0\,
      I4 => adc30_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_8_1\(3),
      O => \IP2Bus_Data[15]_i_30_n_0\
    );
\IP2Bus_Data[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_reg(13),
      I4 => axi_RdAck_reg(11),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[17]_1\
    );
\IP2Bus_Data[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_0\(15),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\,
      I2 => adc33_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_10_1\(3),
      I4 => bank15_read(137),
      I5 => bank15_read(138),
      O => \IP2Bus_Data[15]_i_32_n_0\
    );
\IP2Bus_Data[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[13]_i_12_0\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[15]_i_33_n_0\
    );
\IP2Bus_Data[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(15),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(15),
      O => \IP2Bus_Data[15]_i_34_n_0\
    );
\IP2Bus_Data[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004500"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_62_n_0\,
      I1 => \IP2Bus_Data[15]_i_63_n_0\,
      I2 => \IP2Bus_Data[15]_i_64_n_0\,
      I3 => \IP2Bus_Data[15]_i_65_n_0\,
      I4 => \IP2Bus_Data[29]_i_14_n_0\,
      I5 => \IP2Bus_Data[15]_i_66_n_0\,
      O => \IP2Bus_Data[15]_i_35_n_0\
    );
\IP2Bus_Data[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_67_n_0\,
      I1 => \IP2Bus_Data[14]_i_12_n_0\,
      I2 => \IP2Bus_Data[15]_i_11_0\(15),
      O => \IP2Bus_Data[15]_i_36_n_0\
    );
\IP2Bus_Data[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(15),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(15),
      O => \IP2Bus_Data[15]_i_37_n_0\
    );
\IP2Bus_Data[15]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => adc1_do_mon(15),
      I1 => Bus2IP_RdCE,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      I4 => access_type_reg_0,
      O => \IP2Bus_Data[15]_i_38_n_0\
    );
\IP2Bus_Data[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555557757"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[15]_i_68_n_0\,
      I2 => \IP2Bus_Data[15]_i_69_n_0\,
      I3 => \IP2Bus_Data[15]_i_70_n_0\,
      I4 => \IP2Bus_Data[15]_i_71_n_0\,
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[15]_i_39_n_0\
    );
\IP2Bus_Data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0EFEFEFE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_n_0\,
      I1 => \IP2Bus_Data[15]_i_17_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => dac0_do_mon(15),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I5 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[15]_i_4_n_0\
    );
\IP2Bus_Data[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_72_n_0\,
      I1 => \IP2Bus_Data[13]_i_30_n_0\,
      I2 => \IP2Bus_Data[15]_i_12_0\(15),
      O => \IP2Bus_Data[15]_i_40_n_0\
    );
\IP2Bus_Data[15]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_5_2\(15),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_5_3\(15),
      I4 => bank13_read(143),
      O => \IP2Bus_Data[15]_i_41_n_0\
    );
\IP2Bus_Data[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_13_n_0\,
      I1 => bank13_read(193),
      I2 => bank13_read(192),
      I3 => bank13_read(143),
      I4 => \IP2Bus_Data[13]_i_29_n_0\,
      I5 => \IP2Bus_Data[31]_i_35_n_0\,
      O => \IP2Bus_Data[15]_i_42_n_0\
    );
\IP2Bus_Data[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF08F8FFFF08F8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]\(2),
      I1 => \IP2Bus_Data[15]_i_13_2\,
      I2 => bank11_read(131),
      I3 => \IP2Bus_Data[15]_i_13_0\(3),
      I4 => \^bus2ip_addr_reg_reg[4]\(1),
      I5 => adc10_irq_sync(2),
      O => \IP2Bus_Data[15]_i_43_n_0\
    );
\IP2Bus_Data[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc12_irq_sync(2),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => \IP2Bus_Data[15]_i_13_1\(3),
      O => \IP2Bus_Data[15]_i_44_n_0\
    );
\IP2Bus_Data[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_RdAck_reg(2),
      O => bank11_read(133)
    );
\IP2Bus_Data[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_0\(15),
      I1 => \^bus2ip_addr_reg_reg[4]\(4),
      I2 => adc13_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_14_1\(3),
      I4 => bank11_read(138),
      I5 => bank11_read(137),
      O => \IP2Bus_Data[15]_i_46_n_0\
    );
\IP2Bus_Data[15]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(15),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_4_1\(15),
      O => \IP2Bus_Data[15]_i_47_n_0\
    );
\IP2Bus_Data[15]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => \IP2Bus_Data[15]_i_75_n_0\,
      I2 => bank3_read(138),
      I3 => bank3_read(139),
      I4 => \IP2Bus_Data[31]_i_59_n_0\,
      O => \IP2Bus_Data[15]_i_48_n_0\
    );
\IP2Bus_Data[15]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(15),
      I2 => \IP2Bus_Data[31]_i_3_1\(15),
      I3 => bank3_read(192),
      O => \IP2Bus_Data[15]_i_49_n_0\
    );
\IP2Bus_Data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA8A888A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => \IP2Bus_Data[15]_i_21_n_0\,
      I2 => \IP2Bus_Data[15]_i_22_n_0\,
      I3 => \IP2Bus_Data[15]_i_23_n_0\,
      I4 => \IP2Bus_Data[15]_i_24_n_0\,
      I5 => \IP2Bus_Data[15]_i_25_n_0\,
      O => \IP2Bus_Data[15]_i_5_n_0\
    );
\IP2Bus_Data[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76_n_0\,
      I1 => \IP2Bus_Data[15]_i_77_n_0\,
      I2 => \IP2Bus_Data[15]_i_17_2\(1),
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => \adc3_slice3_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_78_n_0\,
      O => \IP2Bus_Data[15]_i_50_n_0\
    );
\IP2Bus_Data[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70507000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_17_0\(1),
      I1 => dac10_irq_sync(1),
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => axi_RdAck_r_reg,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_79_n_0\,
      O => \IP2Bus_Data[15]_i_51_n_0\
    );
\IP2Bus_Data[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAEAEAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_57_n_0\,
      I1 => \IP2Bus_Data[15]_i_17_1\(1),
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => axi_RdAck_r_reg_0,
      I4 => dac11_irq_sync(1),
      I5 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_52_n_0\
    );
\IP2Bus_Data[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF777757577777"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_24_n_0\,
      I1 => bank1_read(138),
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \IP2Bus_Data[15]_i_21_2\(1),
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_53_n_0\
    );
\IP2Bus_Data[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000F808F000"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[15]_i_21_1\(15),
      I2 => bank1_read(138),
      I3 => \IP2Bus_Data[15]_i_21_0\(15),
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_54_n_0\
    );
\IP2Bus_Data[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000054045404"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_80_n_0\,
      I1 => \IP2Bus_Data[15]_i_21_4\,
      I2 => bank1_read(135),
      I3 => \IP2Bus_Data[15]_i_21_3\(1),
      I4 => dac02_irq_sync(1),
      I5 => bank1_read(134),
      O => \IP2Bus_Data[15]_i_55_n_0\
    );
\IP2Bus_Data[15]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F808F808F808"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(15),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(15),
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_56_n_0\
    );
\IP2Bus_Data[15]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAFFFF"
    )
        port map (
      I0 => bank1_read(138),
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \adc3_cmn_en_reg[0]\,
      I4 => \IP2Bus_Data[6]_i_24_n_0\,
      I5 => \IP2Bus_Data[6]_i_23_n_0\,
      O => \IP2Bus_Data[15]_i_57_n_0\
    );
\IP2Bus_Data[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_51_n_0\,
      I1 => \IP2Bus_Data[6]_i_24_n_0\,
      I2 => bank1_read(139),
      I3 => bank1_read(137),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[6]_i_23_n_0\,
      O => \IP2Bus_Data[15]_i_58_n_0\
    );
\IP2Bus_Data[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[5]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(137)
    );
\IP2Bus_Data[15]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(138)
    );
\IP2Bus_Data[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F333F553F333F00"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_35_3\,
      I1 => \IP2Bus_Data[15]_i_35_1\(3),
      I2 => adc00_irq_sync(2),
      I3 => \^bus2ip_addr_reg_reg[4]_0\(1),
      I4 => bank9_read(131),
      I5 => \^bus2ip_addr_reg_reg[2]_0\,
      O => \IP2Bus_Data[15]_i_62_n_0\
    );
\IP2Bus_Data[15]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE00FE00FE00"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_35_0\(3),
      O => \IP2Bus_Data[15]_i_63_n_0\
    );
\IP2Bus_Data[15]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc02_irq_sync(2),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[15]_1\,
      I5 => \IP2Bus_Data[15]_i_35_2\(3),
      O => \IP2Bus_Data[15]_i_64_n_0\
    );
\IP2Bus_Data[15]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => axi_read_req_r_reg_5,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[15]_i_65_n_0\
    );
\IP2Bus_Data[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(15),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(15),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[15]_i_66_n_0\
    );
\IP2Bus_Data[15]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => STATUS_COMMON(15),
      I1 => \^bus2ip_addr_reg_reg[4]_0\(3),
      I2 => adc03_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_36_0\(3),
      I4 => bank9_read(137),
      I5 => bank9_read(138),
      O => \IP2Bus_Data[15]_i_67_n_0\
    );
\IP2Bus_Data[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100CDCCFDFCFDFC"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_39_3\,
      I1 => \^bus2ip_addr_reg_reg[5]\,
      I2 => bank13_read(131),
      I3 => \^bus2ip_addr_reg_reg[2]\,
      I4 => adc20_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_39_2\(3),
      O => \IP2Bus_Data[15]_i_68_n_0\
    );
\IP2Bus_Data[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc22_irq_sync(2),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => \IP2Bus_Data[15]_i_39_1\(3),
      O => \IP2Bus_Data[15]_i_69_n_0\
    );
\IP2Bus_Data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AAE2AA"
    )
        port map (
      I0 => bank0_read(8),
      I1 => \adc3_start_stage_reg[0]\,
      I2 => Q(15),
      I3 => \axi_read_req_r_i_2__0_n_0\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[15]_i_7_n_0\
    );
\IP2Bus_Data[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FEF0FEF0FEF0"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[5]\,
      I3 => \^bus2ip_addr_reg_reg[16]_0\,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_39_0\(3),
      O => \IP2Bus_Data[15]_i_70_n_0\
    );
\IP2Bus_Data[15]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEC"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[7]_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[15]_i_71_n_0\
    );
\IP2Bus_Data[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_0\(15),
      I1 => \^bus2ip_addr_reg_reg[4]_1\,
      I2 => adc23_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_40_1\(3),
      I4 => bank13_read(137),
      I5 => bank13_read(138),
      O => \IP2Bus_Data[15]_i_72_n_0\
    );
\IP2Bus_Data[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(131)
    );
\IP2Bus_Data[15]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => bank3_read(192),
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => bank3_read(193),
      O => \IP2Bus_Data[15]_i_75_n_0\
    );
\IP2Bus_Data[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F0C0F0C055C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_3\,
      I1 => dac12_irq_sync(1),
      I2 => \IP2Bus_Data[15]_i_50_2\(1),
      I3 => bank3_read(134),
      I4 => bank3_read(136),
      I5 => bank3_read(135),
      O => \IP2Bus_Data[15]_i_76_n_0\
    );
\IP2Bus_Data[15]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8888888"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[15]_i_77_n_0\
    );
\IP2Bus_Data[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000F808F000"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[15]_i_50_0\(15),
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[15]_i_50_1\(15),
      I4 => axi_RdAck_r_i_9_n_0,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_78_n_0\
    );
\IP2Bus_Data[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_read_req_r_reg_4,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => axi_read_req_r_reg_5,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[15]_i_79_n_0\
    );
\IP2Bus_Data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD50000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_1\(3),
      I2 => bank15_read(133),
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[15]_i_30_n_0\,
      O => \IP2Bus_Data[15]_i_8_n_0\
    );
\IP2Bus_Data[15]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[15]_i_80_n_0\
    );
\IP2Bus_Data[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => bank1_read(135)
    );
\IP2Bus_Data[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => bank1_read(134)
    );
\IP2Bus_Data[15]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => bank3_read(134)
    );
\IP2Bus_Data[15]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_read_req_r_reg_12,
      I4 => axi_read_req_r_reg_13,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(136)
    );
\IP2Bus_Data[15]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => bank3_read(135)
    );
\IP2Bus_Data[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[17]_1\,
      I1 => adc2_do_mon(14),
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => adc3_do_mon(15),
      O => \IP2Bus_Data[15]_i_9_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFEEEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[16]_i_4_n_0\,
      I3 => \IP2Bus_Data[16]_i_5_n_0\,
      I4 => \IP2Bus_Data[16]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(16)
    );
\IP2Bus_Data[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_17_n_0\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => \axi_read_req_r_i_2__0_n_0\,
      I4 => \IP2Bus_Data[25]_i_12_n_0\,
      O => \IP2Bus_Data[16]_i_10_n_0\
    );
\IP2Bus_Data[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \axi_read_req_r_i_2__0_n_0\,
      I2 => \IP2Bus_Data[16]_i_16_n_0\,
      I3 => \IP2Bus_Data[25]_i_12_n_0\,
      I4 => \IP2Bus_Data[16]_i_17_n_0\,
      I5 => \IP2Bus_Data[25]_i_11_n_0\,
      O => \IP2Bus_Data[16]_i_11_n_0\
    );
\IP2Bus_Data[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(16),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(16),
      O => \IP2Bus_Data[16]_i_12_n_0\
    );
\IP2Bus_Data[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(16),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(16),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[16]_i_13_n_0\
    );
\IP2Bus_Data[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(16),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(16),
      O => \IP2Bus_Data[16]_i_14_n_0\
    );
\IP2Bus_Data[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_18_n_0\,
      I1 => \axi_read_req_r_i_2__0_n_0\,
      I2 => \IP2Bus_Data[13]_i_42_0\,
      I3 => \IP2Bus_Data[4]_i_41_0\,
      I4 => \IP2Bus_Data[16]_i_19_n_0\,
      I5 => \IP2Bus_Data[16]_i_20_n_0\,
      O => \IP2Bus_Data[16]_i_16_n_0\
    );
\IP2Bus_Data[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF77FFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(3),
      I1 => \IP2Bus_Data[4]_i_41_0\,
      I2 => axi_RdAck_reg(0),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(2),
      I5 => \axi_read_req_r_i_2__0_n_0\,
      O => \IP2Bus_Data[16]_i_17_n_0\
    );
\IP2Bus_Data[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_16_0\,
      I1 => axi_read_req_r_reg,
      I2 => \IP2Bus_Data[16]_i_16_1\,
      I3 => \IP2Bus_Data[13]_i_25_0\,
      I4 => axi_timeout_en_reg_0,
      I5 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[16]_i_18_n_0\
    );
\IP2Bus_Data[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_16_0\,
      I1 => axi_timeout_en_reg,
      I2 => \IP2Bus_Data[4]_i_41_0\,
      I3 => \IP2Bus_Data[30]_i_15_0\,
      I4 => axi_timeout_en_reg_0,
      I5 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[16]_i_19_n_0\
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[16]_i_7_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[16]_i_8_n_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_16_1\,
      I1 => axi_RdAck_reg(1),
      I2 => axi_RdAck_reg(2),
      I3 => axi_timeout_en_reg_0,
      I4 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[16]_i_20_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F020"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_9_n_0\,
      I1 => \IP2Bus_Data[16]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data[16]_i_11_n_0\,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[16]_i_12_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[16]_i_13_n_0\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(16),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(16),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[16]_i_5_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_6_n_0\,
      I1 => \IP2Bus_Data[30]_i_19_n_0\,
      I2 => \IP2Bus_Data[16]_i_14_n_0\,
      I3 => \IP2Bus_Data[30]_i_21_n_0\,
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_3\(16),
      I2 => bank1_read(193),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(16),
      O => \IP2Bus_Data[16]_i_7_n_0\
    );
\IP2Bus_Data[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(16),
      I3 => \IP2Bus_Data[31]_i_3_0\(16),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[16]_i_8_n_0\
    );
\IP2Bus_Data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_0\,
      I1 => axi_RdAck_reg(0),
      I2 => axi_RdAck_reg(1),
      I3 => axi_RdAck_reg(3),
      I4 => axi_RdAck_reg(2),
      I5 => \axi_read_req_r_i_2__0_n_0\,
      O => \IP2Bus_Data[16]_i_9_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \IP2Bus_Data[17]_i_3_n_0\,
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data[17]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(17)
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[17]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[17]_i_7_n_0\,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[17]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[17]_i_9_n_0\,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(17),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(17),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(17),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(17),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[17]_i_5_n_0\
    );
\IP2Bus_Data[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(17),
      I3 => \IP2Bus_Data[31]_i_3_3\(17),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[17]_i_6_n_0\
    );
\IP2Bus_Data[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(17),
      I3 => \IP2Bus_Data[31]_i_3_0\(17),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[17]_i_7_n_0\
    );
\IP2Bus_Data[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(17),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(17),
      O => \IP2Bus_Data[17]_i_8_n_0\
    );
\IP2Bus_Data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(17),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(17),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[17]_i_9_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[18]_i_2_n_0\,
      I1 => \IP2Bus_Data[18]_i_3_n_0\,
      I2 => \IP2Bus_Data[18]_i_4_n_0\,
      I3 => \IP2Bus_Data[18]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(18)
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[18]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[18]_i_7_n_0\,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[18]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[18]_i_9_n_0\,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(18),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(18),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[18]_i_4_n_0\
    );
\IP2Bus_Data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(18),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(18),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[18]_i_5_n_0\
    );
\IP2Bus_Data[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(18),
      I3 => \IP2Bus_Data[31]_i_3_3\(18),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[18]_i_6_n_0\
    );
\IP2Bus_Data[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(18),
      I3 => \IP2Bus_Data[31]_i_3_0\(18),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[18]_i_7_n_0\
    );
\IP2Bus_Data[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(18),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(18),
      O => \IP2Bus_Data[18]_i_8_n_0\
    );
\IP2Bus_Data[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(18),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(18),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[18]_i_9_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[19]_i_2_n_0\,
      I1 => \IP2Bus_Data[19]_i_3_n_0\,
      I2 => \IP2Bus_Data[19]_i_4_n_0\,
      I3 => \IP2Bus_Data[19]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(19)
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[19]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[19]_i_7_n_0\,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[19]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[19]_i_9_n_0\,
      O => \IP2Bus_Data[19]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(19),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(19),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[19]_i_4_n_0\
    );
\IP2Bus_Data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(19),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(19),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[19]_i_5_n_0\
    );
\IP2Bus_Data[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(19),
      I3 => \IP2Bus_Data[31]_i_3_3\(19),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[19]_i_6_n_0\
    );
\IP2Bus_Data[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(19),
      I3 => \IP2Bus_Data[31]_i_3_0\(19),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[19]_i_7_n_0\
    );
\IP2Bus_Data[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(19),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(19),
      O => \IP2Bus_Data[19]_i_8_n_0\
    );
\IP2Bus_Data[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(19),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(19),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[19]_i_9_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[1]_i_3_n_0\,
      I3 => \IP2Bus_Data[1]_i_4_n_0\,
      I4 => \IP2Bus_Data[1]_i_5_n_0\,
      I5 => \IP2Bus_Data[1]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(1)
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCF0CCAACC00"
    )
        port map (
      I0 => adc0_status(1),
      I1 => \IP2Bus_Data[3]_i_2_0\(1),
      I2 => \IP2Bus_Data_reg[7]_0\(1),
      I3 => bank9_read(2),
      I4 => bank9_read(3),
      I5 => \^bus2ip_addr_reg_reg[4]_0\(0),
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_42_n_0\,
      I1 => \IP2Bus_Data[13]_i_31_n_0\,
      I2 => \IP2Bus_Data[15]_i_40_0\(1),
      I3 => \IP2Bus_Data[1]_i_30_n_0\,
      I4 => \IP2Bus_Data[2]_i_46_n_0\,
      I5 => \IP2Bus_Data[1]_i_31_n_0\,
      O => \IP2Bus_Data[1]_i_11_n_0\
    );
\IP2Bus_Data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111FF1F1F1F"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_32_n_0\,
      I1 => \IP2Bus_Data[4]_i_32_n_0\,
      I2 => \IP2Bus_Data[1]_i_33_n_0\,
      I3 => \IP2Bus_Data[1]_i_3_0\(1),
      I4 => bank13_read(64),
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[1]_i_12_n_0\
    );
\IP2Bus_Data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_35_n_0\,
      I1 => \IP2Bus_Data[30]_i_15_n_0\,
      I2 => \IP2Bus_Data[15]_i_14_0\(1),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[2]_i_39_n_0\,
      I5 => \IP2Bus_Data[1]_i_36_n_0\,
      O => \IP2Bus_Data[1]_i_13_n_0\
    );
\IP2Bus_Data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => adc1_status(1),
      I1 => bank11_read(2),
      I2 => p_39_in(1),
      I3 => bank11_read(3),
      I4 => \IP2Bus_Data[7]_i_5_1\(1),
      I5 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[1]_i_14_n_0\
    );
\IP2Bus_Data[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[1]_i_15_n_0\
    );
\IP2Bus_Data[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088888800000000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_39_n_0\,
      I1 => \IP2Bus_Data[30]_i_23_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_0\(1),
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => \IP2Bus_Data[15]_i_15_n_0\,
      O => \IP2Bus_Data[1]_i_16_n_0\
    );
\IP2Bus_Data[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_25_n_0\,
      I1 => \IP2Bus_Data[1]_i_40_n_0\,
      I2 => \IP2Bus_Data[7]_i_24_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(1),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[1]_i_17_n_0\
    );
\IP2Bus_Data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_13_n_0\,
      I1 => \IP2Bus_Data[1]_i_41_n_0\,
      I2 => \IP2Bus_Data[1]_i_42_n_0\,
      I3 => \IP2Bus_Data[1]_i_43_n_0\,
      I4 => \IP2Bus_Data[15]_i_10_0\(1),
      I5 => \IP2Bus_Data[1]_i_44_n_0\,
      O => \IP2Bus_Data[1]_i_18_n_0\
    );
\IP2Bus_Data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_45_n_0\,
      I1 => \IP2Bus_Data[2]_i_18_n_0\,
      I2 => \IP2Bus_Data[1]_i_5_0\(1),
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => \IP2Bus_Data[1]_i_46_n_0\,
      O => \IP2Bus_Data[1]_i_19_n_0\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2000000F200F200"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_7_n_0\,
      I1 => \IP2Bus_Data[1]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_14_n_0\,
      I3 => \IP2Bus_Data[1]_i_9_n_0\,
      I4 => \IP2Bus_Data[3]_i_7_n_0\,
      I5 => \IP2Bus_Data[1]_i_10_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55454444FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_47_n_0\,
      I1 => \IP2Bus_Data[3]_i_48_n_0\,
      I2 => \IP2Bus_Data[1]_i_48_n_0\,
      I3 => \IP2Bus_Data[2]_i_64_n_0\,
      I4 => \IP2Bus_Data[1]_i_49_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[1]_i_20_n_0\
    );
\IP2Bus_Data[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBAAAAAAFBAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_n_0\,
      I1 => \IP2Bus_Data[3]_i_55_n_0\,
      I2 => \IP2Bus_Data[1]_i_50_n_0\,
      I3 => \IP2Bus_Data[1]_i_51_n_0\,
      I4 => \IP2Bus_Data[1]_i_52_n_0\,
      I5 => \IP2Bus_Data[1]_i_53_n_0\,
      O => \IP2Bus_Data[1]_i_21_n_0\
    );
\IP2Bus_Data[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_0\,
      I1 => \IP2Bus_Data[10]_i_21_n_0\,
      I2 => \IP2Bus_Data[3]_i_6_0\(1),
      I3 => \IP2Bus_Data_reg[2]_1\,
      O => \IP2Bus_Data[1]_i_22_n_0\
    );
\IP2Bus_Data[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => dac0_do_mon(1),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[1]_i_23_n_0\
    );
\IP2Bus_Data[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A88AAAA8A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[12]_i_19_n_0\,
      I2 => \IP2Bus_Data[1]_i_54_n_0\,
      I3 => \IP2Bus_Data[31]_i_23_n_0\,
      I4 => \IP2Bus_Data[9]_i_16_n_0\,
      I5 => \IP2Bus_Data[1]_i_55_n_0\,
      O => \IP2Bus_Data[1]_i_24_n_0\
    );
\IP2Bus_Data[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => axi_read_req_r_reg_5,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[1]_i_25_n_0\
    );
\IP2Bus_Data[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_28_n_0\,
      I1 => \IP2Bus_Data[31]_i_45_n_0\,
      I2 => adc0_bg_cal_off(0),
      I3 => bank9_read(141),
      I4 => bank9_read(139),
      I5 => \IP2Bus_Data[15]_i_11_0\(1),
      O => \IP2Bus_Data[1]_i_26_n_0\
    );
\IP2Bus_Data[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(1),
      I1 => bank9_read(192),
      I2 => \IP2Bus_Data_reg[31]_0\(1),
      I3 => bank9_read(193),
      I4 => adc0_bg_cal_off(1),
      I5 => bank9_read(143),
      O => \IP2Bus_Data[1]_i_27_n_0\
    );
\IP2Bus_Data[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank9_read(2)
    );
\IP2Bus_Data[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => \IP2Bus_Data[2]_i_20_0\,
      O => bank9_read(3)
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D5D005D"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[1]_i_11_n_0\,
      I2 => \IP2Bus_Data[1]_i_12_n_0\,
      I3 => adc1_do_mon(1),
      I4 => \IP2Bus_Data[4]_i_11_n_0\,
      I5 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FFFFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_0\(1),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => adc2_bg_cal_off(0),
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[1]_i_30_n_0\
    );
\IP2Bus_Data[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0074FF74"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(1),
      I1 => bank13_read(192),
      I2 => \IP2Bus_Data[1]_i_57_n_0\,
      I3 => bank13_read(143),
      I4 => adc2_bg_cal_off(1),
      I5 => \IP2Bus_Data[13]_i_29_n_0\,
      O => \IP2Bus_Data[1]_i_31_n_0\
    );
\IP2Bus_Data[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D1D0C3F3F3F"
    )
        port map (
      I0 => adc2_status(1),
      I1 => bank13_read(2),
      I2 => \IP2Bus_Data[3]_i_20_0\(1),
      I3 => \IP2Bus_Data[7]_i_5_0\(1),
      I4 => \^bus2ip_addr_reg_reg[14]_1\,
      I5 => bank13_read(3),
      O => \IP2Bus_Data[1]_i_32_n_0\
    );
\IP2Bus_Data[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F377FFF7FF77FF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_12_0\,
      I1 => adc21_irq_en,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[7]_0\,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[1]_i_33_n_0\
    );
\IP2Bus_Data[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_read_req_r_reg,
      I3 => axi_RdAck_reg(5),
      I4 => axi_RdAck_reg(6),
      I5 => axi_RdAck_reg(7),
      O => bank13_read(64)
    );
\IP2Bus_Data[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => adc1_bg_cal_off(1),
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(1),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(1),
      I5 => bank11_read(193),
      O => \IP2Bus_Data[1]_i_35_n_0\
    );
\IP2Bus_Data[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFF5FFF5FFF5FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_0\(1),
      I1 => \adc3_fifo_disable_reg[0]\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => adc30_disable_cal_freeze_input_reg,
      I5 => adc1_bg_cal_off(0),
      O => \IP2Bus_Data[1]_i_36_n_0\
    );
\IP2Bus_Data[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => axi_read_req_r_reg_15,
      O => bank11_read(2)
    );
\IP2Bus_Data[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => \IP2Bus_Data[13]_i_25_0\,
      O => bank11_read(3)
    );
\IP2Bus_Data[1]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44C00000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_16_0\,
      I1 => adc11_irq_en,
      I2 => adc3_cmn_irq_en_reg,
      I3 => axi_read_req_r_reg_5,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[1]_i_39_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444FFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_13_n_0\,
      I1 => \IP2Bus_Data[13]_i_22_n_0\,
      I2 => \IP2Bus_Data[1]_i_14_n_0\,
      I3 => \IP2Bus_Data[1]_i_15_n_0\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[1]_i_16_n_0\,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_18_0\(1),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => adc3_status(1),
      O => \IP2Bus_Data[1]_i_40_n_0\
    );
\IP2Bus_Data[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FFFFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_0\(1),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => adc3_bg_cal_off(0),
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[1]_i_41_n_0\
    );
\IP2Bus_Data[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \IP2Bus_Data[13]_i_12_0\,
      O => \IP2Bus_Data[1]_i_42_n_0\
    );
\IP2Bus_Data[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \IP2Bus_Data[13]_i_12_0\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[1]_i_43_n_0\
    );
\IP2Bus_Data[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0074FF74"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(1),
      I1 => bank15_read(192),
      I2 => \IP2Bus_Data[1]_i_58_n_0\,
      I3 => bank15_read(143),
      I4 => adc3_bg_cal_off(1),
      I5 => \IP2Bus_Data[14]_i_44_n_0\,
      O => \IP2Bus_Data[1]_i_44_n_0\
    );
\IP2Bus_Data[1]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[17]_1\,
      I1 => adc2_do_mon(1),
      I2 => \IP2Bus_Data_reg[13]_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => adc3_do_mon(1),
      O => \IP2Bus_Data[1]_i_45_n_0\
    );
\IP2Bus_Data[1]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C00000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_19_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \^bus2ip_addr_reg_reg[11]_0\,
      I4 => adc31_irq_en,
      O => \IP2Bus_Data[1]_i_46_n_0\
    );
\IP2Bus_Data[1]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => p_44_in(1),
      I2 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[1]_i_47_n_0\
    );
\IP2Bus_Data[1]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(1),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[1]_i_59_n_0\,
      I3 => \IP2Bus_Data[15]_i_21_0\(1),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[1]_i_48_n_0\
    );
\IP2Bus_Data[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFDFFFDF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_62_n_0\,
      I1 => \IP2Bus_Data[14]_i_78_n_0\,
      I2 => p_34_in(1),
      I3 => \^bus2ip_addr_reg_reg[7]_2\,
      I4 => \IP2Bus_Data[1]_i_20_0\,
      I5 => \IP2Bus_Data[1]_i_60_n_0\,
      O => \IP2Bus_Data[1]_i_49_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_17_n_0\,
      I1 => \IP2Bus_Data[1]_i_18_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[1]_i_19_n_0\,
      I4 => \IP2Bus_Data_reg[11]\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(1),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[1]_i_61_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_1\(1),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[1]_i_50_n_0\
    );
\IP2Bus_Data[1]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_21_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => axi_read_req_r_reg_5,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => dac11_irq_en,
      O => \IP2Bus_Data[1]_i_51_n_0\
    );
\IP2Bus_Data[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => axi_read_req_r_reg_4,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[1]_i_52_n_0\
    );
\IP2Bus_Data[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777FF3FFFFF"
    )
        port map (
      I0 => dac1_status(0),
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => axi_read_req_r_reg_4,
      I4 => \IP2Bus_Data[1]_i_21_1\(1),
      I5 => \IP2Bus_Data[2]_i_20_0\,
      O => \IP2Bus_Data[1]_i_53_n_0\
    );
\IP2Bus_Data[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => irq_enables(1),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => dac1_master_irq0,
      O => \IP2Bus_Data[1]_i_54_n_0\
    );
\IP2Bus_Data[1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bank0_read(2),
      I1 => Q(1),
      O => \IP2Bus_Data[1]_i_55_n_0\
    );
\IP2Bus_Data[1]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank9_read(139)
    );
\IP2Bus_Data[1]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_5_2\(1),
      O => \IP2Bus_Data[1]_i_57_n_0\
    );
\IP2Bus_Data[1]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(1),
      O => \IP2Bus_Data[1]_i_58_n_0\
    );
\IP2Bus_Data[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(1),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(1),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[1]_i_59_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55454444"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_20_n_0\,
      I1 => \IP2Bus_Data_reg[7]_1\,
      I2 => \IP2Bus_Data[1]_i_21_n_0\,
      I3 => \IP2Bus_Data[1]_i_22_n_0\,
      I4 => \IP2Bus_Data[1]_i_23_n_0\,
      I5 => \IP2Bus_Data[1]_i_24_n_0\,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000E020C000C000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_49_0\(1),
      I1 => \IP2Bus_Data[2]_i_20_0\,
      I2 => axi_RdAck_r_i_10_n_0,
      I3 => dac0_status(0),
      I4 => axi_read_req_r_reg_4,
      I5 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[1]_i_60_n_0\
    );
\IP2Bus_Data[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(1),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(1),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[1]_i_61_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077777770777077"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_0\(1),
      I1 => bank9_read(64),
      I2 => \IP2Bus_Data[1]_i_25_n_0\,
      I3 => adc01_irq_en,
      I4 => \IP2Bus_Data[1]_i_2_1\,
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_9_n_0\,
      I1 => \IP2Bus_Data[1]_i_26_n_0\,
      I2 => \IP2Bus_Data[13]_i_28_n_0\,
      I3 => STATUS_COMMON(1),
      I4 => \IP2Bus_Data[30]_i_21_n_0\,
      I5 => \IP2Bus_Data[1]_i_27_n_0\,
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F007F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(1),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(1),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_3_n_0\,
      I2 => \IP2Bus_Data[20]_i_4_n_0\,
      I3 => \IP2Bus_Data[20]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(20)
    );
\IP2Bus_Data[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(20),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(20),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[20]_i_10_n_0\
    );
\IP2Bus_Data[20]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_11_n_0\,
      I1 => bank0_read(26),
      I2 => bank0_read(25),
      I3 => \IP2Bus_Data[25]_i_12_n_0\,
      I4 => \IP2Bus_Data[16]_i_16_n_0\,
      O => \IP2Bus_Data[20]_i_11_n_0\
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_6_n_0\,
      I1 => \IP2Bus_Data[20]_i_7_n_0\,
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \IP2Bus_Data[20]_i_8_n_0\,
      I4 => \IP2Bus_Data[29]_i_7_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[20]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[20]_i_10_n_0\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(20),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(20),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(20),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(20),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[20]_i_5_n_0\
    );
\IP2Bus_Data[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[16]_i_9_n_0\,
      I2 => \IP2Bus_Data[16]_i_10_n_0\,
      I3 => \IP2Bus_Data[20]_i_11_n_0\,
      O => \IP2Bus_Data[20]_i_6_n_0\
    );
\IP2Bus_Data[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(20),
      I3 => \IP2Bus_Data[31]_i_3_0\(20),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[20]_i_7_n_0\
    );
\IP2Bus_Data[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_3\(20),
      I2 => bank1_read(193),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(20),
      O => \IP2Bus_Data[20]_i_8_n_0\
    );
\IP2Bus_Data[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(20),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(20),
      O => \IP2Bus_Data[20]_i_9_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[21]_i_2_n_0\,
      I1 => \IP2Bus_Data[21]_i_3_n_0\,
      I2 => \IP2Bus_Data[21]_i_4_n_0\,
      I3 => \IP2Bus_Data[21]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(21)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[21]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[21]_i_7_n_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[21]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[21]_i_9_n_0\,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(21),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(21),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[21]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(21),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(21),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[21]_i_5_n_0\
    );
\IP2Bus_Data[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(21),
      I3 => \IP2Bus_Data[31]_i_3_3\(21),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[21]_i_6_n_0\
    );
\IP2Bus_Data[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(21),
      I3 => \IP2Bus_Data[31]_i_3_0\(21),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[21]_i_7_n_0\
    );
\IP2Bus_Data[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(21),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(21),
      O => \IP2Bus_Data[21]_i_8_n_0\
    );
\IP2Bus_Data[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(21),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(21),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[21]_i_9_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[22]_i_2_n_0\,
      I1 => \IP2Bus_Data[22]_i_3_n_0\,
      I2 => \IP2Bus_Data[22]_i_4_n_0\,
      I3 => \IP2Bus_Data[22]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(22)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[22]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[22]_i_7_n_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[22]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[22]_i_9_n_0\,
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(22),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(22),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[22]_i_4_n_0\
    );
\IP2Bus_Data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(22),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(22),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[22]_i_5_n_0\
    );
\IP2Bus_Data[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(22),
      I3 => \IP2Bus_Data[31]_i_3_3\(22),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[22]_i_6_n_0\
    );
\IP2Bus_Data[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(22),
      I3 => \IP2Bus_Data[31]_i_3_0\(22),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[22]_i_7_n_0\
    );
\IP2Bus_Data[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(22),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(22),
      O => \IP2Bus_Data[22]_i_8_n_0\
    );
\IP2Bus_Data[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(22),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(22),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[22]_i_9_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_2_n_0\,
      I1 => \IP2Bus_Data[23]_i_3_n_0\,
      I2 => \IP2Bus_Data[23]_i_4_n_0\,
      I3 => \IP2Bus_Data[23]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(23)
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[23]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[23]_i_7_n_0\,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[23]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[23]_i_9_n_0\,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(23),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(23),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[23]_i_4_n_0\
    );
\IP2Bus_Data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(23),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(23),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[23]_i_5_n_0\
    );
\IP2Bus_Data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(23),
      I3 => \IP2Bus_Data[31]_i_3_3\(23),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[23]_i_6_n_0\
    );
\IP2Bus_Data[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(23),
      I3 => \IP2Bus_Data[31]_i_3_0\(23),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[23]_i_7_n_0\
    );
\IP2Bus_Data[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(23),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(23),
      O => \IP2Bus_Data[23]_i_8_n_0\
    );
\IP2Bus_Data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(23),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(23),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[23]_i_9_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_2_n_0\,
      I1 => \IP2Bus_Data[24]_i_3_n_0\,
      I2 => \IP2Bus_Data[24]_i_4_n_0\,
      I3 => \IP2Bus_Data[24]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(24)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[24]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[24]_i_7_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[24]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[24]_i_9_n_0\,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(24),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(24),
      I5 => \IP2Bus_Data[30]_i_16_n_0\,
      O => \IP2Bus_Data[24]_i_4_n_0\
    );
\IP2Bus_Data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(24),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(24),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[24]_i_5_n_0\
    );
\IP2Bus_Data[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(24),
      I3 => \IP2Bus_Data[31]_i_3_3\(24),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[24]_i_6_n_0\
    );
\IP2Bus_Data[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(24),
      I3 => \IP2Bus_Data[31]_i_3_0\(24),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[24]_i_7_n_0\
    );
\IP2Bus_Data[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(24),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(24),
      O => \IP2Bus_Data[24]_i_8_n_0\
    );
\IP2Bus_Data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(24),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(24),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[24]_i_9_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_2_n_0\,
      I1 => \IP2Bus_Data[25]_i_3_n_0\,
      I2 => \IP2Bus_Data[25]_i_4_n_0\,
      I3 => \IP2Bus_Data[25]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(25)
    );
\IP2Bus_Data[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(25),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(25),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[25]_i_10_n_0\
    );
\IP2Bus_Data[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFAFFEAFFEA"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_16_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \axi_read_req_r_i_2__0_n_0\,
      I3 => bank0_read(8),
      I4 => axi_RdAck_reg(7),
      I5 => \IP2Bus_Data[4]_i_41_1\,
      O => \IP2Bus_Data[25]_i_11_n_0\
    );
\IP2Bus_Data[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FFF1F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_2\,
      I1 => \IP2Bus_Data[4]_i_41_3\,
      I2 => \axi_read_req_r_i_2__0_n_0\,
      I3 => axi_RdAck_reg(7),
      I4 => \IP2Bus_Data[4]_i_41_4\,
      I5 => \IP2Bus_Data[4]_i_41_5\,
      O => \IP2Bus_Data[25]_i_12_n_0\
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_6_n_0\,
      I1 => \IP2Bus_Data[25]_i_7_n_0\,
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \IP2Bus_Data[25]_i_8_n_0\,
      I4 => \IP2Bus_Data[29]_i_7_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[25]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[25]_i_10_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(25),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(25),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[25]_i_4_n_0\
    );
\IP2Bus_Data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(25),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(25),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[25]_i_5_n_0\
    );
\IP2Bus_Data[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[16]_i_11_n_0\,
      I2 => \IP2Bus_Data[25]_i_11_n_0\,
      I3 => \IP2Bus_Data[16]_i_9_n_0\,
      I4 => \IP2Bus_Data[25]_i_12_n_0\,
      O => \IP2Bus_Data[25]_i_6_n_0\
    );
\IP2Bus_Data[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(25),
      I3 => \IP2Bus_Data[31]_i_3_0\(25),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[25]_i_7_n_0\
    );
\IP2Bus_Data[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_3\(25),
      I2 => bank1_read(193),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(25),
      O => \IP2Bus_Data[25]_i_8_n_0\
    );
\IP2Bus_Data[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(25),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(25),
      O => \IP2Bus_Data[25]_i_9_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[26]_i_2_n_0\,
      I1 => \IP2Bus_Data[26]_i_3_n_0\,
      I2 => \IP2Bus_Data[26]_i_4_n_0\,
      I3 => \IP2Bus_Data[26]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(26)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[26]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[26]_i_7_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[26]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[26]_i_9_n_0\,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(26),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(26),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[26]_i_4_n_0\
    );
\IP2Bus_Data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(26),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(26),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[26]_i_5_n_0\
    );
\IP2Bus_Data[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(26),
      I3 => \IP2Bus_Data[31]_i_3_3\(26),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[26]_i_6_n_0\
    );
\IP2Bus_Data[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(26),
      I3 => \IP2Bus_Data[31]_i_3_0\(26),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[26]_i_7_n_0\
    );
\IP2Bus_Data[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(26),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(26),
      O => \IP2Bus_Data[26]_i_8_n_0\
    );
\IP2Bus_Data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(26),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(26),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[26]_i_9_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[27]_i_2_n_0\,
      I1 => \IP2Bus_Data[27]_i_3_n_0\,
      I2 => \IP2Bus_Data[27]_i_4_n_0\,
      I3 => \IP2Bus_Data[27]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(27)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[27]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[27]_i_7_n_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[27]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[27]_i_9_n_0\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(27),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(27),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[27]_i_4_n_0\
    );
\IP2Bus_Data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(27),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(27),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[27]_i_5_n_0\
    );
\IP2Bus_Data[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(27),
      I3 => \IP2Bus_Data[31]_i_3_3\(27),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[27]_i_6_n_0\
    );
\IP2Bus_Data[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(27),
      I3 => \IP2Bus_Data[31]_i_3_0\(27),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[27]_i_7_n_0\
    );
\IP2Bus_Data[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(27),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(27),
      O => \IP2Bus_Data[27]_i_8_n_0\
    );
\IP2Bus_Data[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(27),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(27),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[27]_i_9_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_2_n_0\,
      I1 => \IP2Bus_Data[28]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_4_n_0\,
      I3 => \IP2Bus_Data[28]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(28)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[28]_i_6_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[28]_i_7_n_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[28]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[28]_i_9_n_0\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[31]_i_5_0\(28),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(28),
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(28),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(28),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(28),
      I3 => \IP2Bus_Data[31]_i_3_3\(28),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[28]_i_6_n_0\
    );
\IP2Bus_Data[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(28),
      I3 => \IP2Bus_Data[31]_i_3_0\(28),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[28]_i_7_n_0\
    );
\IP2Bus_Data[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(28),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(28),
      O => \IP2Bus_Data[28]_i_8_n_0\
    );
\IP2Bus_Data[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(28),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(28),
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[28]_i_9_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_2_n_0\,
      I1 => \IP2Bus_Data[29]_i_3_n_0\,
      I2 => \IP2Bus_Data[29]_i_4_n_0\,
      I3 => \IP2Bus_Data[29]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(29)
    );
\IP2Bus_Data[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(29),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(29),
      O => \IP2Bus_Data[29]_i_10_n_0\
    );
\IP2Bus_Data[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[13]_i_19_n_0\,
      I2 => \IP2Bus_Data[31]_i_4_0\(29),
      I3 => bank11_read(192),
      I4 => bank11_read(193),
      I5 => \IP2Bus_Data[31]_i_4_1\(29),
      O => \IP2Bus_Data[29]_i_11_n_0\
    );
\IP2Bus_Data[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_9_n_0\,
      I1 => bank15_read(143),
      I2 => \IP2Bus_Data[29]_i_15_n_0\,
      I3 => \IP2Bus_Data[29]_i_16_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[29]_i_12_n_0\
    );
\IP2Bus_Data[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_0\(1),
      I1 => bank9_read(131),
      I2 => \^bus2ip_addr_reg_reg[2]_0\,
      I3 => \IP2Bus_Data[29]_i_18_n_0\,
      I4 => bank9_read(64),
      I5 => \IP2Bus_Data[29]_i_20_n_0\,
      O => \IP2Bus_Data[29]_i_13_n_0\
    );
\IP2Bus_Data[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCC8FFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg_4,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => \IP2Bus_Data[29]_i_22_n_0\,
      I5 => \IP2Bus_Data_reg[11]_1\,
      O => \IP2Bus_Data[29]_i_14_n_0\
    );
\IP2Bus_Data[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFAEA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_40_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[11]_1\,
      I5 => \IP2Bus_Data[31]_i_38_n_0\,
      O => \IP2Bus_Data[29]_i_15_n_0\
    );
\IP2Bus_Data[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF01FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => axi_read_req_r_reg_4,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[29]_i_16_n_0\
    );
\IP2Bus_Data[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank9_read(131)
    );
\IP2Bus_Data[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(2),
      I1 => axi_RdAck_reg(0),
      I2 => axi_RdAck_reg(1),
      I3 => axi_read_req_r_reg_7,
      I4 => \axi_read_req_r_i_2__2_n_0\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[29]_i_18_n_0\
    );
\IP2Bus_Data[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_read_req_r_reg,
      I3 => axi_RdAck_reg(5),
      I4 => axi_RdAck_reg(6),
      I5 => axi_RdAck_reg(7),
      O => bank9_read(64)
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[29]_i_9_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_RdAck_reg(7),
      I2 => axi_read_req_r_reg,
      I3 => \IP2Bus_Data[2]_i_18_0\,
      I4 => \axi_read_req_r_i_2__2_n_0\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[29]_i_20_n_0\
    );
\IP2Bus_Data[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_read_req_r_reg,
      I2 => \IP2Bus_Data[2]_i_18_0\,
      I3 => axi_RdAck_reg(7),
      I4 => \axi_read_req_r_i_2__2_n_0\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[29]_i_22_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFFFFFD0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_10_n_0\,
      I1 => \IP2Bus_Data[29]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data_reg[4]\,
      I5 => \IP2Bus_Data[29]_i_11_n_0\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222AAA2AAA2AAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[29]_i_12_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_0\(29),
      I3 => bank15_read(192),
      I4 => bank15_read(193),
      I5 => \IP2Bus_Data[31]_i_5_1\(29),
      O => \IP2Bus_Data[29]_i_4_n_0\
    );
\IP2Bus_Data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_21_n_0\,
      I1 => \IP2Bus_Data_reg[31]\(29),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_0\(29),
      I5 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[29]_i_5_n_0\
    );
\IP2Bus_Data[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_13_n_0\,
      I1 => \IP2Bus_Data[29]_i_14_n_0\,
      O => \IP2Bus_Data[29]_i_6_n_0\
    );
\IP2Bus_Data[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank1_read(193),
      I2 => bank1_read(192),
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[29]_i_7_n_0\
    );
\IP2Bus_Data[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D7F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => bank1_read(192),
      I2 => \IP2Bus_Data[31]_i_3_2\(29),
      I3 => \IP2Bus_Data[31]_i_3_3\(29),
      I4 => bank1_read(193),
      O => \IP2Bus_Data[29]_i_8_n_0\
    );
\IP2Bus_Data[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(29),
      I3 => \IP2Bus_Data[31]_i_3_0\(29),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[29]_i_9_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF545454FF54"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data[2]_i_4_n_0\,
      I3 => \IP2Bus_Data[2]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[2]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(2)
    );
\IP2Bus_Data[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAFBBB"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_31_n_0\,
      I1 => \^bus2ip_addr_reg_reg[2]_0\,
      I2 => \IP2Bus_Data[15]_i_35_0\(0),
      I3 => adc01_overvol_irq,
      I4 => \IP2Bus_Data[2]_i_32_n_0\,
      I5 => \IP2Bus_Data[2]_i_33_n_0\,
      O => \IP2Bus_Data[2]_i_10_n_0\
    );
\IP2Bus_Data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFD0FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_34_n_0\,
      I1 => \IP2Bus_Data[2]_i_35_n_0\,
      I2 => \IP2Bus_Data[15]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[4]\,
      I4 => \IP2Bus_Data[1]_i_15_n_0\,
      I5 => \IP2Bus_Data[2]_i_36_n_0\,
      O => \IP2Bus_Data[2]_i_11_n_0\
    );
\IP2Bus_Data[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[2]_i_37_n_0\,
      I2 => \IP2Bus_Data[2]_i_38_n_0\,
      I3 => \IP2Bus_Data[2]_i_39_n_0\,
      I4 => \IP2Bus_Data[30]_i_15_n_0\,
      I5 => \IP2Bus_Data[2]_i_40_n_0\,
      O => \IP2Bus_Data[2]_i_12_n_0\
    );
\IP2Bus_Data[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(2),
      O => \IP2Bus_Data[2]_i_13_n_0\
    );
\IP2Bus_Data[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111FFF1F1F"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_41_n_0\,
      I1 => \IP2Bus_Data[4]_i_32_n_0\,
      I2 => \IP2Bus_Data[2]_i_42_n_0\,
      I3 => \IP2Bus_Data[2]_i_43_n_0\,
      I4 => \IP2Bus_Data[2]_i_44_n_0\,
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[2]_i_14_n_0\
    );
\IP2Bus_Data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAEFAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_42_n_0\,
      I1 => \IP2Bus_Data[2]_i_45_n_0\,
      I2 => \IP2Bus_Data[2]_i_46_n_0\,
      I3 => \IP2Bus_Data[2]_i_47_n_0\,
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      I5 => \IP2Bus_Data[2]_i_48_n_0\,
      O => \IP2Bus_Data[2]_i_15_n_0\
    );
\IP2Bus_Data[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAA2AAA2AA"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_49_n_0\,
      I1 => \IP2Bus_Data[2]_i_50_n_0\,
      I2 => bank15_read(64),
      I3 => adc32_irq_en,
      I4 => \IP2Bus_Data[2]_i_4_0\,
      I5 => \^bus2ip_addr_reg_reg[11]_0\,
      O => \IP2Bus_Data[2]_i_16_n_0\
    );
\IP2Bus_Data[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F1"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_19_n_0\,
      I1 => \IP2Bus_Data[2]_i_52_n_0\,
      I2 => \IP2Bus_Data[2]_i_53_n_0\,
      I3 => \IP2Bus_Data[2]_i_54_n_0\,
      I4 => \IP2Bus_Data[29]_i_15_n_0\,
      O => \IP2Bus_Data[2]_i_17_n_0\
    );
\IP2Bus_Data[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => bank15_read(1),
      I2 => bank15_read(0),
      I3 => bank15_read(3),
      I4 => bank15_read(2),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\,
      O => \IP2Bus_Data[2]_i_18_n_0\
    );
\IP2Bus_Data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_59_n_0\,
      I1 => \IP2Bus_Data[7]_i_24_n_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\,
      I3 => \IP2Bus_Data_reg[0]_0\,
      I4 => \IP2Bus_Data[11]_i_25_n_0\,
      I5 => \IP2Bus_Data[2]_i_60_n_0\,
      O => \IP2Bus_Data[2]_i_19_n_0\
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444544FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_7_n_0\,
      I1 => \IP2Bus_Data[29]_i_14_n_0\,
      I2 => \IP2Bus_Data[2]_i_8_n_0\,
      I3 => \IP2Bus_Data[2]_i_9_n_0\,
      I4 => \IP2Bus_Data[2]_i_10_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A808A808AAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => \IP2Bus_Data[2]_i_61_n_0\,
      I2 => \IP2Bus_Data[2]_i_62_n_0\,
      I3 => \IP2Bus_Data[2]_i_63_n_0\,
      I4 => \IP2Bus_Data[2]_i_64_n_0\,
      I5 => \IP2Bus_Data[2]_i_65_n_0\,
      O => \IP2Bus_Data[2]_i_20_n_0\
    );
\IP2Bus_Data[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => p_44_in(2),
      I2 => \IP2Bus_Data[11]_i_31_n_0\,
      O => \IP2Bus_Data[2]_i_21_n_0\
    );
\IP2Bus_Data[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(2),
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[2]_i_22_n_0\
    );
\IP2Bus_Data[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDD0DD"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_6_0\(2),
      I1 => \IP2Bus_Data[10]_i_21_n_0\,
      I2 => \IP2Bus_Data[3]_i_52_n_0\,
      I3 => \IP2Bus_Data[2]_i_66_n_0\,
      I4 => \IP2Bus_Data[2]_i_67_n_0\,
      I5 => \IP2Bus_Data[3]_i_55_n_0\,
      O => \IP2Bus_Data[2]_i_23_n_0\
    );
\IP2Bus_Data[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_0\(2),
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => adc0_status(2),
      O => \IP2Bus_Data[2]_i_25_n_0\
    );
\IP2Bus_Data[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F007F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(2),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(2),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[2]_i_26_n_0\
    );
\IP2Bus_Data[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FFFFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_11_0\(2),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => adc00_disable_cal_freeze_input,
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[2]_i_27_n_0\
    );
\IP2Bus_Data[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \IP2Bus_Data[13]_i_12_0\,
      O => \IP2Bus_Data[2]_i_28_n_0\
    );
\IP2Bus_Data[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888AAF0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_0\(0),
      I1 => adc03_overvol_irq,
      I2 => STATUS_COMMON(2),
      I3 => bank9_read(137),
      I4 => \^bus2ip_addr_reg_reg[4]_0\(3),
      I5 => \IP2Bus_Data[2]_i_28_n_0\,
      O => \IP2Bus_Data[2]_i_29_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEE0E0E0E0"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_11_n_0\,
      I1 => \IP2Bus_Data[2]_i_12_n_0\,
      I2 => \IP2Bus_Data[2]_i_13_n_0\,
      I3 => \IP2Bus_Data[2]_i_14_n_0\,
      I4 => \IP2Bus_Data[2]_i_15_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(2),
      I1 => bank9_read(192),
      I2 => \IP2Bus_Data_reg[31]_0\(2),
      I3 => bank9_read(193),
      I4 => adc02_disable_cal_freeze_input,
      I5 => bank9_read(143),
      O => \IP2Bus_Data[2]_i_30_n_0\
    );
\IP2Bus_Data[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      O => \IP2Bus_Data[2]_i_31_n_0\
    );
\IP2Bus_Data[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707770777777777"
    )
        port map (
      I0 => bank9_read(133),
      I1 => \IP2Bus_Data[15]_i_35_0\(0),
      I2 => \IP2Bus_Data[15]_i_35_2\(0),
      I3 => \^bus2ip_addr_reg_reg[4]_0\(2),
      I4 => adc02_overvol_irq,
      I5 => \IP2Bus_Data[3]_i_58_n_0\,
      O => \IP2Bus_Data[2]_i_32_n_0\
    );
\IP2Bus_Data[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5F5F555D5D5D5"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_65_n_0\,
      I1 => axi_RdAck_r_reg,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => adc00_overvol_irq,
      I4 => \IP2Bus_Data[15]_i_35_1\(0),
      I5 => \adc3_slice0_irq_en_reg[2]\,
      O => \IP2Bus_Data[2]_i_33_n_0\
    );
\IP2Bus_Data[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3FFF7FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_11_0\,
      I1 => adc12_irq_en,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => axi_read_req_r_reg_5,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[2]_i_34_n_0\
    );
\IP2Bus_Data[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA222"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_68_n_0\,
      I1 => \IP2Bus_Data[2]_i_69_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_1\(0),
      I3 => bank11_read(133),
      I4 => \IP2Bus_Data[30]_i_25_n_0\,
      I5 => \IP2Bus_Data[30]_i_23_n_0\,
      O => \IP2Bus_Data[2]_i_35_n_0\
    );
\IP2Bus_Data[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => adc1_status(2),
      I1 => bank11_read(2),
      I2 => p_39_in(2),
      I3 => bank11_read(3),
      I4 => \IP2Bus_Data[7]_i_5_1\(2),
      I5 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[2]_i_36_n_0\
    );
\IP2Bus_Data[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AF88A088A088A0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_1\(0),
      I1 => adc13_overvol_irq,
      I2 => bank11_read(137),
      I3 => \^bus2ip_addr_reg_reg[4]\(4),
      I4 => bank11_read(138),
      I5 => \IP2Bus_Data[15]_i_14_0\(2),
      O => \IP2Bus_Data[2]_i_37_n_0\
    );
\IP2Bus_Data[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFF5FFF5FFF5FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_0\(2),
      I1 => \adc3_fifo_disable_reg[0]\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => adc30_disable_cal_freeze_input_reg,
      I5 => adc10_disable_cal_freeze_input,
      O => \IP2Bus_Data[2]_i_38_n_0\
    );
\IP2Bus_Data[2]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_12_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[4]\(4),
      O => \IP2Bus_Data[2]_i_39_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_16_n_0\,
      I1 => \IP2Bus_Data[2]_i_17_n_0\,
      I2 => \IP2Bus_Data[2]_i_18_n_0\,
      I3 => \IP2Bus_Data[2]_i_19_n_0\,
      I4 => \IP2Bus_Data_reg[11]\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(2),
      I1 => bank11_read(192),
      I2 => \IP2Bus_Data[31]_i_4_1\(2),
      I3 => bank11_read(193),
      I4 => adc12_disable_cal_freeze_input,
      I5 => bank11_read(143),
      O => \IP2Bus_Data[2]_i_40_n_0\
    );
\IP2Bus_Data[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_1\,
      I1 => \IP2Bus_Data[7]_i_5_0\(2),
      I2 => adc2_status(2),
      I3 => bank13_read(3),
      I4 => bank13_read(2),
      I5 => \IP2Bus_Data[3]_i_20_0\(2),
      O => \IP2Bus_Data[2]_i_41_n_0\
    );
\IP2Bus_Data[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F377FFF7FF77FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_14_0\,
      I1 => adc22_irq_en,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[7]_0\,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[2]_i_42_n_0\
    );
\IP2Bus_Data[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_71_n_0\,
      I1 => \IP2Bus_Data[14]_i_60_n_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[15]_i_39_0\(0),
      I5 => \IP2Bus_Data[2]_i_72_n_0\,
      O => \IP2Bus_Data[2]_i_43_n_0\
    );
\IP2Bus_Data[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF323302030203"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_14_1\,
      I1 => \^bus2ip_addr_reg_reg[5]\,
      I2 => bank13_read(131),
      I3 => \^bus2ip_addr_reg_reg[2]\,
      I4 => adc20_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_39_2\(0),
      O => \IP2Bus_Data[2]_i_44_n_0\
    );
\IP2Bus_Data[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FFFFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_0\(2),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => adc20_disable_cal_freeze_input,
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[2]_i_45_n_0\
    );
\IP2Bus_Data[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_1\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => \IP2Bus_Data[13]_i_12_0\,
      O => \IP2Bus_Data[2]_i_46_n_0\
    );
\IP2Bus_Data[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AF88A088A088A0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(0),
      I1 => adc23_overvol_irq,
      I2 => bank13_read(137),
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      I4 => bank13_read(138),
      I5 => \IP2Bus_Data[15]_i_40_0\(2),
      O => \IP2Bus_Data[2]_i_47_n_0\
    );
\IP2Bus_Data[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555003F5555FF3F"
    )
        port map (
      I0 => adc22_disable_cal_freeze_input,
      I1 => \IP2Bus_Data[31]_i_5_2\(2),
      I2 => bank13_read(193),
      I3 => bank13_read(192),
      I4 => bank13_read(143),
      I5 => \IP2Bus_Data[31]_i_5_3\(2),
      O => \IP2Bus_Data[2]_i_48_n_0\
    );
\IP2Bus_Data[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_74_n_0\,
      I1 => \IP2Bus_Data[2]_i_75_n_0\,
      I2 => \IP2Bus_Data[15]_i_2_1\(0),
      I3 => bank15_read(133),
      I4 => \IP2Bus_Data[31]_i_38_n_0\,
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[2]_i_49_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEEEFEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_n_0\,
      I1 => \IP2Bus_Data[2]_i_21_n_0\,
      I2 => \IP2Bus_Data[2]_i_22_n_0\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      I4 => \IP2Bus_Data[2]_i_23_n_0\,
      I5 => \IP2Bus_Data_reg[2]_1\,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_read_req_r_reg_5,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[2]_i_50_n_0\
    );
\IP2Bus_Data[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank15_read(64)
    );
\IP2Bus_Data[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(2),
      I1 => bank15_read(192),
      I2 => \IP2Bus_Data[31]_i_5_1\(2),
      I3 => bank15_read(193),
      I4 => adc32_disable_cal_freeze_input,
      I5 => bank15_read(143),
      O => \IP2Bus_Data[2]_i_52_n_0\
    );
\IP2Bus_Data[2]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_76_n_0\,
      I1 => \IP2Bus_Data[1]_i_42_n_0\,
      I2 => \IP2Bus_Data[15]_i_10_0\(2),
      I3 => \IP2Bus_Data[1]_i_43_n_0\,
      I4 => \IP2Bus_Data[2]_i_77_n_0\,
      O => \IP2Bus_Data[2]_i_53_n_0\
    );
\IP2Bus_Data[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0A0A2A"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_42_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_cmn_en_reg[0]\,
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \IP2Bus_Data[31]_i_43_n_0\,
      O => \IP2Bus_Data[2]_i_54_n_0\
    );
\IP2Bus_Data[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_RdAck_reg(7),
      I4 => \IP2Bus_Data[2]_i_18_0\,
      I5 => axi_timeout_en_reg,
      O => bank15_read(1)
    );
\IP2Bus_Data[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_RdAck_reg(7),
      I4 => \IP2Bus_Data[2]_i_18_0\,
      I5 => axi_read_req_r_reg,
      O => bank15_read(0)
    );
\IP2Bus_Data[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_RdAck_reg(7),
      I4 => axi_read_req_r_reg_9,
      I5 => \IP2Bus_Data[13]_i_25_0\,
      O => bank15_read(3)
    );
\IP2Bus_Data[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_RdAck_reg(7),
      I4 => axi_read_req_r_reg_9,
      I5 => axi_read_req_r_reg_15,
      O => bank15_read(2)
    );
\IP2Bus_Data[2]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(2),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(2),
      O => \IP2Bus_Data[2]_i_59_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \IP2Bus_Data[12]_i_20_n_0\,
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFCCC0CAC0CCC"
    )
        port map (
      I0 => adc3_status(2),
      I1 => \IP2Bus_Data_reg[7]\(2),
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data[2]_i_20_0\,
      I5 => \IP2Bus_Data[3]_i_18_0\(2),
      O => \IP2Bus_Data[2]_i_60_n_0\
    );
\IP2Bus_Data[2]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88C00000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_1\,
      I1 => p_34_in(2),
      I2 => adc3_cmn_irq_en_reg,
      I3 => axi_read_req_r_reg_5,
      I4 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[2]_i_61_n_0\
    );
\IP2Bus_Data[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => axi_read_req_r_reg_4,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[2]_i_62_n_0\
    );
\IP2Bus_Data[2]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => dac0_status(1),
      O => \IP2Bus_Data[2]_i_63_n_0\
    );
\IP2Bus_Data[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFFFEF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_51_n_0\,
      I1 => bank1_read(137),
      I2 => \IP2Bus_Data[6]_i_24_n_0\,
      I3 => \IP2Bus_Data[6]_i_23_n_0\,
      I4 => bank1_read(138),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[2]_i_64_n_0\
    );
\IP2Bus_Data[2]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(2),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[2]_i_78_n_0\,
      I3 => \IP2Bus_Data[15]_i_21_0\(2),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[2]_i_65_n_0\
    );
\IP2Bus_Data[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAEAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_52_n_0\,
      I1 => dac12_irq_en,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => axi_read_req_r_reg_5,
      I4 => adc3_cmn_irq_en_reg,
      I5 => \IP2Bus_Data[2]_i_23_0\,
      O => \IP2Bus_Data[2]_i_66_n_0\
    );
\IP2Bus_Data[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(2),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[2]_i_79_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_1\(2),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[2]_i_67_n_0\
    );
\IP2Bus_Data[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF323302030203"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_35_0\,
      I1 => \^bus2ip_addr_reg_reg[4]\(1),
      I2 => bank11_read(131),
      I3 => \^bus2ip_addr_reg_reg[4]\(2),
      I4 => adc10_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_13_0\(0),
      O => \IP2Bus_Data[2]_i_68_n_0\
    );
\IP2Bus_Data[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc12_overvol_irq,
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => \IP2Bus_Data[15]_i_13_1\(0),
      O => \IP2Bus_Data[2]_i_69_n_0\
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_0\(2),
      I1 => \IP2Bus_Data[3]_i_8_n_0\,
      I2 => \IP2Bus_Data[2]_i_25_n_0\,
      I3 => \IP2Bus_Data[3]_i_7_n_0\,
      I4 => \IP2Bus_Data[2]_i_26_n_0\,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => \IP2Bus_Data[13]_i_25_0\,
      O => bank13_read(3)
    );
\IP2Bus_Data[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => axi_read_req_r_reg_15,
      O => bank13_read(2)
    );
\IP2Bus_Data[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc22_overvol_irq,
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => \IP2Bus_Data[15]_i_39_1\(0),
      O => \IP2Bus_Data[2]_i_72_n_0\
    );
\IP2Bus_Data[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100CDCCFDFCFDFC"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_49_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\,
      I2 => bank15_read(131),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_8\(0),
      I4 => adc30_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_8_1\(0),
      O => \IP2Bus_Data[2]_i_74_n_0\
    );
\IP2Bus_Data[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => adc32_overvol_irq,
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[15]_i_8_0\(0),
      O => \IP2Bus_Data[2]_i_75_n_0\
    );
\IP2Bus_Data[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FFFFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_0\(2),
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => adc30_disable_cal_freeze_input,
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \adc3_cmn_en_reg[0]\,
      O => \IP2Bus_Data[2]_i_76_n_0\
    );
\IP2Bus_Data[2]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => adc33_overvol_irq,
      I1 => axi_RdAck_r_reg_1,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[15]_i_10_1\(0),
      O => \IP2Bus_Data[2]_i_77_n_0\
    );
\IP2Bus_Data[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(2),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(2),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[2]_i_78_n_0\
    );
\IP2Bus_Data[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(2),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(2),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[2]_i_79_n_0\
    );
\IP2Bus_Data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_13_n_0\,
      I1 => \IP2Bus_Data[2]_i_27_n_0\,
      I2 => \IP2Bus_Data[2]_i_28_n_0\,
      I3 => \IP2Bus_Data[2]_i_29_n_0\,
      I4 => \IP2Bus_Data[30]_i_21_n_0\,
      I5 => \IP2Bus_Data[2]_i_30_n_0\,
      O => \IP2Bus_Data[2]_i_8_n_0\
    );
\IP2Bus_Data[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3FFF7FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_0\,
      I1 => adc02_irq_en,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => axi_read_req_r_reg_5,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[2]_i_9_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_2_n_0\,
      I1 => \IP2Bus_Data[30]_i_3_n_0\,
      I2 => \IP2Bus_Data[30]_i_4_n_0\,
      I3 => \IP2Bus_Data[30]_i_5_n_0\,
      I4 => \IP2Bus_Data[30]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(30)
    );
\IP2Bus_Data[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_3_0\,
      I1 => bank13_read(143),
      I2 => \IP2Bus_Data[31]_i_36_n_0\,
      I3 => \IP2Bus_Data[0]_i_13_n_0\,
      I4 => \IP2Bus_Data[31]_i_35_n_0\,
      O => \IP2Bus_Data[30]_i_10_n_0\
    );
\IP2Bus_Data[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_1\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_2\,
      O => bank13_read(192)
    );
\IP2Bus_Data[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_3\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_4\,
      O => bank13_read(193)
    );
\IP2Bus_Data[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202020"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_15_n_0\,
      I1 => \IP2Bus_Data[30]_i_23_n_0\,
      I2 => \IP2Bus_Data[30]_i_24_n_0\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[30]_i_25_n_0\,
      O => \IP2Bus_Data[30]_i_13_n_0\
    );
\IP2Bus_Data[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF7747777777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_0\(30),
      I1 => bank11_read(192),
      I2 => \IP2Bus_Data[31]_i_4_1\(30),
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \adc3_sample_rate_reg[0]\,
      I5 => adc32_disable_cal_freeze_input_reg,
      O => \IP2Bus_Data[30]_i_14_n_0\
    );
\IP2Bus_Data[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bank11_read(140),
      I1 => bank11_read(139),
      I2 => bank11_read(141),
      I3 => \^bus2ip_addr_reg_reg[4]\(4),
      I4 => bank11_read(137),
      I5 => bank11_read(138),
      O => \IP2Bus_Data[30]_i_15_n_0\
    );
\IP2Bus_Data[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data[30]_i_31_n_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \IP2Bus_Data_reg[13]_0\,
      O => \IP2Bus_Data[30]_i_16_n_0\
    );
\IP2Bus_Data[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => \IP2Bus_Data[29]_i_8_0\,
      I4 => \IP2Bus_Data[29]_i_8_1\,
      I5 => \IP2Bus_Data[31]_i_18_0\,
      O => bank15_read(192)
    );
\IP2Bus_Data[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => \IP2Bus_Data[29]_i_8_0\,
      I4 => \IP2Bus_Data[29]_i_8_3\,
      I5 => \IP2Bus_Data[31]_i_18_1\,
      O => bank15_read(193)
    );
\IP2Bus_Data[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFFFFFFFFFBF"
    )
        port map (
      I0 => bank9_read(143),
      I1 => axi_RdAck_reg(12),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(14),
      I4 => axi_RdAck_reg(13),
      I5 => axi_RdAck_reg(11),
      O => \IP2Bus_Data[30]_i_19_n_0\
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]_1\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[30]_i_7_n_0\,
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \IP2Bus_Data[30]_i_8_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(30),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(30),
      O => \IP2Bus_Data[30]_i_20_n_0\
    );
\IP2Bus_Data[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => bank9_read(193),
      I1 => bank9_read(192),
      I2 => bank9_read(143),
      I3 => bank9_read(141),
      I4 => \IP2Bus_Data[31]_i_45_n_0\,
      I5 => \IP2Bus_Data[31]_i_44_n_0\,
      O => \IP2Bus_Data[30]_i_21_n_0\
    );
\IP2Bus_Data[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => axi_read_req_r_reg_5,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[30]_i_23_n_0\
    );
\IP2Bus_Data[30]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg_7,
      I1 => axi_RdAck_reg(1),
      I2 => axi_RdAck_reg(2),
      I3 => axi_read_req_r_reg_3,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[30]_i_24_n_0\
    );
\IP2Bus_Data[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]\(1),
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[30]_i_25_n_0\
    );
\IP2Bus_Data[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_42_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(140)
    );
\IP2Bus_Data[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(139)
    );
\IP2Bus_Data[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[30]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(141)
    );
\IP2Bus_Data[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[5]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(137)
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222AAA2AAA2AAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[30]_i_10_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_3\(30),
      I3 => bank13_read(192),
      I4 => bank13_read(193),
      I5 => \IP2Bus_Data[31]_i_5_2\(30),
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(138)
    );
\IP2Bus_Data[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBBFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_43_n_0\,
      I1 => \IP2Bus_Data[30]_i_38_n_0\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => adc30_disable_cal_freeze_input_reg,
      I4 => adc32_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[30]_i_39_n_0\,
      O => \IP2Bus_Data[30]_i_31_n_0\
    );
\IP2Bus_Data[30]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[30]_i_38_n_0\
    );
\IP2Bus_Data[30]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bank15_read(193),
      I1 => bank15_read(192),
      O => \IP2Bus_Data[30]_i_39_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[30]_i_14_n_0\,
      I2 => \IP2Bus_Data[30]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[4]\,
      I4 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[30]_i_4_n_0\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222AAA2AAA2AAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[30]_i_16_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_0\(30),
      I3 => bank15_read(192),
      I4 => bank15_read(193),
      I5 => \IP2Bus_Data[31]_i_5_1\(30),
      O => \IP2Bus_Data[30]_i_5_n_0\
    );
\IP2Bus_Data[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_6_n_0\,
      I1 => \IP2Bus_Data[30]_i_19_n_0\,
      I2 => \IP2Bus_Data[30]_i_20_n_0\,
      I3 => \IP2Bus_Data[30]_i_21_n_0\,
      O => \IP2Bus_Data[30]_i_6_n_0\
    );
\IP2Bus_Data[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(30),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(30),
      O => \IP2Bus_Data[30]_i_7_n_0\
    );
\IP2Bus_Data[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(30),
      I3 => \IP2Bus_Data[31]_i_3_0\(30),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[30]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[31]_i_10_n_0\
    );
\IP2Bus_Data[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(31),
      I2 => \IP2Bus_Data[31]_i_3_2\(31),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[31]_i_11_n_0\
    );
\IP2Bus_Data[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_31_n_0\,
      O => \IP2Bus_Data[31]_i_12_n_0\
    );
\IP2Bus_Data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_0\(31),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_4_1\(31),
      I5 => \IP2Bus_Data[31]_i_34_n_0\,
      O => \IP2Bus_Data[31]_i_14_n_0\
    );
\IP2Bus_Data[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF7F7F"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_5_2\(31),
      I2 => \IP2Bus_Data_reg[3]\,
      I3 => \IP2Bus_Data[31]_i_5_3\(31),
      I4 => bank13_read(192),
      O => \IP2Bus_Data[31]_i_15_n_0\
    );
\IP2Bus_Data[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_35_n_0\,
      I1 => \IP2Bus_Data[0]_i_13_n_0\,
      I2 => \IP2Bus_Data[31]_i_36_n_0\,
      I3 => bank13_read(143),
      O => \IP2Bus_Data[31]_i_16_n_0\
    );
\IP2Bus_Data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_38_n_0\,
      I1 => \IP2Bus_Data[31]_i_39_n_0\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[31]_i_40_n_0\,
      I5 => \IP2Bus_Data[2]_i_18_n_0\,
      O => \IP2Bus_Data[31]_i_17_n_0\
    );
\IP2Bus_Data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFCFFFDFDFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(31),
      I1 => bank15_read(143),
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => \IP2Bus_Data[31]_i_5_1\(31),
      I4 => bank15_read(192),
      I5 => bank15_read(193),
      O => \IP2Bus_Data[31]_i_18_n_0\
    );
\IP2Bus_Data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFAFAEA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_42_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_cmn_en_reg[0]\,
      I4 => \adc3_fifo_disable_reg[0]\,
      I5 => \IP2Bus_Data[31]_i_43_n_0\,
      O => \IP2Bus_Data[31]_i_19_n_0\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_n_0\,
      I3 => \IP2Bus_Data[31]_i_6_n_0\,
      I4 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(31)
    );
\IP2Bus_Data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_44_n_0\,
      I1 => \IP2Bus_Data[31]_i_45_n_0\,
      I2 => bank9_read(141),
      I3 => bank9_read(143),
      I4 => bank9_read(192),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[31]_i_20_n_0\
    );
\IP2Bus_Data[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_1\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_2\,
      O => bank9_read(192)
    );
\IP2Bus_Data[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_3\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_4\,
      O => bank9_read(193)
    );
\IP2Bus_Data[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_11_n_0\,
      I1 => bank0_read(26),
      I2 => bank0_read(25),
      I3 => \IP2Bus_Data[25]_i_12_n_0\,
      I4 => \IP2Bus_Data[16]_i_16_n_0\,
      I5 => \IP2Bus_Data[31]_i_52_n_0\,
      O => \IP2Bus_Data[31]_i_23_n_0\
    );
\IP2Bus_Data[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bank3_read(64),
      I1 => bank3_read(14),
      I2 => bank3_read(3),
      I3 => \IP2Bus_Data[31]_i_56_n_0\,
      I4 => \IP2Bus_Data[31]_i_57_n_0\,
      I5 => \IP2Bus_Data[31]_i_58_n_0\,
      O => \IP2Bus_Data[31]_i_24_n_0\
    );
\IP2Bus_Data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_3\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_4\,
      O => bank3_read(193)
    );
\IP2Bus_Data[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_1\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_2\,
      O => bank3_read(192)
    );
\IP2Bus_Data[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFFFFFEFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_59_n_0\,
      I1 => bank3_read(139),
      I2 => bank3_read(138),
      I3 => bank3_read(192),
      I4 => bank3_read(140),
      I5 => bank3_read(193),
      O => \IP2Bus_Data[31]_i_27_n_0\
    );
\IP2Bus_Data[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_3\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_4\,
      O => bank1_read(193)
    );
\IP2Bus_Data[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_1\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_2\,
      O => bank1_read(192)
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_8_n_0\,
      I1 => \IP2Bus_Data[31]_i_9_n_0\,
      I2 => \IP2Bus_Data[31]_i_10_n_0\,
      I3 => \IP2Bus_Data[31]_i_11_n_0\,
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011100000000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_51_n_0\,
      I1 => bank1_read(138),
      I2 => axi_RdAck_r_i_10_n_0,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => \adc3_cmn_en_reg[0]\,
      I5 => \IP2Bus_Data[6]_i_24_n_0\,
      O => \IP2Bus_Data[31]_i_30_n_0\
    );
\IP2Bus_Data[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => \adc3_fifo_disable_reg[0]\,
      I2 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[31]_i_31_n_0\
    );
\IP2Bus_Data[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_1\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_2\,
      O => bank11_read(192)
    );
\IP2Bus_Data[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => \IP2Bus_Data[29]_i_8_0\,
      I3 => \IP2Bus_Data[29]_i_8_3\,
      I4 => axi_RdAck_reg(4),
      I5 => \IP2Bus_Data[29]_i_8_4\,
      O => bank11_read(193)
    );
\IP2Bus_Data[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33FF33FF33FB33"
    )
        port map (
      I0 => adc32_disable_cal_freeze_input_reg,
      I1 => \IP2Bus_Data[2]_i_39_n_0\,
      I2 => adc30_disable_cal_freeze_input_reg,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \adc3_cmn_en_reg[0]\,
      I5 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[31]_i_34_n_0\
    );
\IP2Bus_Data[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[2]\,
      I1 => bank13_read(131),
      I2 => \^bus2ip_addr_reg_reg[5]\,
      I3 => \IP2Bus_Data[31]_i_62_n_0\,
      I4 => bank13_read(64),
      I5 => \IP2Bus_Data[31]_i_63_n_0\,
      O => \IP2Bus_Data[31]_i_35_n_0\
    );
\IP2Bus_Data[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCCC8"
    )
        port map (
      I0 => adc30_disable_cal_freeze_input_reg,
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => \IP2Bus_Data[13]_i_34_n_0\,
      I5 => \IP2Bus_Data[4]_i_34_n_0\,
      O => \IP2Bus_Data[31]_i_36_n_0\
    );
\IP2Bus_Data[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[0]_i_36_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(143)
    );
\IP2Bus_Data[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[31]_i_38_n_0\
    );
\IP2Bus_Data[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => axi_read_req_r_reg_7,
      I1 => axi_RdAck_reg(1),
      I2 => axi_RdAck_reg(2),
      I3 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[31]_i_39_n_0\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330000000400C0"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => axi_RdAck_reg(12),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(14),
      I4 => axi_RdAck_reg(13),
      I5 => axi_RdAck_reg(11),
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => axi_read_req_r_reg_5,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[31]_i_40_n_0\
    );
\IP2Bus_Data[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[0]_i_36_0\,
      I5 => axi_RdAck_reg(7),
      O => bank15_read(143)
    );
\IP2Bus_Data[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0313"
    )
        port map (
      I0 => adc32_disable_cal_freeze_input_reg,
      I1 => bank15_read(192),
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_sample_rate_reg[0]\,
      O => \IP2Bus_Data[31]_i_42_n_0\
    );
\IP2Bus_Data[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_12_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[31]_i_43_n_0\
    );
\IP2Bus_Data[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_12_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[31]_i_44_n_0\
    );
\IP2Bus_Data[31]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      O => \IP2Bus_Data[31]_i_45_n_0\
    );
\IP2Bus_Data[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => adc30_disable_cal_freeze_input_reg,
      O => bank9_read(141)
    );
\IP2Bus_Data[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => adc32_disable_cal_freeze_input_reg,
      O => bank9_read(143)
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEE0E"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[31]_i_17_n_0\,
      I3 => \IP2Bus_Data[31]_i_18_n_0\,
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(7),
      I1 => axi_RdAck_reg(6),
      I2 => axi_RdAck_reg(5),
      I3 => axi_timeout_en_reg,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => \axi_read_req_r_i_2__0_n_0\,
      O => \IP2Bus_Data[31]_i_52_n_0\
    );
\IP2Bus_Data[31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_read_req_r_reg,
      I3 => axi_RdAck_reg(5),
      I4 => axi_RdAck_reg(6),
      I5 => axi_RdAck_reg(7),
      O => bank3_read(64)
    );
\IP2Bus_Data[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_16,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(14)
    );
\IP2Bus_Data[31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(7),
      I3 => axi_RdAck_reg(3),
      I4 => axi_read_req_r_reg_11,
      I5 => \IP2Bus_Data[13]_i_25_0\,
      O => bank3_read(3)
    );
\IP2Bus_Data[31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_RdAck_reg(7),
      I2 => axi_read_req_r_reg,
      I3 => \IP2Bus_Data[2]_i_18_0\,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => axi_read_req_r_reg_0,
      O => \IP2Bus_Data[31]_i_56_n_0\
    );
\IP2Bus_Data[31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(1),
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(7),
      I3 => axi_read_req_r_reg_9,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => axi_read_req_r_reg_0,
      O => \IP2Bus_Data[31]_i_57_n_0\
    );
\IP2Bus_Data[31]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => axi_RdAck_reg(2),
      I1 => axi_RdAck_reg(1),
      I2 => axi_read_req_r_reg_7,
      I3 => \axi_read_req_r_i_2__1_n_0\,
      I4 => axi_read_req_r_reg_0,
      O => \IP2Bus_Data[31]_i_58_n_0\
    );
\IP2Bus_Data[31]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => axi_read_req_r_reg_8,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => axi_RdAck_r_reg_1,
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[31]_i_59_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800080008000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_20_n_0\,
      I1 => \IP2Bus_Data[29]_i_6_n_0\,
      I2 => \IP2Bus_Data_reg[31]\(31),
      I3 => bank9_read(192),
      I4 => bank9_read(193),
      I5 => \IP2Bus_Data_reg[31]_0\(31),
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_42_0\,
      I5 => axi_RdAck_reg(7),
      O => bank3_read(140)
    );
\IP2Bus_Data[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[13]_i_25_0\,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(131)
    );
\IP2Bus_Data[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[31]_i_62_n_0\
    );
\IP2Bus_Data[31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_RdAck_reg(7),
      I2 => axi_read_req_r_reg,
      I3 => \IP2Bus_Data[2]_i_18_0\,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[31]_i_63_n_0\
    );
\IP2Bus_Data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0C18180D0C0818"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(14),
      I3 => axi_RdAck_reg(10),
      I4 => axi_RdAck_reg(12),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[31]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => irq_enables(6),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data[31]_i_3_4\,
      I4 => \IP2Bus_Data[31]_i_23_n_0\,
      O => \IP2Bus_Data[31]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_24_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(31),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(31),
      O => \IP2Bus_Data[31]_i_9_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[31]_i_7_n_0\,
      I3 => \IP2Bus_Data[3]_i_4_n_0\,
      I4 => \IP2Bus_Data[3]_i_5_n_0\,
      I5 => \IP2Bus_Data[3]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(3)
    );
\IP2Bus_Data[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(3),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(3),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[3]_i_10_n_0\
    );
\IP2Bus_Data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(3),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(3),
      I4 => \IP2Bus_Data[31]_i_20_n_0\,
      I5 => \IP2Bus_Data[3]_i_28_n_0\,
      O => \IP2Bus_Data[3]_i_11_n_0\
    );
\IP2Bus_Data[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAAAEA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_14_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => adc03_irq_en,
      I4 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_13_n_0\
    );
\IP2Bus_Data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D005D5D5D"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_30_n_0\,
      I1 => \IP2Bus_Data[14]_i_32_n_0\,
      I2 => \IP2Bus_Data[3]_i_31_n_0\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => axi_read_req_r_reg_5,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[3]_i_14_n_0\
    );
\IP2Bus_Data[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(3),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(3),
      O => \IP2Bus_Data[3]_i_15_n_0\
    );
\IP2Bus_Data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_15_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[15]_i_2_0\(3),
      I3 => \IP2Bus_Data[3]_i_32_n_0\,
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      I5 => \IP2Bus_Data[3]_i_33_n_0\,
      O => \IP2Bus_Data[3]_i_16_n_0\
    );
\IP2Bus_Data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF1F1FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_34_n_0\,
      I1 => \IP2Bus_Data[31]_i_38_n_0\,
      I2 => \IP2Bus_Data[3]_i_35_n_0\,
      I3 => \IP2Bus_Data[3]_i_36_n_0\,
      I4 => \IP2Bus_Data[31]_i_40_n_0\,
      I5 => \IP2Bus_Data[29]_i_16_n_0\,
      O => \IP2Bus_Data[3]_i_17_n_0\
    );
\IP2Bus_Data[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_25_n_0\,
      I1 => \IP2Bus_Data[3]_i_37_n_0\,
      I2 => \IP2Bus_Data[7]_i_24_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(3),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => axi_read_req_r_reg_4,
      O => \IP2Bus_Data[3]_i_18_n_0\
    );
\IP2Bus_Data[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4445"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_36_n_0\,
      I1 => \IP2Bus_Data[3]_i_38_n_0\,
      I2 => \IP2Bus_Data[3]_i_39_n_0\,
      I3 => \IP2Bus_Data[3]_i_40_n_0\,
      I4 => \IP2Bus_Data[3]_i_41_n_0\,
      I5 => \IP2Bus_Data[3]_i_42_n_0\,
      O => \IP2Bus_Data[3]_i_19_n_0\
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_7_n_0\,
      I1 => \IP2Bus_Data[3]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[7]_0\(3),
      I3 => \IP2Bus_Data[3]_i_9_n_0\,
      I4 => \IP2Bus_Data[3]_i_10_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_32_n_0\,
      I1 => \IP2Bus_Data[3]_i_43_n_0\,
      I2 => \IP2Bus_Data[4]_i_31_n_0\,
      I3 => \IP2Bus_Data[7]_i_5_0\(3),
      I4 => \^bus2ip_addr_reg_reg[14]_1\,
      O => \IP2Bus_Data[3]_i_20_n_0\
    );
\IP2Bus_Data[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_44_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[3]_i_45_n_0\,
      I3 => \IP2Bus_Data[31]_i_35_n_0\,
      I4 => \IP2Bus_Data[3]_i_46_n_0\,
      I5 => \IP2Bus_Data[3]_i_47_n_0\,
      O => \IP2Bus_Data[3]_i_21_n_0\
    );
\IP2Bus_Data[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(3),
      O => \IP2Bus_Data[3]_i_22_n_0\
    );
\IP2Bus_Data[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[12]_i_20_n_0\,
      I2 => Q(3),
      O => \IP2Bus_Data[3]_i_23_n_0\
    );
\IP2Bus_Data[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_48_n_0\,
      I1 => \IP2Bus_Data[4]_i_44_n_0\,
      I2 => \IP2Bus_Data[3]_i_49_n_0\,
      I3 => \IP2Bus_Data[14]_i_51_n_0\,
      I4 => \IP2Bus_Data[3]_i_50_n_0\,
      I5 => \IP2Bus_Data[3]_i_51_n_0\,
      O => \IP2Bus_Data[3]_i_24_n_0\
    );
\IP2Bus_Data[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDD0DD"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_6_0\(3),
      I1 => \IP2Bus_Data[10]_i_21_n_0\,
      I2 => \IP2Bus_Data[3]_i_52_n_0\,
      I3 => \IP2Bus_Data[3]_i_53_n_0\,
      I4 => \IP2Bus_Data[3]_i_54_n_0\,
      I5 => \IP2Bus_Data[3]_i_55_n_0\,
      O => \IP2Bus_Data[3]_i_25_n_0\
    );
\IP2Bus_Data[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => dac0_do_mon(3),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[3]_i_26_n_0\
    );
\IP2Bus_Data[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => axi_read_req_r_reg_4,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      O => \IP2Bus_Data[3]_i_27_n_0\
    );
\IP2Bus_Data[3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_56_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => \IP2Bus_Data[15]_i_11_0\(3),
      O => \IP2Bus_Data[3]_i_28_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_11_n_0\,
      I1 => \IP2Bus_Data[29]_i_13_n_0\,
      I2 => \IP2Bus_Data_reg[3]_0\,
      I3 => \^bus2ip_addr_reg_reg[7]\,
      I4 => \IP2Bus_Data[3]_i_13_n_0\,
      I5 => \IP2Bus_Data[3]_i_14_n_0\,
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222F333"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_14_0\,
      I1 => \^bus2ip_addr_reg_reg[4]_0\(1),
      I2 => adc00_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_35_1\(1),
      I4 => \^bus2ip_addr_reg_reg[2]_0\,
      I5 => bank9_read(131),
      O => \IP2Bus_Data[3]_i_30_n_0\
    );
\IP2Bus_Data[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0DDDDDDDD"
    )
        port map (
      I0 => bank9_read(133),
      I1 => \IP2Bus_Data[15]_i_35_0\(1),
      I2 => \IP2Bus_Data[15]_i_35_2\(1),
      I3 => adc02_irq_sync(0),
      I4 => \^bus2ip_addr_reg_reg[4]_0\(2),
      I5 => \IP2Bus_Data[3]_i_58_n_0\,
      O => \IP2Bus_Data[3]_i_31_n_0\
    );
\IP2Bus_Data[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888AAF0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_1\(1),
      I1 => adc33_irq_sync(0),
      I2 => \IP2Bus_Data[15]_i_10_0\(3),
      I3 => bank15_read(137),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\,
      I5 => \IP2Bus_Data[1]_i_42_n_0\,
      O => \IP2Bus_Data[3]_i_32_n_0\
    );
\IP2Bus_Data[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF07F70FFF"
    )
        port map (
      I0 => \adc3_sample_rate_reg[0]\,
      I1 => \IP2Bus_Data[31]_i_5_1\(3),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(3),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => adc32_disable_cal_freeze_input_reg,
      O => \IP2Bus_Data[3]_i_33_n_0\
    );
\IP2Bus_Data[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A0000FF8AFF8A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_8_0\(1),
      I1 => adc32_irq_sync(0),
      I2 => \^bus2ip_addr_reg_reg[11]_1\,
      I3 => \IP2Bus_Data[3]_i_59_n_0\,
      I4 => \IP2Bus_Data[15]_i_2_1\(1),
      I5 => bank15_read(133),
      O => \IP2Bus_Data[3]_i_34_n_0\
    );
\IP2Bus_Data[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100CDCCFDFCFDFC"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_17_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\,
      I2 => bank15_read(131),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_8\(0),
      I4 => adc30_irq_sync(0),
      I5 => \IP2Bus_Data[15]_i_8_1\(1),
      O => \IP2Bus_Data[3]_i_35_n_0\
    );
\IP2Bus_Data[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0D0D0"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]_0\,
      I1 => \IP2Bus_Data[3]_i_17_1\,
      I2 => adc33_irq_en,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_36_n_0\
    );
\IP2Bus_Data[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_18_0\(3),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => adc3_status(3),
      O => \IP2Bus_Data[3]_i_37_n_0\
    );
\IP2Bus_Data[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_35_n_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => adc32_disable_cal_freeze_input_reg,
      I3 => \IP2Bus_Data[30]_i_15_n_0\,
      O => \IP2Bus_Data[3]_i_38_n_0\
    );
\IP2Bus_Data[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_4_1\(3),
      I1 => bank11_read(192),
      I2 => \IP2Bus_Data[31]_i_4_0\(3),
      I3 => \IP2Bus_Data[30]_i_15_n_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => adc32_disable_cal_freeze_input_reg,
      O => \IP2Bus_Data[3]_i_39_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A8A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[3]_i_15_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[3]_i_16_n_0\,
      I4 => \IP2Bus_Data[3]_i_17_n_0\,
      I5 => \IP2Bus_Data[3]_i_18_n_0\,
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_17_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_0\(3),
      I2 => \IP2Bus_Data[15]_i_14_0\(3),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[3]_i_61_n_0\,
      O => \IP2Bus_Data[3]_i_40_n_0\
    );
\IP2Bus_Data[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1055FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_23_n_0\,
      I1 => \IP2Bus_Data[30]_i_25_n_0\,
      I2 => \IP2Bus_Data[3]_i_62_n_0\,
      I3 => \IP2Bus_Data[3]_i_63_n_0\,
      I4 => \IP2Bus_Data[15]_i_15_n_0\,
      I5 => \IP2Bus_Data[3]_i_64_n_0\,
      O => \IP2Bus_Data[3]_i_41_n_0\
    );
\IP2Bus_Data[3]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FFFF"
    )
        port map (
      I0 => adc1_status(3),
      I1 => \IP2Bus_Data[3]_i_65_n_0\,
      I2 => \IP2Bus_Data[3]_i_66_n_0\,
      I3 => \IP2Bus_Data[1]_i_15_n_0\,
      I4 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[3]_i_42_n_0\
    );
\IP2Bus_Data[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_20_0\(3),
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => adc2_status(3),
      O => \IP2Bus_Data[3]_i_43_n_0\
    );
\IP2Bus_Data[3]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_5_2\(3),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_5_3\(3),
      I4 => bank13_read(143),
      O => \IP2Bus_Data[3]_i_44_n_0\
    );
\IP2Bus_Data[3]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_0\(3),
      I1 => \IP2Bus_Data[13]_i_31_n_0\,
      I2 => \IP2Bus_Data[3]_i_67_n_0\,
      I3 => \IP2Bus_Data[13]_i_30_n_0\,
      I4 => \IP2Bus_Data[15]_i_12_0\(3),
      O => \IP2Bus_Data[3]_i_45_n_0\
    );
\IP2Bus_Data[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_21_0\,
      I1 => \^bus2ip_addr_reg_reg[7]_0\,
      I2 => bank13_read(129),
      I3 => adc23_irq_en,
      I4 => bank13_read(64),
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[3]_i_46_n_0\
    );
\IP2Bus_Data[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA22A2"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_69_n_0\,
      I1 => \IP2Bus_Data[3]_i_70_n_0\,
      I2 => bank13_read(133),
      I3 => \IP2Bus_Data[15]_i_39_0\(1),
      I4 => \IP2Bus_Data[14]_i_60_n_0\,
      I5 => \IP2Bus_Data[15]_i_71_n_0\,
      O => \IP2Bus_Data[3]_i_47_n_0\
    );
\IP2Bus_Data[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[3]_i_48_n_0\
    );
\IP2Bus_Data[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(3),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[3]_i_72_n_0\,
      I3 => \IP2Bus_Data[15]_i_21_0\(3),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[3]_i_49_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555100FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_19_n_0\,
      I1 => \IP2Bus_Data[3]_i_20_n_0\,
      I2 => \IP2Bus_Data[3]_i_21_n_0\,
      I3 => \IP2Bus_Data_reg[3]\,
      I4 => \IP2Bus_Data[3]_i_22_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFFFF4F0000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_24_0\,
      I1 => \^bus2ip_addr_reg_reg[7]_2\,
      I2 => p_34_in(3),
      I3 => \IP2Bus_Data[14]_i_78_n_0\,
      I4 => \IP2Bus_Data[2]_i_62_n_0\,
      I5 => \IP2Bus_Data[2]_i_63_n_0\,
      O => \IP2Bus_Data[3]_i_50_n_0\
    );
\IP2Bus_Data[3]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => p_44_in(3),
      I2 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[3]_i_51_n_0\
    );
\IP2Bus_Data[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_50_n_0\,
      I1 => \IP2Bus_Data[2]_i_20_0\,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => dac1_status(1),
      I4 => \IP2Bus_Data[1]_i_52_n_0\,
      O => \IP2Bus_Data[3]_i_52_n_0\
    );
\IP2Bus_Data[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAEAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_52_n_0\,
      I1 => dac13_irq_en,
      I2 => axi_RdAck_r_i_9_n_0,
      I3 => axi_read_req_r_reg_5,
      I4 => adc3_cmn_irq_en_reg,
      I5 => \IP2Bus_Data[3]_i_25_0\,
      O => \IP2Bus_Data[3]_i_53_n_0\
    );
\IP2Bus_Data[3]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(3),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[3]_i_74_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_1\(3),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[3]_i_54_n_0\
    );
\IP2Bus_Data[3]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_75_n_0\,
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[3]_i_75_n_0\,
      I4 => \IP2Bus_Data[31]_i_59_n_0\,
      O => \IP2Bus_Data[3]_i_55_n_0\
    );
\IP2Bus_Data[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACAAA0A0ACAAA"
    )
        port map (
      I0 => STATUS_COMMON(3),
      I1 => \IP2Bus_Data[15]_i_36_0\(1),
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => axi_RdAck_r_reg_1,
      I5 => adc03_irq_sync(0),
      O => \IP2Bus_Data[3]_i_56_n_0\
    );
\IP2Bus_Data[3]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(1),
      I3 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[3]_i_58_n_0\
    );
\IP2Bus_Data[3]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_RdAck_reg(2),
      I2 => axi_RdAck_reg(1),
      I3 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[3]_i_59_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABABABA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_23_n_0\,
      I1 => \IP2Bus_Data[3]_i_24_n_0\,
      I2 => \IP2Bus_Data_reg[3]_1\,
      I3 => \IP2Bus_Data[3]_i_25_n_0\,
      I4 => \IP2Bus_Data_reg[10]\,
      I5 => \IP2Bus_Data[3]_i_26_n_0\,
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8880000"
    )
        port map (
      I0 => adc13_irq_sync(0),
      I1 => \^bus2ip_addr_reg_reg[4]\(4),
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \IP2Bus_Data[15]_i_14_1\(1),
      O => \IP2Bus_Data[3]_i_61_n_0\
    );
\IP2Bus_Data[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10551055FFFF1055"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_76_n_0\,
      I1 => adc12_irq_sync(0),
      I2 => \^bus2ip_addr_reg_reg[4]\(3),
      I3 => \IP2Bus_Data[15]_i_13_1\(1),
      I4 => bank11_read(133),
      I5 => \IP2Bus_Data[15]_i_3_1\(1),
      O => \IP2Bus_Data[3]_i_62_n_0\
    );
\IP2Bus_Data[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0F033A0A0F0FF"
    )
        port map (
      I0 => adc10_irq_sync(0),
      I1 => \^bus2ip_addr_reg_reg[4]\(2),
      I2 => \IP2Bus_Data[15]_i_13_0\(1),
      I3 => bank11_read(131),
      I4 => \^bus2ip_addr_reg_reg[4]\(1),
      I5 => \IP2Bus_Data[3]_i_41_1\,
      O => \IP2Bus_Data[3]_i_63_n_0\
    );
\IP2Bus_Data[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0E0F0C0F0E0"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_read_req_r_reg_5,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => adc13_irq_en,
      I5 => \IP2Bus_Data[3]_i_41_0\,
      O => \IP2Bus_Data[3]_i_64_n_0\
    );
\IP2Bus_Data[3]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \IP2Bus_Data[2]_i_20_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      O => \IP2Bus_Data[3]_i_65_n_0\
    );
\IP2Bus_Data[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00888808088888"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => \IP2Bus_Data[7]_i_5_1\(3),
      I2 => \IP2Bus_Data[2]_i_20_0\,
      I3 => p_39_in(3),
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[3]_i_66_n_0\
    );
\IP2Bus_Data[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0880000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => adc23_irq_sync(0),
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      I4 => \IP2Bus_Data[15]_i_40_1\(1),
      O => \IP2Bus_Data[3]_i_67_n_0\
    );
\IP2Bus_Data[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_timeout_en_reg,
      I5 => axi_RdAck_reg(7),
      O => bank13_read(129)
    );
\IP2Bus_Data[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF13DF13DF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[2]\,
      I1 => bank13_read(131),
      I2 => \IP2Bus_Data[3]_i_47_0\,
      I3 => \IP2Bus_Data[15]_i_39_2\(1),
      I4 => adc20_irq_sync(0),
      I5 => \^bus2ip_addr_reg_reg[5]\,
      O => \IP2Bus_Data[3]_i_69_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD55FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      I4 => \IP2Bus_Data[3]_i_27_n_0\,
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFFFFCCFDFFFF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \IP2Bus_Data[15]_i_39_1\(1),
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[16]_0\,
      I5 => adc22_irq_sync(0),
      O => \IP2Bus_Data[3]_i_70_n_0\
    );
\IP2Bus_Data[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_RdAck_reg(2),
      O => bank13_read(133)
    );
\IP2Bus_Data[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(3),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(3),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[3]_i_72_n_0\
    );
\IP2Bus_Data[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(3),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(3),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[3]_i_74_n_0\
    );
\IP2Bus_Data[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg,
      I4 => axi_RdAck_r_i_9_n_0,
      I5 => \IP2Bus_Data[31]_i_56_n_0\,
      O => \IP2Bus_Data[3]_i_75_n_0\
    );
\IP2Bus_Data[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_read_req_r_reg_7,
      O => \IP2Bus_Data[3]_i_76_n_0\
    );
\IP2Bus_Data[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \IP2Bus_Data[2]_i_20_0\,
      I2 => axi_read_req_r_reg_4,
      I3 => \^bus2ip_addr_reg_reg[15]_1\,
      O => \IP2Bus_Data[3]_i_8_n_0\
    );
\IP2Bus_Data[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_0\(3),
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[2]_i_20_0\,
      I4 => adc0_status(3),
      O => \IP2Bus_Data[3]_i_9_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555501"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[4]\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => \IP2Bus_Data[4]_i_6_n_0\,
      I5 => \IP2Bus_Data[4]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(4)
    );
\IP2Bus_Data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(4),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(4),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[4]_i_10_n_0\
    );
\IP2Bus_Data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_reg(11),
      I4 => axi_RdAck_reg(13),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[4]_i_11_n_0\
    );
\IP2Bus_Data[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_31_n_0\,
      I1 => \IP2Bus_Data[4]_i_32_n_0\,
      I2 => \IP2Bus_Data[7]_i_5_0\(4),
      I3 => \^bus2ip_addr_reg_reg[14]_1\,
      I4 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[4]_i_12_n_0\
    );
\IP2Bus_Data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(4),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(4),
      I4 => \IP2Bus_Data[13]_i_16_n_0\,
      I5 => \IP2Bus_Data[4]_i_33_n_0\,
      O => \IP2Bus_Data[4]_i_13_n_0\
    );
\IP2Bus_Data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABABAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_35_n_0\,
      I1 => \IP2Bus_Data[13]_i_34_n_0\,
      I2 => \IP2Bus_Data[13]_i_33_n_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_0\,
      I4 => adc30_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[4]_i_34_n_0\,
      O => \IP2Bus_Data[4]_i_14_n_0\
    );
\IP2Bus_Data[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_13_n_0\,
      I1 => adc2_cmn_irq_en,
      I2 => \^bus2ip_addr_reg_reg[7]_0\,
      I3 => adc2_powerup_state_irq,
      I4 => \IP2Bus_Data[4]_i_35_n_0\,
      O => \IP2Bus_Data[4]_i_15_n_0\
    );
\IP2Bus_Data[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_27_n_0\,
      I1 => \IP2Bus_Data_reg[4]\,
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => \IP2Bus_Data[7]_i_5_1\(4),
      O => \IP2Bus_Data[4]_i_16_n_0\
    );
\IP2Bus_Data[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(4),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(4),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[4]_i_17_n_0\
    );
\IP2Bus_Data[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_17_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_0\(4),
      I2 => \IP2Bus_Data[12]_i_16_n_0\,
      I3 => \IP2Bus_Data[15]_i_14_0\(4),
      O => \IP2Bus_Data[4]_i_18_n_0\
    );
\IP2Bus_Data[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555444"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_36_n_0\,
      I1 => \IP2Bus_Data[30]_i_15_n_0\,
      I2 => adc32_disable_cal_freeze_input_reg,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[4]_i_19_n_0\
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_8_n_0\,
      I1 => \IP2Bus_Data[4]_i_9_n_0\,
      I2 => \IP2Bus_Data[4]_i_10_n_0\,
      I3 => \IP2Bus_Data[11]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[11]_1\,
      I5 => \IP2Bus_Data[31]_i_7_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555DD5D"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_15_n_0\,
      I1 => adc1_cmn_irq_en,
      I2 => \^bus2ip_addr_reg_reg[4]\(0),
      I3 => adc1_powerup_state_irq,
      I4 => \IP2Bus_Data[4]_i_37_n_0\,
      O => \IP2Bus_Data[4]_i_20_n_0\
    );
\IP2Bus_Data[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(4),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(4),
      O => \IP2Bus_Data[4]_i_21_n_0\
    );
\IP2Bus_Data[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A030303"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]\(4),
      I1 => \IP2Bus_Data[4]_i_38_n_0\,
      I2 => \IP2Bus_Data[7]_i_24_n_0\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => axi_read_req_r_reg_4,
      I5 => \IP2Bus_Data[11]_i_25_n_0\,
      O => \IP2Bus_Data[4]_i_22_n_0\
    );
\IP2Bus_Data[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(4),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(4),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[4]_i_39_n_0\,
      O => \IP2Bus_Data[4]_i_23_n_0\
    );
\IP2Bus_Data[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__0_n_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => Q(4),
      I5 => \IP2Bus_Data[16]_i_10_n_0\,
      O => \IP2Bus_Data[4]_i_24_n_0\
    );
\IP2Bus_Data[4]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FBF"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => bank0_read(65),
      I2 => irq_enables(2),
      I3 => adc0_master_irq0,
      I4 => \IP2Bus_Data[4]_i_41_n_0\,
      O => \IP2Bus_Data[4]_i_25_n_0\
    );
\IP2Bus_Data[4]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_1\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => dac0_do_mon(4),
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[4]_i_26_n_0\
    );
\IP2Bus_Data[4]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFBB"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_0\,
      I1 => \IP2Bus_Data[4]_i_42_n_0\,
      I2 => \IP2Bus_Data[15]_i_48_n_0\,
      I3 => \IP2Bus_Data[4]_i_43_n_0\,
      I4 => \IP2Bus_Data[15]_i_16_n_0\,
      O => \IP2Bus_Data[4]_i_27_n_0\
    );
\IP2Bus_Data[4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEEFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_44_n_0\,
      I1 => \IP2Bus_Data[4]_i_45_n_0\,
      I2 => \IP2Bus_Data[4]_i_46_n_0\,
      I3 => \IP2Bus_Data[14]_i_51_n_0\,
      I4 => \IP2Bus_Data[15]_i_20_n_0\,
      O => \IP2Bus_Data[4]_i_28_n_0\
    );
\IP2Bus_Data[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFFFFFFFFF"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => adc0_powerup_state_irq,
      I3 => axi_read_req_r_reg_5,
      I4 => \^bus2ip_addr_reg_reg[15]_1\,
      I5 => adc0_cmn_irq_en,
      O => \IP2Bus_Data[4]_i_29_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0DDDDDDD0"
    )
        port map (
      I0 => adc1_do_mon(4),
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => \IP2Bus_Data[4]_i_12_n_0\,
      I3 => \IP2Bus_Data[4]_i_13_n_0\,
      I4 => \IP2Bus_Data[4]_i_14_n_0\,
      I5 => \IP2Bus_Data[4]_i_15_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(4),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(4),
      O => \IP2Bus_Data[4]_i_30_n_0\
    );
\IP2Bus_Data[4]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[4]_i_31_n_0\
    );
\IP2Bus_Data[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      O => \IP2Bus_Data[4]_i_32_n_0\
    );
\IP2Bus_Data[4]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(4),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(4),
      O => \IP2Bus_Data[4]_i_33_n_0\
    );
\IP2Bus_Data[4]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bank13_read(143),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      O => \IP2Bus_Data[4]_i_34_n_0\
    );
\IP2Bus_Data[4]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3B3"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[7]_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[4]_i_35_n_0\
    );
\IP2Bus_Data[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_13,
      I4 => \IP2Bus_Data[0]_i_36_0\,
      I5 => axi_RdAck_reg(7),
      O => bank11_read(143)
    );
\IP2Bus_Data[4]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => axi_read_req_r_reg_5,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[4]_i_37_n_0\
    );
\IP2Bus_Data[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFF7F7FFFFFFFF"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => adc3_powerup_state_irq,
      I4 => \^bus2ip_addr_reg_reg[11]_0\,
      I5 => adc3_cmn_irq_en,
      O => \IP2Bus_Data[4]_i_38_n_0\
    );
\IP2Bus_Data[4]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(4),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(4),
      O => \IP2Bus_Data[4]_i_39_n_0\
    );
\IP2Bus_Data[4]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \axi_read_req_r_i_2__0_n_0\,
      I1 => axi_timeout_en_reg,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_RdAck_reg(7),
      O => bank0_read(65)
    );
\IP2Bus_Data[4]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => bank0_read(26),
      I1 => bank0_read(25),
      I2 => \IP2Bus_Data[25]_i_12_n_0\,
      I3 => \IP2Bus_Data[9]_i_17_n_0\,
      I4 => \IP2Bus_Data[16]_i_16_n_0\,
      O => \IP2Bus_Data[4]_i_41_n_0\
    );
\IP2Bus_Data[4]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_52_n_0\,
      I1 => dac1_cmn_irq_en,
      I2 => axi_read_req_r_reg_5,
      I3 => axi_RdAck_r_i_9_n_0,
      I4 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[4]_i_42_n_0\
    );
\IP2Bus_Data[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F008F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(4),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[4]_i_47_n_0\,
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_50_1\(4),
      I5 => \IP2Bus_Data[31]_i_59_n_0\,
      O => \IP2Bus_Data[4]_i_43_n_0\
    );
\IP2Bus_Data[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF30FF10FF30FF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => bank1_read(138),
      I2 => \IP2Bus_Data[6]_i_23_n_0\,
      I3 => \IP2Bus_Data[6]_i_24_n_0\,
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[4]_i_44_n_0\
    );
\IP2Bus_Data[4]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(4),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[4]_i_48_n_0\,
      I3 => \IP2Bus_Data[15]_i_21_0\(4),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[4]_i_45_n_0\
    );
\IP2Bus_Data[4]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_62_n_0\,
      I1 => axi_read_req_r_reg_5,
      I2 => adc3_cmn_irq_en_reg,
      I3 => axi_RdAck_r_i_10_n_0,
      I4 => p_34_in(4),
      O => \IP2Bus_Data[4]_i_46_n_0\
    );
\IP2Bus_Data[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(4),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(4),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[4]_i_47_n_0\
    );
\IP2Bus_Data[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(4),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(4),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[4]_i_48_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555100FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_16_n_0\,
      I1 => \IP2Bus_Data[4]_i_17_n_0\,
      I2 => \IP2Bus_Data[4]_i_18_n_0\,
      I3 => \IP2Bus_Data[4]_i_19_n_0\,
      I4 => \IP2Bus_Data[4]_i_20_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[4]_i_21_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[4]_i_22_n_0\,
      I4 => \IP2Bus_Data[4]_i_23_n_0\,
      I5 => \IP2Bus_Data[11]_i_13_n_0\,
      O => \IP2Bus_Data[4]_i_6_n_0\
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F20202F2F2F2F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_24_n_0\,
      I1 => \IP2Bus_Data[4]_i_25_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data[4]_i_26_n_0\,
      I4 => \IP2Bus_Data[4]_i_27_n_0\,
      I5 => \IP2Bus_Data[4]_i_28_n_0\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(4),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(4),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[4]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(4),
      I2 => \IP2Bus_Data[4]_i_29_n_0\,
      I3 => \IP2Bus_Data[11]_i_24_n_0\,
      O => \IP2Bus_Data[4]_i_9_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[5]_i_3_n_0\,
      I3 => \IP2Bus_Data_reg[11]\,
      I4 => \IP2Bus_Data[5]_i_4_n_0\,
      I5 => \IP2Bus_Data[5]_i_5_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(5)
    );
\IP2Bus_Data[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_0\(5),
      I1 => \IP2Bus_Data[7]_i_28_n_0\,
      I2 => \IP2Bus_Data[5]_i_19_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[5]_i_20_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[5]_i_10_n_0\
    );
\IP2Bus_Data[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(5),
      O => \IP2Bus_Data[5]_i_11_n_0\
    );
\IP2Bus_Data[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[12]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_0\(5),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[15]_i_14_0\(5),
      I5 => \IP2Bus_Data[5]_i_21_n_0\,
      O => \IP2Bus_Data[5]_i_12_n_0\
    );
\IP2Bus_Data[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_27_n_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \IP2Bus_Data[7]_i_5_1\(5),
      I3 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[5]_i_13_n_0\
    );
\IP2Bus_Data[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_22_n_0\,
      I1 => \IP2Bus_Data[31]_i_23_n_0\,
      I2 => adc1_master_irq0,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => irq_enables(3),
      I5 => \IP2Bus_Data[12]_i_19_n_0\,
      O => \IP2Bus_Data[5]_i_14_n_0\
    );
\IP2Bus_Data[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(5),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[5]_i_23_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(5),
      I5 => bank1_read(137),
      O => \IP2Bus_Data[5]_i_15_n_0\
    );
\IP2Bus_Data[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020202"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => \IP2Bus_Data[5]_i_24_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => dac0_do_mon(5),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I5 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[5]_i_16_n_0\
    );
\IP2Bus_Data[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(5),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(5),
      O => \IP2Bus_Data[5]_i_17_n_0\
    );
\IP2Bus_Data[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(5),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(5),
      O => \IP2Bus_Data[5]_i_18_n_0\
    );
\IP2Bus_Data[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(5),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(5),
      O => \IP2Bus_Data[5]_i_19_n_0\
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[7]_0\(5),
      I2 => \IP2Bus_Data[7]_i_9_n_0\,
      I3 => \IP2Bus_Data[5]_i_6_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[5]_i_7_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_12_0\(5),
      I2 => bank13_read(137),
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      I4 => bank13_read(138),
      I5 => \IP2Bus_Data[15]_i_40_0\(5),
      O => \IP2Bus_Data[5]_i_20_n_0\
    );
\IP2Bus_Data[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(5),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(5),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[5]_i_21_n_0\
    );
\IP2Bus_Data[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_16_n_0\,
      I1 => \IP2Bus_Data[9]_i_17_n_0\,
      I2 => \IP2Bus_Data[25]_i_12_n_0\,
      I3 => \IP2Bus_Data[16]_i_17_n_0\,
      I4 => Q(5),
      I5 => bank0_read(2),
      O => \IP2Bus_Data[5]_i_22_n_0\
    );
\IP2Bus_Data[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_32_n_0\,
      I1 => bank1_read(193),
      I2 => \IP2Bus_Data[31]_i_3_3\(5),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(5),
      O => \IP2Bus_Data[5]_i_23_n_0\
    );
\IP2Bus_Data[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEBFAEBFAEBFAE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_50_n_0\,
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_50_1\(5),
      I3 => \IP2Bus_Data[5]_i_25_n_0\,
      I4 => bank3_read(139),
      I5 => \IP2Bus_Data[15]_i_50_0\(5),
      O => \IP2Bus_Data[5]_i_24_n_0\
    );
\IP2Bus_Data[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(5),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(5),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[5]_i_25_n_0\
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]\(5),
      I1 => \IP2Bus_Data[7]_i_12_n_0\,
      I2 => \IP2Bus_Data[5]_i_8_n_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[5]_i_9_n_0\,
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[5]_i_10_n_0\,
      I2 => \IP2Bus_Data[5]_i_11_n_0\,
      I3 => \IP2Bus_Data[5]_i_12_n_0\,
      I4 => \IP2Bus_Data[5]_i_13_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[6]_i_15_n_0\,
      I3 => \IP2Bus_Data[5]_i_15_n_0\,
      I4 => \IP2Bus_Data[15]_i_20_n_0\,
      I5 => \IP2Bus_Data[5]_i_16_n_0\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_17_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(5),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(5),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[5]_i_6_n_0\
    );
\IP2Bus_Data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(5),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(5),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[5]_i_7_n_0\
    );
\IP2Bus_Data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(5),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(5),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[5]_i_18_n_0\,
      O => \IP2Bus_Data[5]_i_8_n_0\
    );
\IP2Bus_Data[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(5),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(5),
      O => \IP2Bus_Data[5]_i_9_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[6]_i_3_n_0\,
      I3 => \IP2Bus_Data_reg[11]\,
      I4 => \IP2Bus_Data[6]_i_4_n_0\,
      I5 => \IP2Bus_Data[6]_i_5_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(6)
    );
\IP2Bus_Data[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_0\(6),
      I1 => \IP2Bus_Data[7]_i_28_n_0\,
      I2 => \IP2Bus_Data[6]_i_20_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[6]_i_21_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[6]_i_10_n_0\
    );
\IP2Bus_Data[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(6),
      O => \IP2Bus_Data[6]_i_11_n_0\
    );
\IP2Bus_Data[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[12]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_3_0\(6),
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      I4 => \IP2Bus_Data[15]_i_14_0\(6),
      I5 => \IP2Bus_Data[6]_i_22_n_0\,
      O => \IP2Bus_Data[6]_i_12_n_0\
    );
\IP2Bus_Data[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_27_n_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \IP2Bus_Data[7]_i_5_1\(6),
      I3 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[6]_i_13_n_0\
    );
\IP2Bus_Data[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_20_n_0\,
      I1 => Q(6),
      I2 => irq_enables(4),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => adc2_master_irq0,
      I5 => \IP2Bus_Data[31]_i_23_n_0\,
      O => \IP2Bus_Data[6]_i_14_n_0\
    );
\IP2Bus_Data[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD0000"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_23_n_0\,
      I1 => bank1_read(138),
      I2 => bank1_read(137),
      I3 => bank1_read(139),
      I4 => \IP2Bus_Data[6]_i_24_n_0\,
      I5 => \IP2Bus_Data[14]_i_51_n_0\,
      O => \IP2Bus_Data[6]_i_15_n_0\
    );
\IP2Bus_Data[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(6),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[6]_i_25_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(6),
      I5 => bank1_read(137),
      O => \IP2Bus_Data[6]_i_16_n_0\
    );
\IP2Bus_Data[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020202"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => \IP2Bus_Data[6]_i_26_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => dac0_do_mon(6),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I5 => \IP2Bus_Data_reg[7]_1\,
      O => \IP2Bus_Data[6]_i_17_n_0\
    );
\IP2Bus_Data[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(6),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(6),
      O => \IP2Bus_Data[6]_i_18_n_0\
    );
\IP2Bus_Data[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(6),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(6),
      O => \IP2Bus_Data[6]_i_19_n_0\
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[7]_0\(6),
      I2 => \IP2Bus_Data[7]_i_9_n_0\,
      I3 => \IP2Bus_Data[6]_i_6_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[6]_i_7_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(6),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(6),
      O => \IP2Bus_Data[6]_i_20_n_0\
    );
\IP2Bus_Data[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_12_0\(6),
      I2 => bank13_read(137),
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      I4 => bank13_read(138),
      I5 => \IP2Bus_Data[15]_i_40_0\(6),
      O => \IP2Bus_Data[6]_i_21_n_0\
    );
\IP2Bus_Data[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(6),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(6),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[6]_i_22_n_0\
    );
\IP2Bus_Data[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => axi_RdAck_r_i_10_n_0,
      I2 => bank1_read(192),
      I3 => bank1_read(193),
      O => \IP2Bus_Data[6]_i_23_n_0\
    );
\IP2Bus_Data[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => axi_read_req_r_reg_7,
      I2 => axi_RdAck_reg(1),
      I3 => axi_RdAck_reg(2),
      I4 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[6]_i_24_n_0\
    );
\IP2Bus_Data[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_32_n_0\,
      I1 => bank1_read(193),
      I2 => \IP2Bus_Data[31]_i_3_3\(6),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(6),
      O => \IP2Bus_Data[6]_i_25_n_0\
    );
\IP2Bus_Data[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEBFAEBFAEBFAE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_50_n_0\,
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_50_1\(6),
      I3 => \IP2Bus_Data[6]_i_27_n_0\,
      I4 => bank3_read(139),
      I5 => \IP2Bus_Data[15]_i_50_0\(6),
      O => \IP2Bus_Data[6]_i_26_n_0\
    );
\IP2Bus_Data[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(6),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(6),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[6]_i_27_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]\(6),
      I1 => \IP2Bus_Data[7]_i_12_n_0\,
      I2 => \IP2Bus_Data[6]_i_8_n_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[6]_i_9_n_0\,
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[6]_i_10_n_0\,
      I2 => \IP2Bus_Data[6]_i_11_n_0\,
      I3 => \IP2Bus_Data[6]_i_12_n_0\,
      I4 => \IP2Bus_Data[6]_i_13_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[6]_i_15_n_0\,
      I3 => \IP2Bus_Data[6]_i_16_n_0\,
      I4 => \IP2Bus_Data[15]_i_20_n_0\,
      I5 => \IP2Bus_Data[6]_i_17_n_0\,
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(6),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(6),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[6]_i_6_n_0\
    );
\IP2Bus_Data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(6),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(6),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[6]_i_7_n_0\
    );
\IP2Bus_Data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(6),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(6),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[6]_i_19_n_0\,
      O => \IP2Bus_Data[6]_i_8_n_0\
    );
\IP2Bus_Data[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(6),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(6),
      O => \IP2Bus_Data[6]_i_9_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABAAABAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_2_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_n_0\,
      I2 => \IP2Bus_Data[31]_i_7_n_0\,
      I3 => \IP2Bus_Data[7]_i_4_n_0\,
      I4 => \IP2Bus_Data_reg[11]\,
      I5 => \IP2Bus_Data[7]_i_5_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(7)
    );
\IP2Bus_Data[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_23_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(7),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(7),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[7]_i_10_n_0\
    );
\IP2Bus_Data[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(7),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(7),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[7]_i_11_n_0\
    );
\IP2Bus_Data[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_25_n_0\,
      I1 => \IP2Bus_Data[7]_i_24_n_0\,
      I2 => axi_read_req_r_reg_4,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[7]_i_12_n_0\
    );
\IP2Bus_Data[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(7),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(7),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[7]_i_25_n_0\,
      O => \IP2Bus_Data[7]_i_13_n_0\
    );
\IP2Bus_Data[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(7),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(7),
      O => \IP2Bus_Data[7]_i_14_n_0\
    );
\IP2Bus_Data[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DD5555D5DDD5DD"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[7]_i_26_n_0\,
      I2 => \IP2Bus_Data[12]_i_17_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_0\(7),
      I4 => \IP2Bus_Data[12]_i_16_n_0\,
      I5 => \IP2Bus_Data[15]_i_14_0\(7),
      O => \IP2Bus_Data[7]_i_15_n_0\
    );
\IP2Bus_Data[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_27_n_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \IP2Bus_Data[7]_i_5_1\(7),
      I3 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[7]_i_16_n_0\
    );
\IP2Bus_Data[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_0\(7),
      I1 => \IP2Bus_Data[7]_i_28_n_0\,
      I2 => \IP2Bus_Data[7]_i_29_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[7]_i_30_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[7]_i_17_n_0\
    );
\IP2Bus_Data[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(7),
      O => \IP2Bus_Data[7]_i_18_n_0\
    );
\IP2Bus_Data[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(7),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[7]_i_31_n_0\,
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_50_1\(7),
      I5 => bank3_read(137),
      O => \IP2Bus_Data[7]_i_19_n_0\
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888B888B888B"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_6_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[7]_i_7_n_0\,
      I3 => \IP2Bus_Data_reg[7]_1\,
      I4 => \IP2Bus_Data[7]_i_8_n_0\,
      I5 => \IP2Bus_Data[15]_i_20_n_0\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_11,
      I4 => \IP2Bus_Data[5]_i_15_0\,
      I5 => axi_RdAck_reg(7),
      O => bank1_read(137)
    );
\IP2Bus_Data[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_32_n_0\,
      I1 => bank1_read(193),
      I2 => \IP2Bus_Data[31]_i_3_3\(7),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(7),
      O => \IP2Bus_Data[7]_i_21_n_0\
    );
\IP2Bus_Data[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank1_read(139),
      I1 => \IP2Bus_Data[15]_i_21_1\(7),
      O => \IP2Bus_Data[7]_i_22_n_0\
    );
\IP2Bus_Data[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(7),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(7),
      O => \IP2Bus_Data[7]_i_23_n_0\
    );
\IP2Bus_Data[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[7]_i_24_n_0\
    );
\IP2Bus_Data[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(7),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(7),
      O => \IP2Bus_Data[7]_i_25_n_0\
    );
\IP2Bus_Data[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(7),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(7),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[7]_i_26_n_0\
    );
\IP2Bus_Data[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc3_restart_reg,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data[2]_i_20_0\,
      O => \IP2Bus_Data[7]_i_27_n_0\
    );
\IP2Bus_Data[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_31_n_0\,
      I1 => \IP2Bus_Data[4]_i_32_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_1\,
      O => \IP2Bus_Data[7]_i_28_n_0\
    );
\IP2Bus_Data[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(7),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(7),
      O => \IP2Bus_Data[7]_i_29_n_0\
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[7]_0\(7),
      I2 => \IP2Bus_Data[7]_i_9_n_0\,
      I3 => \IP2Bus_Data[7]_i_10_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[7]_i_11_n_0\,
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_12_0\(7),
      I2 => bank13_read(137),
      I3 => \^bus2ip_addr_reg_reg[4]_1\,
      I4 => bank13_read(138),
      I5 => \IP2Bus_Data[15]_i_40_0\(7),
      O => \IP2Bus_Data[7]_i_30_n_0\
    );
\IP2Bus_Data[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(7),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(7),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[7]_i_31_n_0\
    );
\IP2Bus_Data[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => axi_RdAck_r_i_10_n_0,
      O => \IP2Bus_Data[7]_i_32_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]\(7),
      I1 => \IP2Bus_Data[7]_i_12_n_0\,
      I2 => \IP2Bus_Data[7]_i_13_n_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[7]_i_14_n_0\,
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_15_n_0\,
      I1 => \IP2Bus_Data[7]_i_16_n_0\,
      I2 => \IP2Bus_Data[7]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[3]\,
      I4 => \IP2Bus_Data[7]_i_18_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_20_n_0\,
      I1 => Q(7),
      I2 => irq_enables(5),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => adc3_master_irq0,
      I5 => \IP2Bus_Data[31]_i_23_n_0\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F707F7F7F7F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => dac0_do_mon(7),
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[15]_i_16_n_0\,
      I4 => \IP2Bus_Data[7]_i_19_n_0\,
      I5 => \IP2Bus_Data[13]_i_38_n_0\,
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220002022"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_15_n_0\,
      I1 => bank1_read(137),
      I2 => \IP2Bus_Data[15]_i_21_0\(7),
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[7]_i_21_n_0\,
      I5 => \IP2Bus_Data[7]_i_22_n_0\,
      O => \IP2Bus_Data[7]_i_8_n_0\
    );
\IP2Bus_Data[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => adc3_reset_reg,
      I2 => adc3_restart_reg,
      I3 => \IP2Bus_Data[3]_i_8_n_0\,
      O => \IP2Bus_Data[7]_i_9_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44440400"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[8]_i_3_n_0\,
      I3 => \IP2Bus_Data_reg[11]\,
      I4 => \IP2Bus_Data[8]_i_4_n_0\,
      I5 => \IP2Bus_Data[8]_i_5_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(8)
    );
\IP2Bus_Data[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DD5555D5DDD5DD"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[8]_i_18_n_0\,
      I2 => \IP2Bus_Data[12]_i_17_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_0\(8),
      I4 => \IP2Bus_Data[12]_i_16_n_0\,
      I5 => \IP2Bus_Data[15]_i_14_0\(8),
      O => \IP2Bus_Data[8]_i_10_n_0\
    );
\IP2Bus_Data[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_15_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => p_39_in(4),
      I4 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[8]_i_11_n_0\
    );
\IP2Bus_Data[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_5_0\(0),
      I1 => \IP2Bus_Data[11]_i_27_n_0\,
      I2 => \IP2Bus_Data[8]_i_19_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[8]_i_20_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[8]_i_12_n_0\
    );
\IP2Bus_Data[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(8),
      O => \IP2Bus_Data[8]_i_13_n_0\
    );
\IP2Bus_Data[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_21_n_0\,
      I1 => \IP2Bus_Data[6]_i_15_n_0\,
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => p_44_in(4),
      I4 => \IP2Bus_Data[11]_i_31_n_0\,
      O => \IP2Bus_Data[8]_i_14_n_0\
    );
\IP2Bus_Data[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F22FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_6_0\(0),
      I1 => \IP2Bus_Data[10]_i_21_n_0\,
      I2 => \IP2Bus_Data[8]_i_22_n_0\,
      I3 => \IP2Bus_Data[11]_i_34_n_0\,
      I4 => \IP2Bus_Data_reg[10]\,
      I5 => \IP2Bus_Data[8]_i_23_n_0\,
      O => \IP2Bus_Data[8]_i_15_n_0\
    );
\IP2Bus_Data[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(8),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(8),
      O => \IP2Bus_Data[8]_i_16_n_0\
    );
\IP2Bus_Data[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(8),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(8),
      O => \IP2Bus_Data[8]_i_17_n_0\
    );
\IP2Bus_Data[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(8),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(8),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[8]_i_18_n_0\
    );
\IP2Bus_Data[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(8),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(8),
      O => \IP2Bus_Data[8]_i_19_n_0\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[11]_2\(0),
      I2 => \IP2Bus_Data[11]_i_8_n_0\,
      I3 => \IP2Bus_Data[8]_i_6_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[8]_i_7_n_0\,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(8),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(8),
      O => \IP2Bus_Data[8]_i_20_n_0\
    );
\IP2Bus_Data[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F008F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(8),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[8]_i_24_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(8),
      I5 => \IP2Bus_Data[11]_i_37_n_0\,
      O => \IP2Bus_Data[8]_i_21_n_0\
    );
\IP2Bus_Data[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_50_0\(8),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[8]_i_25_n_0\,
      I3 => \IP2Bus_Data[15]_i_50_1\(8),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[8]_i_22_n_0\
    );
\IP2Bus_Data[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => dac0_do_mon(8),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[8]_i_23_n_0\
    );
\IP2Bus_Data[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(8),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(8),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[8]_i_24_n_0\
    );
\IP2Bus_Data[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(8),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(8),
      I4 => bank3_read(140),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[8]_i_25_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_0\(0),
      I1 => \IP2Bus_Data[11]_i_12_n_0\,
      I2 => \IP2Bus_Data[8]_i_8_n_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[8]_i_9_n_0\,
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_n_0\,
      I1 => \IP2Bus_Data[8]_i_11_n_0\,
      I2 => \IP2Bus_Data[8]_i_12_n_0\,
      I3 => \IP2Bus_Data_reg[3]\,
      I4 => \IP2Bus_Data[8]_i_13_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F044444444"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_14_n_0\,
      I1 => \IP2Bus_Data[8]_i_15_n_0\,
      I2 => \IP2Bus_Data[12]_i_19_n_0\,
      I3 => \IP2Bus_Data[12]_i_20_n_0\,
      I4 => Q(8),
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[8]_i_5_n_0\
    );
\IP2Bus_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_16_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(8),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(8),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[8]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(8),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(8),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[8]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(8),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(8),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[8]_i_17_n_0\,
      O => \IP2Bus_Data[8]_i_8_n_0\
    );
\IP2Bus_Data[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(8),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(8),
      O => \IP2Bus_Data[8]_i_9_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_n_0\,
      I2 => \IP2Bus_Data[9]_i_3_n_0\,
      I3 => \IP2Bus_Data[9]_i_4_n_0\,
      I4 => \IP2Bus_Data[9]_i_5_n_0\,
      I5 => \IP2Bus_Data[9]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[15]_0\(9)
    );
\IP2Bus_Data[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(9),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(9),
      I4 => \IP2Bus_Data[30]_i_31_n_0\,
      I5 => \IP2Bus_Data[9]_i_22_n_0\,
      O => \IP2Bus_Data[9]_i_10_n_0\
    );
\IP2Bus_Data[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data[11]_i_25_n_0\,
      I3 => \IP2Bus_Data_reg[11]_0\(1),
      O => \IP2Bus_Data[9]_i_11_n_0\
    );
\IP2Bus_Data[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DD5555D5DDD5DD"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[9]_i_23_n_0\,
      I2 => \IP2Bus_Data[12]_i_17_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_0\(9),
      I4 => \IP2Bus_Data[12]_i_16_n_0\,
      I5 => \IP2Bus_Data[15]_i_14_0\(9),
      O => \IP2Bus_Data[9]_i_12_n_0\
    );
\IP2Bus_Data[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_15_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => p_39_in(5),
      I4 => \IP2Bus_Data_reg[4]\,
      O => \IP2Bus_Data[9]_i_13_n_0\
    );
\IP2Bus_Data[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_5_0\(1),
      I1 => \IP2Bus_Data[11]_i_27_n_0\,
      I2 => \IP2Bus_Data[9]_i_24_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data[9]_i_25_n_0\,
      I5 => \IP2Bus_Data[13]_i_14_n_0\,
      O => \IP2Bus_Data[9]_i_14_n_0\
    );
\IP2Bus_Data[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => adc1_do_mon(9),
      O => \IP2Bus_Data[9]_i_15_n_0\
    );
\IP2Bus_Data[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => bank0_read(26),
      I1 => bank0_read(25),
      I2 => \IP2Bus_Data[25]_i_12_n_0\,
      I3 => \IP2Bus_Data[9]_i_17_n_0\,
      I4 => \IP2Bus_Data[10]_i_16_n_0\,
      O => \IP2Bus_Data[9]_i_16_n_0\
    );
\IP2Bus_Data[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0F2F0"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_1\,
      I1 => axi_RdAck_reg(7),
      I2 => bank0_read(8),
      I3 => \axi_read_req_r_i_2__0_n_0\,
      I4 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[9]_i_17_n_0\
    );
\IP2Bus_Data[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"070F"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => dac0_do_mon(9),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[9]_i_18_n_0\
    );
\IP2Bus_Data[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_34_n_0\,
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_50_1\(9),
      I3 => \IP2Bus_Data[9]_i_27_n_0\,
      I4 => bank3_read(139),
      I5 => \IP2Bus_Data[15]_i_50_0\(9),
      O => \IP2Bus_Data[9]_i_19_n_0\
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]_1\,
      I1 => \IP2Bus_Data_reg[11]_2\(1),
      I2 => \IP2Bus_Data[11]_i_8_n_0\,
      I3 => \IP2Bus_Data[9]_i_7_n_0\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[9]_i_8_n_0\,
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0B0B0FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => p_44_in(5),
      I2 => \IP2Bus_Data_reg[7]_1\,
      I3 => \IP2Bus_Data[6]_i_15_n_0\,
      I4 => \IP2Bus_Data[9]_i_28_n_0\,
      I5 => \IP2Bus_Data_reg[3]_1\,
      O => \IP2Bus_Data[9]_i_20_n_0\
    );
\IP2Bus_Data[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(9),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_0\(9),
      O => \IP2Bus_Data[9]_i_21_n_0\
    );
\IP2Bus_Data[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(9),
      I2 => \IP2Bus_Data[1]_i_43_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_0\(9),
      O => \IP2Bus_Data[9]_i_22_n_0\
    );
\IP2Bus_Data[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_15_n_0\,
      I1 => bank11_read(143),
      I2 => \IP2Bus_Data[31]_i_4_0\(9),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_4_1\(9),
      I5 => \IP2Bus_Data[13]_i_35_n_0\,
      O => \IP2Bus_Data[9]_i_23_n_0\
    );
\IP2Bus_Data[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_3\(9),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_5_2\(9),
      O => \IP2Bus_Data[9]_i_24_n_0\
    );
\IP2Bus_Data[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(9),
      I2 => \IP2Bus_Data[13]_i_31_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(9),
      O => \IP2Bus_Data[9]_i_25_n_0\
    );
\IP2Bus_Data[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(9),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(9),
      I4 => \IP2Bus_Data[10]_i_33_n_0\,
      O => \IP2Bus_Data[9]_i_27_n_0\
    );
\IP2Bus_Data[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_21_1\(9),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[9]_i_29_n_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_21_0\(9),
      I5 => \IP2Bus_Data[11]_i_37_n_0\,
      O => \IP2Bus_Data[9]_i_28_n_0\
    );
\IP2Bus_Data[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(9),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(9),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[9]_i_29_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A8A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[11]\,
      I1 => \IP2Bus_Data[9]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[11]_i_13_n_0\,
      I4 => \IP2Bus_Data[9]_i_10_n_0\,
      I5 => \IP2Bus_Data[9]_i_11_n_0\,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_12_n_0\,
      I1 => \IP2Bus_Data[9]_i_13_n_0\,
      I2 => \IP2Bus_Data[9]_i_14_n_0\,
      I3 => \IP2Bus_Data_reg[3]\,
      I4 => \IP2Bus_Data[9]_i_15_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80008888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[9]_i_16_n_0\,
      I2 => bank0_read(2),
      I3 => Q(9),
      I4 => \IP2Bus_Data[9]_i_17_n_0\,
      I5 => \IP2Bus_Data[16]_i_11_n_0\,
      O => \IP2Bus_Data[9]_i_5_n_0\
    );
\IP2Bus_Data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075777575"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_18_n_0\,
      I1 => \IP2Bus_Data_reg[10]\,
      I2 => \IP2Bus_Data[9]_i_19_n_0\,
      I3 => \IP2Bus_Data[10]_i_21_n_0\,
      I4 => \IP2Bus_Data[11]_i_6_0\(1),
      I5 => \IP2Bus_Data[9]_i_20_n_0\,
      O => \IP2Bus_Data[9]_i_6_n_0\
    );
\IP2Bus_Data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_21_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => STATUS_COMMON(9),
      I3 => \IP2Bus_Data[13]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_0\(9),
      I5 => \IP2Bus_Data[14]_i_12_n_0\,
      O => \IP2Bus_Data[9]_i_7_n_0\
    );
\IP2Bus_Data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I1 => adc0_do_mon(9),
      I2 => \IP2Bus_Data_reg[14]_0\,
      I3 => dac1_do_mon(9),
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[9]_i_8_n_0\
    );
\IP2Bus_Data[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_do_mon(9),
      I3 => \^bus2ip_addr_reg_reg[17]_1\,
      I4 => adc2_do_mon(9),
      O => \IP2Bus_Data[9]_i_9_n_0\
    );
access_type_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => access_type_reg_0,
      I2 => axi_read_req_r_reg_0,
      I3 => Bus2IP_RdCE,
      I4 => \^access_type\,
      I5 => access_type_reg_6,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\
    );
\access_type_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0080"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_onehot_state_reg[4]_4\(0),
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => access_type_reg_2,
      O => \FSM_onehot_state_reg[0]\
    );
\access_type_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => access_type_reg_0,
      I2 => axi_read_req_r_reg_2,
      I3 => Bus2IP_RdCE,
      I4 => \^access_type_1\,
      I5 => access_type_reg_1,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7\
    );
\access_type_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0080"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_onehot_state_reg[4]_7\(0),
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\,
      I3 => \^bank12_read\,
      I4 => access_type_reg_3,
      O => \FSM_onehot_state_reg[0]_0\
    );
\access_type_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0080"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I4 => access_type_reg_7,
      O => \FSM_onehot_state_reg[0]_1\
    );
\access_type_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I2 => \^access_type_4\,
      I3 => access_type_reg_8,
      O => access_type_reg
    );
access_type_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010001"
    )
        port map (
      I0 => \^bank14_write\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\,
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\,
      I3 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I4 => access_type_reg_4,
      I5 => access_type_reg_5,
      O => access_type_i_2_n_0
    );
adc00_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      O => bank9_write(8)
    );
adc00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank9_write(2)
    );
adc02_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => adc32_disable_cal_freeze_input_reg,
      O => bank9_write(9)
    );
\adc0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank9_write(7)
    );
adc0_dreq_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700000070000000"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[1]_i_2\(1),
      I1 => \FSM_sequential_fsm_cs[1]_i_2\(2),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg_2,
      I4 => \FSM_onehot_state_reg[4]_2\,
      I5 => Bus2IP_WrCE,
      O => adc0_dreq_mon
    );
adc0_dwe_mon_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(14),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\
    );
\adc0_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank9_write(0)
    );
\adc0_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \adc0_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => adc0_fifo_disable(0),
      O => \s_axi_wdata[0]_2\
    );
\adc0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank9_write(10)
    );
adc0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc0_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc0_reset
    );
adc0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc0_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc0_restart
    );
\adc0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank9_write(11)
    );
\adc0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank9_write(1)
    );
\adc0_sim_level[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => dac0_irq_en_i_4_n_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      O => \adc0_sim_level[1]_i_2_n_0\
    );
\adc0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank9_write(3)
    );
\adc0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank9_write(4)
    );
\adc0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank9_write(5)
    );
\adc0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank9_write(6)
    );
adc10_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      O => bank11_write(8)
    );
adc10_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank11_write(2)
    );
adc12_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => adc32_disable_cal_freeze_input_reg,
      O => bank11_write(9)
    );
\adc1_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank11_write(7)
    );
adc1_dreq_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700000070000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_7\(1),
      I1 => \FSM_onehot_state_reg[4]_7\(2),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg_3,
      I4 => access_type_reg_0,
      I5 => Bus2IP_WrCE,
      O => adc1_dreq_mon
    );
adc1_dwe_mon_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(11),
      I5 => axi_RdAck_reg(13),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\
    );
\adc1_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank11_write(0)
    );
\adc1_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \adc1_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => adc1_fifo_disable(0),
      O => \s_axi_wdata[0]_1\
    );
\adc1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank11_write(10)
    );
adc1_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc1_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc1_reset
    );
adc1_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc1_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc1_restart
    );
\adc1_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank11_write(11)
    );
\adc1_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank11_write(1)
    );
\adc1_sim_level[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => dac0_irq_en_i_4_n_0,
      I2 => axi_RdAck_reg(11),
      I3 => axi_RdAck_reg(13),
      O => \adc1_sim_level[1]_i_2_n_0\
    );
\adc1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank11_write(3)
    );
\adc1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank11_write(4)
    );
\adc1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank11_write(5)
    );
\adc1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank11_write(6)
    );
adc20_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      O => bank13_write(8)
    );
adc20_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank13_write(2)
    );
adc22_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => adc32_disable_cal_freeze_input_reg,
      O => bank13_write(9)
    );
\adc2_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank13_write(7)
    );
adc2_dreq_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700000070000000"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_1\(1),
      I1 => \FSM_sequential_fsm_cs_reg[1]_1\(2),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg_2,
      I4 => access_type_reg_0,
      I5 => Bus2IP_WrCE,
      O => adc2_dreq_mon
    );
adc2_dwe_mon_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(13),
      I5 => axi_RdAck_reg(11),
      O => \^bank14_write\
    );
\adc2_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank13_write(0)
    );
\adc2_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \adc2_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => adc2_fifo_disable(0),
      O => \s_axi_wdata[0]_0\
    );
\adc2_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank13_write(10)
    );
adc2_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc2_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc2_reset
    );
adc2_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc2_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc2_restart
    );
\adc2_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank13_write(11)
    );
\adc2_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank13_write(1)
    );
\adc2_sim_level[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => dac0_irq_en_i_4_n_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      O => \adc2_sim_level[1]_i_2_n_0\
    );
\adc2_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank13_write(3)
    );
\adc2_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank13_write(4)
    );
\adc2_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank13_write(5)
    );
\adc2_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc2_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank13_write(6)
    );
adc30_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => adc30_disable_cal_freeze_input_reg,
      O => bank15_write(8)
    );
adc30_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank15_write(2)
    );
adc32_cal_freeze_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => adc32_disable_cal_freeze_input_reg,
      O => bank15_write(9)
    );
\adc3_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank15_write(7)
    );
adc3_dreq_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700000070000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_4\(1),
      I1 => \FSM_onehot_state_reg[4]_4\(2),
      I2 => Bus2IP_RdCE,
      I3 => axi_RdAck_reg(10),
      I4 => axi_read_req_r_reg_1,
      I5 => Bus2IP_WrCE,
      O => adc3_dreq_mon
    );
adc3_dwe_mon_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(14),
      I3 => axi_RdAck_reg(13),
      I4 => axi_RdAck_reg(11),
      I5 => axi_RdAck_reg(12),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\
    );
\adc3_end_stage[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank15_write(0)
    );
\adc3_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \adc3_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => adc3_fifo_disable(0),
      O => s_axi_wdata_0_sn_1
    );
\adc3_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank15_write(10)
    );
adc3_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc3_reset
    );
adc3_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => adc3_restart
    );
\adc3_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank15_write(11)
    );
\adc3_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank15_write(1)
    );
\adc3_sim_level[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(9),
      I1 => axi_RdAck_reg(8),
      I2 => axi_RdAck_reg(10),
      I3 => axi_timeout_en_reg_0,
      I4 => axi_RdAck_reg(14),
      I5 => Bus2IP_WrCE,
      O => \adc3_sim_level[1]_i_2_n_0\
    );
\adc3_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank15_write(3)
    );
\adc3_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank15_write(4)
    );
\adc3_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank15_write(5)
    );
\adc3_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \adc3_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank15_write(6)
    );
axi_RdAck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8FFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_reg(10),
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_reg(11),
      I4 => axi_RdAck_reg(13),
      I5 => Bus2IP_RdCE,
      O => \bus2ip_addr_reg_reg[13]\
    );
axi_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111F0000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\,
      I2 => axi_RdAck_r_reg_1,
      I3 => axi_RdAck_r_reg_0,
      I4 => axi_RdAck_r_i_6_n_0,
      I5 => axi_RdAck_r_i_7_n_0,
      O => \bus2ip_addr_reg_reg[16]_2\
    );
axi_RdAck_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi_RdAck_reg(13),
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_r_i_8_n_0,
      O => axi_RdAck_r_i_10_n_0
    );
axi_RdAck_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_0\(0),
      I1 => axi_RdAck_r_reg_1,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \^bus2ip_addr_reg_reg[4]_2\(0),
      I4 => \^bus2ip_addr_reg_reg[5]\,
      I5 => axi_RdAck_r_i_14_n_0,
      O => axi_RdAck_r_i_11_n_0
    );
axi_RdAck_r_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => \^bus2ip_addr_reg_reg[16]_1\,
      O => axi_RdAck_r_i_12_n_0
    );
axi_RdAck_r_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF88F888"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => axi_RdAck_r_reg_0,
      I2 => axi_read_req_r_reg_4,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => axi_RdAck_r_reg,
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => axi_RdAck_r_i_14_n_0
    );
axi_RdAck_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      O => \^bus2ip_addr_reg_reg[16]_0\
    );
axi_RdAck_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      O => \^bus2ip_addr_reg_reg[15]_1\
    );
axi_RdAck_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011105550555"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]\(4),
      I1 => axi_RdAck_r_i_9_n_0,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => axi_RdAck_r_reg_0,
      I4 => axi_RdAck_r_i_10_n_0,
      I5 => axi_read_req_r_reg_4,
      O => axi_RdAck_r_i_6_n_0
    );
axi_RdAck_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEEE"
    )
        port map (
      I0 => axi_RdAck_r_i_11_n_0,
      I1 => axi_RdAck_r_i_12_n_0,
      I2 => \^bus2ip_addr_reg_reg[15]_1\,
      I3 => \^bus2ip_addr_reg_reg[14]_0\,
      I4 => axi_RdAck_r_reg,
      I5 => \^bus2ip_addr_reg_reg[14]_1\,
      O => axi_RdAck_r_i_7_n_0
    );
axi_RdAck_r_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(9),
      I2 => axi_RdAck_reg(8),
      I3 => axi_RdAck_reg(10),
      I4 => Bus2IP_RdCE,
      O => axi_RdAck_r_i_8_n_0
    );
axi_RdAck_r_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      O => axi_RdAck_r_i_9_n_0
    );
axi_read_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_7,
      I4 => axi_read_req_r_reg_12,
      I5 => axi_RdAck_reg(2),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_8\(0)
    );
\axi_read_req_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(0),
      I4 => axi_RdAck_reg(1),
      I5 => axi_RdAck_reg(2),
      O => \^bus2ip_addr_reg_reg[2]\
    );
\axi_read_req_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(0),
      I4 => axi_RdAck_reg(1),
      I5 => axi_RdAck_reg(2),
      O => \^bus2ip_addr_reg_reg[4]\(2)
    );
\axi_read_req_r_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_read_req_r_reg,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]\(0)
    );
\axi_read_req_r_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_read_req_r_reg,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[7]\
    );
\axi_read_req_r_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_read_req_r_reg,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[7]_1\(0)
    );
\axi_read_req_r_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__2_n_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_read_req_r_reg,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[7]_2\
    );
\axi_read_req_r_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_14,
      I4 => axi_read_req_r_reg_13,
      I5 => axi_RdAck_reg(7),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_6\
    );
\axi_read_req_r_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_read_req_r_reg_12,
      I4 => axi_read_req_r_reg_13,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]_1\
    );
\axi_read_req_r_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(2),
      I3 => axi_read_req_r_reg_12,
      I4 => axi_read_req_r_reg_13,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]\(4)
    );
\axi_read_req_r_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_read_req_r_reg_12,
      I4 => axi_read_req_r_reg_13,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]_0\(3)
    );
\axi_read_req_r_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_9,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_7\
    );
\axi_read_req_r_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[5]\
    );
\axi_read_req_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_RdAck_reg(0),
      I4 => axi_RdAck_reg(1),
      I5 => axi_RdAck_reg(2),
      O => \^bus2ip_addr_reg_reg[2]_0\
    );
\axi_read_req_r_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]\(1)
    );
\axi_read_req_r_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_RdAck_reg(3),
      I3 => axi_read_req_r_reg_11,
      I4 => axi_read_req_r_reg_15,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[4]_0\(1)
    );
\axi_read_req_r_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg_10,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_16,
      I5 => axi_RdAck_reg(7),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\
    );
\axi_read_req_r_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_16,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[14]_1\
    );
\axi_read_req_r_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_read_req_r_reg_13,
      I4 => axi_read_req_r_reg_16,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[16]_1\
    );
\axi_read_req_r_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_1\,
      I1 => axi_read_req_r_reg_4,
      O => \^bus2ip_addr_reg_reg[4]_0\(0)
    );
\axi_read_req_r_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_8,
      O => \^bus2ip_addr_reg_reg[11]_1\
    );
\axi_read_req_r_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => \^bus2ip_addr_reg_reg[4]_2\(0)
    );
\axi_read_req_r_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => \^bus2ip_addr_reg_reg[4]\(3)
    );
\axi_read_req_r_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__2_n_0\,
      I2 => axi_RdAck_reg(2),
      I3 => axi_RdAck_reg(1),
      I4 => axi_RdAck_reg(0),
      I5 => axi_read_req_r_reg_7,
      O => \^bus2ip_addr_reg_reg[4]_0\(2)
    );
\axi_read_req_r_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__0_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\
    );
\axi_read_req_r_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_5,
      O => \^bus2ip_addr_reg_reg[11]_0\
    );
\axi_read_req_r_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_RdAck_reg(5),
      I3 => axi_RdAck_reg(6),
      I4 => axi_read_req_r_reg,
      I5 => axi_RdAck_reg(7),
      O => \^bus2ip_addr_reg_reg[7]_0\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(9),
      I1 => axi_RdAck_reg(8),
      I2 => axi_RdAck_reg(10),
      I3 => axi_timeout_en_reg_0,
      I4 => axi_RdAck_reg(14),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[11]\
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => axi_timeout_en_reg_0,
      I1 => Bus2IP_RdCE,
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(8),
      I4 => axi_RdAck_reg(9),
      I5 => axi_RdAck_reg(14),
      O => \axi_read_req_r_i_2__0_n_0\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(8),
      I3 => axi_RdAck_reg(9),
      I4 => axi_RdAck_reg(14),
      I5 => axi_RdAck_reg(12),
      O => \axi_read_req_r_i_2__1_n_0\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(10),
      I2 => axi_RdAck_reg(8),
      I3 => axi_RdAck_reg(9),
      I4 => axi_RdAck_reg(14),
      I5 => axi_RdAck_reg(12),
      O => \axi_read_req_r_i_2__2_n_0\
    );
axi_read_req_tog_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      O => \^bus2ip_addr_reg_reg[14]_0\
    );
bus2ip_rnw_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFE00023FFF0002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_sequential_access_cs_reg[0]\(1),
      I2 => \FSM_sequential_access_cs_reg[0]\(0),
      I3 => \FSM_sequential_access_cs_reg[0]\(2),
      I4 => bus2ip_rnw_reg_reg,
      I5 => s_axi_awvalid,
      O => \^bus2ip_rnw_i\
    );
dac00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank1_write(2)
    );
\dac0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank1_write(7)
    );
dac0_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => \FSM_sequential_fsm_cs_reg[1]\(2),
      I3 => \FSM_sequential_fsm_cs_reg[1]\(3),
      O => dac0_dreq_mon
    );
dac0_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(14),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\
    );
dac0_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(10),
      I5 => axi_RdAck_reg(14),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\
    );
dac0_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_2\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => Bus2IP_WrCE,
      I4 => \FSM_sequential_fsm_cs_reg[1]\(1),
      O => dac0_drp_we
    );
\dac0_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \dac0_sim_level[1]_i_2_n_0\,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg_0(0)
    );
\dac0_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \dac0_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => \dac0_fifo_disable_reg[0]\,
      O => \s_axi_wdata[0]_4\
    );
dac0_irq_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_RdAck_reg(7),
      I1 => axi_RdAck_reg(6),
      I2 => axi_RdAck_reg(5),
      I3 => axi_timeout_en_reg,
      I4 => axi_timeout_en_reg_0,
      I5 => dac0_irq_en_i_4_n_0,
      O => bank0_write(1)
    );
dac0_irq_en_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_RdAck_reg(14),
      I1 => axi_RdAck_reg(9),
      I2 => axi_RdAck_reg(8),
      I3 => axi_RdAck_reg(10),
      I4 => Bus2IP_WrCE,
      O => dac0_irq_en_i_4_n_0
    );
\dac0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank1_write(8)
    );
dac0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \dac0_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => dac0_reset
    );
dac0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \dac0_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => dac0_restart
    );
\dac0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank1_write(9)
    );
\dac0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank1_write(1)
    );
\dac0_sim_level[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => dac0_irq_en_i_4_n_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      O => \dac0_sim_level[1]_i_2_n_0\
    );
\dac0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank1_write(3)
    );
\dac0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank1_write(4)
    );
\dac0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank1_write(5)
    );
\dac0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank1_write(6)
    );
\dac0_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac0_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank1_write(0)
    );
dac10_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank3_write(2)
    );
\dac1_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank3_write(7)
    );
dac1_dreq_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700000070000000"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_0\(2),
      I1 => \FSM_sequential_fsm_cs_reg[1]_0\(3),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg_0,
      I4 => access_type_reg_0,
      I5 => Bus2IP_WrCE,
      O => dac1_dreq_mon
    );
dac1_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => axi_RdAck_reg(11),
      I1 => axi_RdAck_reg(13),
      I2 => access_type_reg_0,
      I3 => Bus2IP_WrCE,
      I4 => \FSM_sequential_fsm_cs_reg[1]_0\(1),
      O => dac1_drp_we
    );
\dac1_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \dac1_sim_level[1]_i_2_n_0\,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg(0)
    );
\dac1_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \dac1_sim_level[1]_i_2_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => \dac1_fifo_disable_reg[0]\,
      O => \s_axi_wdata[0]_3\
    );
\dac1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank3_write(8)
    );
dac1_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \dac1_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => dac1_reset
    );
dac1_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \dac1_sim_level[1]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => dac1_restart
    );
\dac1_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank3_write(9)
    );
\dac1_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank3_write(1)
    );
\dac1_sim_level[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi_RdAck_reg(12),
      I1 => dac0_irq_en_i_4_n_0,
      I2 => axi_RdAck_reg(13),
      I3 => axi_RdAck_reg(11),
      O => \dac1_sim_level[1]_i_2_n_0\
    );
\dac1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank3_write(3)
    );
\dac1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank3_write(4)
    );
\dac1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank3_write(5)
    );
\dac1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank3_write(6)
    );
\dac1_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dac1_sim_level[1]_i_2_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank3_write(0)
    );
dummy_read_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_reg(14),
      I2 => axi_RdAck_reg(10),
      I3 => axi_RdAck_reg(12),
      I4 => axi_RdAck_reg(13),
      I5 => axi_RdAck_reg(11),
      O => \^bank4_write\
    );
\icount_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => \icount_out_reg[11]\,
      I1 => \^cs_ce_ld_enable_i\,
      I2 => counter_en_reg,
      I3 => \icount_out_reg[11]_0\,
      I4 => \icount_out[11]_i_5_n_0\,
      I5 => \icount_out[11]_i_6_n_0\,
      O => counter_en_reg_reg
    );
\icount_out[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
        port map (
      I0 => \icount_out[11]_i_8\,
      I1 => adc2_drp_rdy,
      I2 => access_type_reg_1,
      I3 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8\,
      I4 => \icount_out[11]_i_12_n_0\,
      I5 => Bus2IP_WrCE,
      O => user_drp_drdy_reg
    );
\icount_out[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000101FF"
    )
        port map (
      I0 => axi_RdAck_reg(13),
      I1 => axi_RdAck_reg(11),
      I2 => axi_RdAck_reg(12),
      I3 => axi_RdAck_reg(14),
      I4 => axi_RdAck_reg(10),
      O => \icount_out[11]_i_12_n_0\
    );
\icount_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD5D5D5"
    )
        port map (
      I0 => \icount_out[11]_i_7_n_0\,
      I1 => \FSM_onehot_state_reg[4]_4\(0),
      I2 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_3\,
      I3 => \FSM_onehot_state_reg[4]_7\(0),
      I4 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_4\,
      I5 => access_type_i_2_n_0,
      O => \icount_out[11]_i_5_n_0\
    );
\icount_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I3 => \^bank4_write\,
      I4 => \FSM_onehot_state[4]_i_4__0_n_0\,
      I5 => \icount_out_reg[11]_1\,
      O => \icount_out[11]_i_6_n_0\
    );
\icount_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF77FFFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      I1 => \FSM_onehot_state_reg[4]_2\,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I3 => Bus2IP_WrCE,
      I4 => access_type_reg_0,
      I5 => axi_read_req_r_reg_2,
      O => \icount_out[11]_i_7_n_0\
    );
master_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => dac0_irq_en_i_4_n_0,
      I1 => axi_RdAck_reg(12),
      I2 => axi_RdAck_reg(11),
      I3 => axi_RdAck_reg(13),
      I4 => adc3_restart_reg,
      I5 => s_axi_wdata(0),
      O => master_reset
    );
\s_axi_rdata_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040400"
    )
        port map (
      I0 => \FSM_sequential_access_cs_reg[0]\(1),
      I1 => \FSM_sequential_access_cs_reg[0]\(0),
      I2 => \FSM_sequential_access_cs_reg[0]\(2),
      I3 => axi_RdAck,
      I4 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8\,
      I5 => drp_RdAck_r,
      O => \^fsm_sequential_access_cs_reg[1]\
    );
s_axi_wready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_wready_reg_i_2_n_0,
      I1 => \FSM_sequential_access_cs_reg[0]\(2),
      I2 => \FSM_sequential_access_cs_reg[0]\(1),
      I3 => \FSM_sequential_access_cs_reg[0]\(0),
      O => s_axi_wready_i
    );
s_axi_wready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => access_type_i_2_n_0,
      I1 => s_axi_wready_reg_reg,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I4 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      I5 => \icount_out[11]_i_6_n_0\,
      O => s_axi_wready_reg_i_2_n_0
    );
\startup_delay[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => axi_RdAck_reg(13),
      I2 => axi_RdAck_reg(11),
      I3 => axi_RdAck_reg(12),
      I4 => dac0_irq_en_i_4_n_0,
      O => bank0_write(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bgt_fsm is
  port (
    \trim_code_reg[5]_0\ : out STD_LOGIC;
    trim_code : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trim_code_reg[5]_1\ : out STD_LOGIC;
    \mem_data_adc3_reg[19]\ : out STD_LOGIC;
    \mem_data_adc0_reg[19]\ : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    bgt_sm_done_adc : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \trim_code_reg[1]_0\ : out STD_LOGIC;
    \trim_code_reg[0]_0\ : out STD_LOGIC;
    \trim_code_reg[5]_2\ : out STD_LOGIC;
    \mem_data_adc0_reg[6]\ : out STD_LOGIC;
    \trim_code_reg[2]_0\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \trim_code_reg[5]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trim_code_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trim_code_reg[5]_4\ : out STD_LOGIC;
    \rdata_reg[9]_0\ : out STD_LOGIC;
    \trim_code_reg[0]_1\ : out STD_LOGIC;
    \trim_code_reg[1]_2\ : out STD_LOGIC;
    \trim_code_reg[3]_0\ : out STD_LOGIC;
    \trim_code_reg[4]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[3]_0\ : out STD_LOGIC;
    \trim_code_reg[5]_5\ : out STD_LOGIC;
    \trim_code_reg[1]_3\ : out STD_LOGIC;
    \mem_data_adc2_reg[5]\ : out STD_LOGIC;
    \trim_code_reg[2]_1\ : out STD_LOGIC;
    \mem_data_adc2_reg[19]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[4]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[3]_1\ : out STD_LOGIC;
    \trim_code_reg[4]_1\ : out STD_LOGIC;
    \trim_code_reg[5]_6\ : out STD_LOGIC;
    \trim_code_reg[5]_7\ : out STD_LOGIC;
    \mem_data_adc3_reg[19]_0\ : out STD_LOGIC;
    \trim_code_reg[0]_2\ : out STD_LOGIC;
    \trim_code_reg[1]_4\ : out STD_LOGIC;
    drp_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    adc_bgt_req : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \drpdi_por_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpdi_por_reg[9]\ : in STD_LOGIC;
    \drpdi_por_reg[5]\ : in STD_LOGIC;
    \drpdi_por_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_1\ : in STD_LOGIC;
    \drpdi_por[4]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wait_event_i_2 : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    \drpdi_por[10]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \drpdi_por_reg[4]\ : in STD_LOGIC;
    \drpdi_por_reg[4]_0\ : in STD_LOGIC;
    \drpdi_por[4]_i_3_1\ : in STD_LOGIC;
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[3]\ : in STD_LOGIC;
    \drpdi_por_reg[7]_2\ : in STD_LOGIC;
    \drpdi_por_reg[2]\ : in STD_LOGIC;
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_3\ : in STD_LOGIC;
    \drpdi_por_reg[7]_4\ : in STD_LOGIC;
    \drpdi_por_reg[6]\ : in STD_LOGIC;
    \drpdi_por_reg[6]_0\ : in STD_LOGIC;
    mem_data_adc1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \drpdi_por_reg[6]_1\ : in STD_LOGIC;
    \drpdi_por_reg[6]_2\ : in STD_LOGIC;
    \drpdi_por_reg[9]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpdi_por_reg[1]\ : in STD_LOGIC;
    \drpdi_por_reg[1]_0\ : in STD_LOGIC;
    \wait_event_i_2__0\ : in STD_LOGIC;
    \wait_event_i_2__0_0\ : in STD_LOGIC;
    \drpdi_por_reg[5]_0\ : in STD_LOGIC;
    \drpdi_por_reg[6]_3\ : in STD_LOGIC;
    \drpdi_por[10]_i_4__1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \drpdi_por_reg[5]_1\ : in STD_LOGIC;
    \drpdi_por_reg[5]_2\ : in STD_LOGIC;
    \drpdi_por_reg[5]_3\ : in STD_LOGIC;
    \drpdi_por[1]_i_3__1_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_5\ : in STD_LOGIC;
    \drpdi_por_reg[8]\ : in STD_LOGIC;
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por_reg[1]_1\ : in STD_LOGIC;
    wait_event_reg : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    \drpdi_por_reg[6]_4\ : in STD_LOGIC;
    \drpdi_por[10]_i_3__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[6]_5\ : in STD_LOGIC;
    \drpdi_por_reg[5]_4\ : in STD_LOGIC;
    \drpdi_por_reg[1]_2\ : in STD_LOGIC;
    \drpdi_por_reg[2]_0\ : in STD_LOGIC;
    adc0_bgt_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bgt_drp_arb_gnt : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bgt_sm_start_adc : in STD_LOGIC;
    adc_drp_rdy_bgt : in STD_LOGIC;
    adc0_sm_reset_i_0 : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bgt_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bgt_fsm is
  signal \FSM_sequential_bgt_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \^adc_bgt_req\ : STD_LOGIC;
  signal \^bgt_sm_done_adc\ : STD_LOGIC;
  signal \bgt_sm_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal done_i_1_n_0 : STD_LOGIC;
  signal drp_addr0_in : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \drp_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_den_i_1__0_n_0\ : STD_LOGIC;
  signal drp_den_i_2_n_0 : STD_LOGIC;
  signal \drp_di[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[11]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[12]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[13]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[14]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_2_n_0\ : STD_LOGIC;
  signal \drp_di[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[6]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[7]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[8]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[9]_i_1_n_0\ : STD_LOGIC;
  signal drp_gnt_r : STD_LOGIC;
  signal drp_req_i_1_n_0 : STD_LOGIC;
  signal drp_req_i_2_n_0 : STD_LOGIC;
  signal drp_wen_i_1_n_0 : STD_LOGIC;
  signal \drpdi_por[1]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_9_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_3__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rdata_ctrl : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \rdata_ctrl[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_ctrl[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status_reg_n_0_[0]\ : STD_LOGIC;
  signal sm_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sm_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[1]\ : STD_LOGIC;
  signal status_i_1_n_0 : STD_LOGIC;
  signal status_i_2_n_0 : STD_LOGIC;
  signal status_reg_n_0 : STD_LOGIC;
  signal timer_125ns_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal timer_125ns_count0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \timer_125ns_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_2_n_0\ : STD_LOGIC;
  signal timer_125ns_start_i_1_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_2_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_3_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_4_n_0 : STD_LOGIC;
  signal timer_125ns_start_reg_n_0 : STD_LOGIC;
  signal \^trim_code\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trim_code[5]_i_1_n_0\ : STD_LOGIC;
  signal trim_code_adc : STD_LOGIC_VECTOR ( 1 to 1 );
  signal vbg_ctrl : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \vbg_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[4]_i_2_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_4_n_0\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[2]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_6\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[0]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[1]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[2]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[3]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[4]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute SOFT_HLUTNM of \drp_addr[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of drp_den_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \drp_di[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \drp_di[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \drp_di[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \drp_di[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \drp_di[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \drp_di[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \drp_di[15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \drp_di[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \drp_di[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \drp_di[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \drp_di[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \drp_di[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \drp_di[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \drp_di[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \drp_di[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \drp_di[9]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of drp_req_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of drp_wen_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_4__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_6__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_9\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_5__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_7\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_3__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata_ctrl[15]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata_status[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_count[0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sm_count[1]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of status_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of status_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timer_125ns_count[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \timer_125ns_count[1]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \timer_125ns_count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \timer_125ns_count[3]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of timer_125ns_start_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of timer_125ns_start_i_4 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vbg_ctrl[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vbg_ctrl[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vbg_ctrl[4]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \vbg_ctrl[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_4\ : label is "soft_lutpair0";
begin
  adc_bgt_req <= \^adc_bgt_req\;
  bgt_sm_done_adc <= \^bgt_sm_done_adc\;
  trim_code(4 downto 0) <= \^trim_code\(4 downto 0);
\FSM_sequential_bgt_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055015700550155"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000ABFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \sm_count_reg_n_0_[1]\,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044BAFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(3),
      I2 => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\,
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_count_reg_n_0_[0]\,
      I1 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00F000F000C8"
    )
        port map (
      I0 => \sm_count_reg_n_0_[1]\,
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \FSM_sequential_bgt_sm_state[3]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\,
      I1 => bgt_sm_start_adc,
      I2 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      I3 => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\,
      I4 => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\,
      I5 => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\,
      O => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000C00000000"
    )
        port map (
      I0 => status_reg_n_0,
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_3_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"232222220B0B0B08"
    )
        port map (
      I0 => \sm_count[1]_i_3_n_0\,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      I5 => \bgt_sm_state__0\(3),
      O => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220022302200"
    )
        port map (
      I0 => adc_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      I3 => \sm_count[0]_i_2_n_0\,
      I4 => bgt_drp_arb_gnt,
      I5 => drp_gnt_r,
      O => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\
    );
\FSM_sequential_bgt_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[0]_i_1_n_0\,
      Q => \bgt_sm_state__0\(0),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[1]_i_1_n_0\,
      Q => \bgt_sm_state__0\(1),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[2]_i_1_n_0\,
      Q => \bgt_sm_state__0\(2),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[3]_i_1_n_0\,
      Q => \bgt_sm_state__0\(3),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[4]_i_3_n_0\,
      Q => \bgt_sm_state__0\(4),
      R => adc0_bgt_reset_i
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => status_reg_n_0,
      I1 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(2),
      I4 => adc_drp_rdy_bgt,
      I5 => \^bgt_sm_done_adc\,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_i_1_n_0,
      Q => \^bgt_sm_done_adc\,
      R => adc0_bgt_reset_i
    );
\drp_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05004101"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(2),
      O => \drp_addr[10]_i_1_n_0\
    );
\drp_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(3),
      O => drp_addr0_in(5)
    );
\drp_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      O => drp_addr0_in(6)
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => \bgt_sm_state__0\(1),
      Q => drp_addr(2),
      R => adc0_bgt_reset_i
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(5),
      Q => drp_addr(0),
      R => adc0_bgt_reset_i
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(6),
      Q => drp_addr(1),
      R => adc0_bgt_reset_i
    );
\drp_den_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DEEF"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \drp_den_i_1__0_n_0\
    );
drp_den_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6254"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(3),
      O => drp_den_i_2_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_den_i_2_n_0,
      Q => drp_den,
      R => adc0_bgt_reset_i
    );
\drp_di[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      O => \drp_di[0]_i_1_n_0\
    );
\drp_di[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(10),
      O => \drp_di[10]_i_1_n_0\
    );
\drp_di[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(11),
      O => \drp_di[11]_i_1_n_0\
    );
\drp_di[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(12),
      O => \drp_di[12]_i_1_n_0\
    );
\drp_di[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(13),
      O => \drp_di[13]_i_1_n_0\
    );
\drp_di[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(14),
      O => \drp_di[14]_i_1_n_0\
    );
\drp_di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100080D"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_di[15]_i_1_n_0\
    );
\drp_di[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(15),
      O => \drp_di[15]_i_2_n_0\
    );
\drp_di[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(0),
      O => \drp_di[1]_i_1_n_0\
    );
\drp_di[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(1),
      O => \drp_di[2]_i_1_n_0\
    );
\drp_di[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(2),
      O => \drp_di[3]_i_1_n_0\
    );
\drp_di[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(3),
      O => \drp_di[4]_i_1_n_0\
    );
\drp_di[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(4),
      O => \drp_di[5]_i_1_n_0\
    );
\drp_di[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(5),
      O => \drp_di[6]_i_1_n_0\
    );
\drp_di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      O => \drp_di[7]_i_1_n_0\
    );
\drp_di[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DA"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \vbg_ctrl_reg_n_0_[8]\,
      I2 => \bgt_sm_state__0\(3),
      O => \drp_di[8]_i_1_n_0\
    );
\drp_di[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(9),
      O => \drp_di[9]_i_1_n_0\
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[0]_i_1_n_0\,
      Q => drp_di(0),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[10]_i_1_n_0\,
      Q => drp_di(10),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[11]_i_1_n_0\,
      Q => drp_di(11),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[12]_i_1_n_0\,
      Q => drp_di(12),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[13]_i_1_n_0\,
      Q => drp_di(13),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[14]_i_1_n_0\,
      Q => drp_di(14),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[15]_i_2_n_0\,
      Q => drp_di(15),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[1]_i_1_n_0\,
      Q => drp_di(1),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[2]_i_1_n_0\,
      Q => drp_di(2),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[3]_i_1_n_0\,
      Q => drp_di(3),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[4]_i_1_n_0\,
      Q => drp_di(4),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[5]_i_1_n_0\,
      Q => drp_di(5),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[6]_i_1_n_0\,
      Q => drp_di(6),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[7]_i_1_n_0\,
      Q => drp_di(7),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[8]_i_1_n_0\,
      Q => drp_di(8),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[9]_i_1_n_0\,
      Q => drp_di(9),
      R => adc0_bgt_reset_i
    );
drp_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt,
      Q => drp_gnt_r,
      R => adc0_bgt_reset_i
    );
drp_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(4),
      I2 => drp_req_i_2_n_0,
      I3 => \^adc_bgt_req\,
      O => drp_req_i_1_n_0
    );
drp_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000004000404"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(4),
      I3 => adc_drp_rdy_bgt,
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => drp_req_i_2_n_0
    );
drp_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_req_i_1_n_0,
      Q => \^adc_bgt_req\,
      R => adc0_bgt_reset_i
    );
drp_wen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"118C"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => drp_wen_i_1_n_0
    );
drp_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_wen_i_1_n_0,
      Q => drp_wen,
      R => adc0_bgt_reset_i
    );
\drpdi_por[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(3),
      I2 => \^trim_code\(2),
      I3 => \drpdi_por_reg[3]\,
      I4 => \drpdi_por[10]_i_2\(4),
      O => \trim_code_reg[5]_3\
    );
\drpdi_por[10]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070007FF"
    )
        port map (
      I0 => \^trim_code\(3),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(4),
      I3 => \drpdi_por_reg[6]_4\,
      I4 => \drpdi_por[10]_i_3__2\(1),
      O => \trim_code_reg[4]_1\
    );
\drpdi_por[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_reg[6]_3\,
      I4 => \drpdi_por[10]_i_4__1\(6),
      O => \trim_code_reg[5]_5\
    );
\drpdi_por[10]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(3),
      O => \trim_code_reg[5]_0\
    );
\drpdi_por[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FF40FFFFFF"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \drpdi_por_reg[7]_2\,
      I2 => \drpdi_por[4]_i_3_0\(3),
      I3 => \drpdi_por_reg[2]\,
      I4 => trim_code_adc(1),
      I5 => \drpdi_por_reg[4]_0\,
      O => \trim_code_reg[0]_0\
    );
\drpdi_por[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FFFFFF40FF"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \drpdi_por_reg[1]\,
      I2 => \drpdi_por_reg[6]_0\,
      I3 => \drpdi_por_reg[6]\,
      I4 => \drpdi_por_reg[1]_0\,
      I5 => trim_code_adc(1),
      O => \trim_code_reg[0]_1\
    );
\drpdi_por[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \drpdi_por[1]_i_4_n_0\,
      I1 => \drpdi_por[10]_i_4__1\(0),
      I2 => Q(0),
      I3 => \drpdi_por_reg[1]_1\,
      O => \rdata_reg[1]\
    );
\drpdi_por[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \drpdi_por_reg[6]_4\,
      I1 => \^trim_code\(0),
      I2 => \drpdi_por_reg[5]\,
      I3 => trim_code_adc(1),
      I4 => \drpdi_por_reg[5]_4\,
      I5 => \drpdi_por_reg[1]_2\,
      O => \trim_code_reg[0]_2\
    );
\drpdi_por[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \drpdi_por_reg[5]_2\,
      I1 => \drpdi_por[1]_i_3__1_0\,
      I2 => \drpdi_por_reg[6]_3\,
      I3 => \^trim_code\(0),
      I4 => trim_code_adc(1),
      I5 => \drpdi_por_reg[5]_1\,
      O => \drpdi_por[1]_i_4_n_0\
    );
\drpdi_por[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FF40FFFFFF"
    )
        port map (
      I0 => trim_code_adc(1),
      I1 => \drpdi_por_reg[7]_2\,
      I2 => \drpdi_por[4]_i_3_0\(3),
      I3 => \drpdi_por_reg[2]\,
      I4 => \^trim_code\(1),
      I5 => \drpdi_por_reg[4]_0\,
      O => \trim_code_reg[1]_0\
    );
\drpdi_por[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FFFFFF40FF"
    )
        port map (
      I0 => trim_code_adc(1),
      I1 => \drpdi_por_reg[1]\,
      I2 => \drpdi_por_reg[6]_0\,
      I3 => \drpdi_por_reg[6]\,
      I4 => \drpdi_por_reg[1]_0\,
      I5 => \^trim_code\(1),
      O => \trim_code_reg[1]_2\
    );
\drpdi_por[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \drpdi_por[2]_i_4_n_0\,
      I1 => \drpdi_por[10]_i_4__1\(1),
      I2 => Q(1),
      I3 => \drpdi_por_reg[1]_1\,
      O => \rdata_reg[2]\
    );
\drpdi_por[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBF101F1010"
    )
        port map (
      I0 => \drpdi_por_reg[6]_4\,
      I1 => trim_code_adc(1),
      I2 => \drpdi_por_reg[5]\,
      I3 => \^trim_code\(1),
      I4 => \drpdi_por_reg[5]_4\,
      I5 => \drpdi_por_reg[2]_0\,
      O => \trim_code_reg[1]_4\
    );
\drpdi_por[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \drpdi_por_reg[5]_2\,
      I1 => \drpdi_por[1]_i_3__1_0\,
      I2 => \drpdi_por_reg[6]_3\,
      I3 => trim_code_adc(1),
      I4 => \^trim_code\(1),
      I5 => \drpdi_por_reg[5]_1\,
      O => \drpdi_por[2]_i_4_n_0\
    );
\drpdi_por[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F8F8F8F8F"
    )
        port map (
      I0 => \drpdi_por_reg[1]_0\,
      I1 => \^trim_code\(2),
      I2 => \drpdi_por_reg[6]\,
      I3 => \drpdi_por_reg[6]_0\,
      I4 => \drpdi_por_reg[1]\,
      I5 => \^trim_code\(1),
      O => \trim_code_reg[3]_0\
    );
\drpdi_por[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \drpdi_por[3]_i_4__1_n_0\,
      I1 => \drpdi_por[10]_i_4__1\(2),
      I2 => Q(2),
      I3 => \drpdi_por_reg[1]_1\,
      O => \rdata_reg[3]\
    );
\drpdi_por[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF04FF04FFFFFF"
    )
        port map (
      I0 => \^trim_code\(1),
      I1 => \drpdi_por_reg[7]_2\,
      I2 => \drpdi_por_reg[3]\,
      I3 => \drpdi_por_reg[2]\,
      I4 => \^trim_code\(2),
      I5 => \drpdi_por_reg[4]_0\,
      O => \trim_code_reg[2]_0\
    );
\drpdi_por[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \drpdi_por_reg[5]_2\,
      I1 => \drpdi_por[1]_i_3__1_0\,
      I2 => \drpdi_por_reg[6]_3\,
      I3 => \^trim_code\(1),
      I4 => \^trim_code\(2),
      I5 => \drpdi_por_reg[5]_1\,
      O => \drpdi_por[3]_i_4__1_n_0\
    );
\drpdi_por[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFF8F8F8F"
    )
        port map (
      I0 => \drpdi_por_reg[1]_0\,
      I1 => \^trim_code\(3),
      I2 => \drpdi_por_reg[6]\,
      I3 => \drpdi_por_reg[6]_0\,
      I4 => \^trim_code\(2),
      I5 => \drpdi_por_reg[6]_2\,
      O => \trim_code_reg[4]_0\
    );
\drpdi_por[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F600F600FF0000"
    )
        port map (
      I0 => \drpdi_por[10]_i_2\(0),
      I1 => \drpdi_por[4]_i_3_0\(0),
      I2 => \drpdi_por_reg[4]\,
      I3 => \drpdi_por[4]_i_4_n_0\,
      I4 => \^trim_code\(3),
      I5 => \drpdi_por_reg[4]_0\,
      O => \rdata_reg[4]\
    );
\drpdi_por[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => \drpdi_por[4]_i_4__0_n_0\,
      I1 => \drpdi_por[10]_i_4__1\(3),
      I2 => Q(3),
      I3 => \drpdi_por_reg[1]_1\,
      O => \rdata_reg[4]_0\
    );
\drpdi_por[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020222222"
    )
        port map (
      I0 => \drpdi_por[4]_i_3_1\,
      I1 => \^trim_code\(2),
      I2 => mem_data_adc0(1),
      I3 => \drpdi_por[4]_i_3_0\(6),
      I4 => \drpdi_por[4]_i_3_0\(7),
      I5 => \drpdi_por_reg[3]\,
      O => \drpdi_por[4]_i_4_n_0\
    );
\drpdi_por[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \drpdi_por_reg[5]_2\,
      I1 => \drpdi_por[1]_i_3__1_0\,
      I2 => \drpdi_por_reg[6]_3\,
      I3 => \^trim_code\(2),
      I4 => \^trim_code\(3),
      I5 => \drpdi_por_reg[5]_1\,
      O => \drpdi_por[4]_i_4__0_n_0\
    );
\drpdi_por[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \drpdi_por[5]_i_2__0_n_0\,
      I1 => \drpdi_por_reg[6]_0\,
      I2 => \drpdi_por[5]_i_3__0_n_0\,
      I3 => \drpdi_por_reg[6]\,
      I4 => \drpdi_por_reg[5]_0\,
      O => \trim_code_reg[1]_1\(0)
    );
\drpdi_por[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"150055FF"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(4),
      I3 => \drpdi_por_reg[6]_2\,
      I4 => \^trim_code\(3),
      O => \drpdi_por[5]_i_2__0_n_0\
    );
\drpdi_por[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C355FF55C355"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \drpdi_por[4]_i_3_0\(1),
      I2 => \drpdi_por[10]_i_2\(1),
      I3 => \drpdi_por_reg[4]_0\,
      I4 => \drpdi_por_reg[7]_2\,
      I5 => \drpdi_por[5]_i_5_n_0\,
      O => \trim_code_reg[5]_2\
    );
\drpdi_por[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \drpdi_por_reg[1]_0\,
      I2 => mem_data_adc1(0),
      I3 => \drpdi_por_reg[9]_1\(0),
      O => \drpdi_por[5]_i_3__0_n_0\
    );
\drpdi_por[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \drpdi_por[5]_i_5__2_n_0\,
      I1 => \drpdi_por_reg[5]\,
      I2 => \^trim_code\(4),
      I3 => \drpdi_por_reg[5]_4\,
      I4 => \drpdi_por_reg[7]\(0),
      I5 => \drpdi_por[10]_i_3__2\(0),
      O => \trim_code_reg[5]_7\
    );
\drpdi_por[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFA02FA02FAFA"
    )
        port map (
      I0 => \drpdi_por[5]_i_6_n_0\,
      I1 => \drpdi_por_reg[5]_1\,
      I2 => \drpdi_por_reg[5]_2\,
      I3 => \drpdi_por_reg[5]_3\,
      I4 => Q(4),
      I5 => \drpdi_por[10]_i_4__1\(4),
      O => \mem_data_adc2_reg[5]\
    );
\drpdi_por[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAA00"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(2),
      I3 => \drpdi_por_reg[3]\,
      I4 => \^trim_code\(3),
      O => \drpdi_por[5]_i_5_n_0\
    );
\drpdi_por[5]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF000"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(0),
      I3 => \drpdi_por_reg[6]_4\,
      I4 => \^trim_code\(3),
      O => \drpdi_por[5]_i_5__2_n_0\
    );
\drpdi_por[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0DDDDDDDDDD"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \drpdi_por_reg[5]_1\,
      I2 => \drpdi_por[5]_i_9_n_0\,
      I3 => \drpdi_por_reg[6]_3\,
      I4 => \^trim_code\(3),
      I5 => \drpdi_por[1]_i_3__1_0\,
      O => \drpdi_por[5]_i_6_n_0\
    );
\drpdi_por[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \^trim_code\(3),
      I2 => \^trim_code\(2),
      I3 => \^trim_code\(4),
      O => \drpdi_por[5]_i_9_n_0\
    );
\drpdi_por[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBFBBB"
    )
        port map (
      I0 => \drpdi_por[6]_i_2__0_n_0\,
      I1 => \drpdi_por_reg[6]\,
      I2 => trim_code_adc(1),
      I3 => \drpdi_por_reg[6]_0\,
      I4 => mem_data_adc1(3),
      I5 => \drpdi_por_reg[6]_1\,
      O => \trim_code_reg[1]_1\(1)
    );
\drpdi_por[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0FFB0FFB000"
    )
        port map (
      I0 => \drpdi_por[6]_i_5__0_n_0\,
      I1 => \drpdi_por_reg[6]_2\,
      I2 => \^trim_code\(4),
      I3 => \drpdi_por_reg[6]_0\,
      I4 => mem_data_adc1(1),
      I5 => \drpdi_por_reg[9]_1\(1),
      O => \drpdi_por[6]_i_2__0_n_0\
    );
\drpdi_por[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000777757777777"
    )
        port map (
      I0 => \drpdi_por_reg[6]_3\,
      I1 => trim_code_adc(1),
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(2),
      I4 => \^trim_code\(4),
      I5 => Q(8),
      O => \trim_code_reg[1]_3\
    );
\drpdi_por[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A808A808A808"
    )
        port map (
      I0 => \drpdi_por_reg[6]_5\,
      I1 => \^trim_code\(4),
      I2 => \drpdi_por_reg[6]_4\,
      I3 => trim_code_adc(1),
      I4 => \^trim_code\(3),
      I5 => \^trim_code\(2),
      O => \trim_code_reg[5]_6\
    );
\drpdi_por[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \drpdi_por[6]_i_7_n_0\,
      I1 => \drpdi_por_reg[7]_2\,
      I2 => \drpdi_por[4]_i_3_0\(2),
      I3 => \drpdi_por[10]_i_2\(2),
      O => \mem_data_adc0_reg[6]\
    );
\drpdi_por[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trim_code\(2),
      I1 => \^trim_code\(3),
      O => \drpdi_por[6]_i_5__0_n_0\
    );
\drpdi_por[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"150055FF"
    )
        port map (
      I0 => trim_code_adc(1),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_reg[3]\,
      I4 => \^trim_code\(4),
      O => \drpdi_por[6]_i_7_n_0\
    );
\drpdi_por[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FBFFFF"
    )
        port map (
      I0 => \^trim_code\(1),
      I1 => \drpdi_por_reg[7]_2\,
      I2 => \drpdi_por[7]_i_3__1_n_0\,
      I3 => \drpdi_por_reg[7]_3\,
      I4 => \drpdi_por_reg[7]_4\,
      O => D(0)
    );
\drpdi_por[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(1),
      I4 => \drpdi_por_reg[6]_0\,
      I5 => mem_data_adc1(3),
      O => \trim_code_reg[5]_4\
    );
\drpdi_por[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F101F101F1F"
    )
        port map (
      I0 => \drpdi_por_reg[9]\,
      I1 => \^trim_code\(1),
      I2 => \drpdi_por_reg[5]_3\,
      I3 => \drpdi_por_reg[7]_5\,
      I4 => Q(5),
      I5 => \drpdi_por[10]_i_4__1\(5),
      O => \trim_code_reg[2]_1\
    );
\drpdi_por[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005400FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por_reg[7]\(2),
      I1 => \^trim_code\(1),
      I2 => \drpdi_por_reg[9]\,
      I3 => \drpdi_por_reg[5]\,
      I4 => \drpdi_por_reg[7]_0\,
      I5 => \drpdi_por_reg[7]_1\,
      O => \mem_data_adc3_reg[19]\
    );
\drpdi_por[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^trim_code\(3),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(4),
      O => \drpdi_por[7]_i_3__1_n_0\
    );
\drpdi_por[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA000000FF00"
    )
        port map (
      I0 => Q(8),
      I1 => \drpdi_por_reg[9]\,
      I2 => \^trim_code\(2),
      I3 => \drpdi_por_reg[8]\,
      I4 => \drpdi_por_reg[8]_0\,
      I5 => \drpdi_por_reg[5]_3\,
      O => \mem_data_adc2_reg[19]\
    );
\drpdi_por[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40440044"
    )
        port map (
      I0 => \drpdi_por_reg[7]\(2),
      I1 => \drpdi_por_reg[7]\(1),
      I2 => \^trim_code\(4),
      I3 => \^trim_code\(2),
      I4 => \^trim_code\(3),
      O => \mem_data_adc3_reg[19]_0\
    );
\drpdi_por[8]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4505"
    )
        port map (
      I0 => \drpdi_por[4]_i_3_0\(3),
      I1 => \^trim_code\(3),
      I2 => \^trim_code\(2),
      I3 => \^trim_code\(4),
      O => \mem_data_adc0_reg[19]\
    );
\drpdi_por[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00E0FFEFFFE000"
    )
        port map (
      I0 => \drpdi_por_reg[9]_0\,
      I1 => \drpdi_por[7]_i_3__1_n_0\,
      I2 => \drpdi_por_reg[3]\,
      I3 => \drpdi_por_reg[7]_2\,
      I4 => \drpdi_por[10]_i_2\(3),
      I5 => mem_data_adc0(0),
      O => \rdata_reg[9]\
    );
\drpdi_por[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00E0FFEFFFE000"
    )
        port map (
      I0 => \drpdi_por_reg[9]_0\,
      I1 => \drpdi_por_reg[9]\,
      I2 => \drpdi_por_reg[6]_2\,
      I3 => \drpdi_por_reg[6]_0\,
      I4 => \drpdi_por_reg[9]_1\(2),
      I5 => mem_data_adc1(2),
      O => \rdata_reg[9]_0\
    );
\drpdi_por[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF434343FFFFFFFF"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(2),
      I2 => \^trim_code\(3),
      I3 => Q(8),
      I4 => Q(6),
      I5 => Q(7),
      O => \trim_code_reg[5]_1\
    );
\rdata_ctrl[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => adc0_bgt_reset_i,
      I1 => \bgt_sm_state__0\(2),
      I2 => adc_drp_rdy_bgt,
      I3 => \bgt_sm_state__0\(1),
      I4 => \rdata_ctrl[15]_i_2_n_0\,
      O => \rdata_ctrl[15]_i_1_n_0\
    );
\rdata_ctrl[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \rdata_ctrl[15]_i_2_n_0\
    );
\rdata_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(2),
      Q => rdata_ctrl(10),
      R => '0'
    );
\rdata_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(3),
      Q => rdata_ctrl(11),
      R => '0'
    );
\rdata_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(4),
      Q => rdata_ctrl(12),
      R => '0'
    );
\rdata_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(5),
      Q => rdata_ctrl(13),
      R => '0'
    );
\rdata_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(6),
      Q => rdata_ctrl(14),
      R => '0'
    );
\rdata_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(7),
      Q => rdata_ctrl(15),
      R => '0'
    );
\rdata_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => adc0_do_mon(1),
      Q => rdata_ctrl(9),
      R => '0'
    );
\rdata_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => adc0_do_mon(0),
      I1 => \rdata_status[0]_i_2_n_0\,
      I2 => adc_drp_rdy_bgt,
      I3 => adc0_bgt_reset_i,
      I4 => \bgt_sm_state__0\(0),
      I5 => \rdata_status_reg_n_0_[0]\,
      O => \rdata_status[0]_i_1_n_0\
    );
\rdata_status[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      O => \rdata_status[0]_i_2_n_0\
    );
\rdata_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \rdata_status[0]_i_1_n_0\,
      Q => \rdata_status_reg_n_0_[0]\,
      R => '0'
    );
\sm_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000101FC0C"
    )
        port map (
      I0 => \sm_count[0]_i_2_n_0\,
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \rdata_status_reg_n_0_[0]\,
      I4 => \bgt_sm_state__0\(4),
      I5 => \sm_count_reg_n_0_[0]\,
      O => sm_count(0)
    );
\sm_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \sm_count[0]_i_2_n_0\
    );
\sm_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA30AA00AB"
    )
        port map (
      I0 => \sm_count[1]_i_3_n_0\,
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(0),
      I4 => \bgt_sm_state__0\(3),
      I5 => \bgt_sm_state__0\(4),
      O => \sm_count[1]_i_1_n_0\
    );
\sm_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sm_count[1]_i_4_n_0\,
      I1 => \sm_count_reg_n_0_[0]\,
      I2 => \sm_count_reg_n_0_[1]\,
      O => sm_count(1)
    );
\sm_count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => timer_125ns_count(1),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(0),
      I3 => timer_125ns_count(3),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \sm_count[1]_i_3_n_0\
    );
\sm_count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540454A"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \rdata_status_reg_n_0_[0]\,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \sm_count[1]_i_4_n_0\
    );
\sm_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(0),
      Q => \sm_count_reg_n_0_[0]\,
      R => adc0_bgt_reset_i
    );
\sm_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(1),
      Q => \sm_count_reg_n_0_[1]\,
      R => adc0_bgt_reset_i
    );
status_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => status_i_2_n_0,
      I4 => status_reg_n_0,
      O => status_i_1_n_0
    );
status_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004001"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => status_i_2_n_0
    );
status_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_i_1_n_0,
      Q => status_reg_n_0,
      R => adc0_bgt_reset_i
    );
\timer_125ns_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer_125ns_count(0),
      O => timer_125ns_count0(0)
    );
\timer_125ns_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => timer_125ns_start_reg_n_0,
      I1 => adc0_sm_reset_i_0,
      I2 => dest_out,
      I3 => adc0_reset_i,
      O => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timer_125ns_count(0),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(3),
      O => p_1_in
    );
\timer_125ns_count[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => timer_125ns_count(1),
      I1 => timer_125ns_count(0),
      O => timer_125ns_count0(1)
    );
\timer_125ns_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA9"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(0),
      I3 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[2]_i_1_n_0\
    );
\timer_125ns_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(1),
      I3 => timer_125ns_count(0),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_1_n_0\
    );
\timer_125ns_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(1),
      I3 => timer_125ns_count(0),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_2_n_0\
    );
\timer_125ns_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(0),
      Q => timer_125ns_count(0),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(1),
      Q => timer_125ns_count(1),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[2]_i_1_n_0\,
      Q => timer_125ns_count(2),
      R => adc0_bgt_reset_i
    );
\timer_125ns_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[3]_i_2_n_0\,
      Q => timer_125ns_count(3),
      R => adc0_bgt_reset_i
    );
timer_125ns_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(2),
      I2 => adc_drp_rdy_bgt,
      I3 => timer_125ns_start_i_2_n_0,
      I4 => timer_125ns_start_i_3_n_0,
      I5 => timer_125ns_start_reg_n_0,
      O => timer_125ns_start_i_1_n_0
    );
timer_125ns_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => timer_125ns_start_i_2_n_0
    );
timer_125ns_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08000000000000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => timer_125ns_start_i_4_n_0,
      I2 => status_reg_n_0,
      I3 => \rdata_ctrl[15]_i_2_n_0\,
      I4 => adc_drp_rdy_bgt,
      I5 => \bgt_sm_state__0\(2),
      O => timer_125ns_start_i_3_n_0
    );
timer_125ns_start_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      O => timer_125ns_start_i_4_n_0
    );
timer_125ns_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timer_125ns_start_i_1_n_0,
      Q => timer_125ns_start_reg_n_0,
      R => adc0_bgt_reset_i
    );
\trim_code[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      I1 => status_reg_n_0,
      I2 => adc0_bgt_reset_i,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(2),
      I5 => adc_drp_rdy_bgt,
      O => \trim_code[5]_i_1_n_0\
    );
\trim_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(0),
      Q => \^trim_code\(0),
      R => '0'
    );
\trim_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(1),
      Q => trim_code_adc(1),
      R => '0'
    );
\trim_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(2),
      Q => \^trim_code\(1),
      R => '0'
    );
\trim_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(3),
      Q => \^trim_code\(2),
      R => '0'
    );
\trim_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(4),
      Q => \^trim_code\(3),
      R => '0'
    );
\trim_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(5),
      Q => \^trim_code\(4),
      R => '0'
    );
\vbg_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0FF44440400"
    )
        port map (
      I0 => \rdata_status_reg_n_0_[0]\,
      I1 => \vbg_ctrl[4]_i_2_n_0\,
      I2 => adc0_bgt_reset_i,
      I3 => \vbg_ctrl[8]_i_3_n_0\,
      I4 => \vbg_ctrl[8]_i_4_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[0]\,
      O => \vbg_ctrl[0]_i_1_n_0\
    );
\vbg_ctrl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(0),
      O => vbg_ctrl(1)
    );
\vbg_ctrl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \vbg_ctrl_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(1),
      O => vbg_ctrl(2)
    );
\vbg_ctrl[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => p_0_in(2),
      O => vbg_ctrl(3)
    );
\vbg_ctrl[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => \vbg_ctrl[4]_i_2_n_0\,
      I5 => p_0_in(3),
      O => vbg_ctrl(4)
    );
\vbg_ctrl[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[4]_i_2_n_0\
    );
\vbg_ctrl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_3_n_0\,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => p_0_in(4),
      O => vbg_ctrl(5)
    );
\vbg_ctrl[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004040000FF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\,
      I4 => adc0_bgt_reset_i,
      I5 => \bgt_sm_state__0\(2),
      O => \vbg_ctrl[6]_i_1_n_0\
    );
\vbg_ctrl[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000400"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_3_n_0\,
      I1 => p_0_in(4),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(5),
      O => vbg_ctrl(6)
    );
\vbg_ctrl[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \vbg_ctrl[6]_i_3_n_0\
    );
\vbg_ctrl[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => drp_addr0_in(10),
      I1 => \vbg_ctrl[8]_i_3_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => adc0_bgt_reset_i,
      I4 => \vbg_ctrl[8]_i_4_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[8]\,
      O => \vbg_ctrl[8]_i_1_n_0\
    );
\vbg_ctrl[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(4),
      O => drp_addr0_in(10)
    );
\vbg_ctrl[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[8]_i_3_n_0\
    );
\vbg_ctrl[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => adc0_bgt_reset_i,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[8]_i_4_n_0\
    );
\vbg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[0]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[0]\,
      R => '0'
    );
\vbg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(1),
      Q => p_0_in(0),
      R => '0'
    );
\vbg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(2),
      Q => p_0_in(1),
      R => '0'
    );
\vbg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(3),
      Q => p_0_in(2),
      R => '0'
    );
\vbg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(4),
      Q => p_0_in(3),
      R => '0'
    );
\vbg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(5),
      Q => p_0_in(4),
      R => '0'
    );
\vbg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(6),
      Q => p_0_in(5),
      R => '0'
    );
\vbg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[8]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[8]\,
      R => '0'
    );
\wait_event_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1103003311033333"
    )
        port map (
      I0 => wait_event_reg,
      I1 => Q(11),
      I2 => wait_event_reg_0,
      I3 => Q(9),
      I4 => Q(10),
      I5 => \^bgt_sm_done_adc\,
      O => \syncstages_ff_reg[3]_1\
    );
wait_event_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => wait_event_i_2,
      I1 => \^bgt_sm_done_adc\,
      I2 => \drpdi_por[4]_i_3_0\(4),
      I3 => \drpdi_por[4]_i_3_0\(5),
      I4 => dest_out,
      O => \syncstages_ff_reg[3]\
    );
\wait_event_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wait_event_i_2__0\,
      I1 => \^bgt_sm_done_adc\,
      I2 => mem_data_adc1(4),
      I3 => mem_data_adc1(5),
      I4 => \wait_event_i_2__0_0\,
      O => \syncstages_ff_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bufg_gt_ctrl is
  port (
    clk_adc0 : out STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    clk_adc0_0 : in STD_LOGIC;
    clk_adc1_0 : in STD_LOGIC;
    clk_adc2_0 : in STD_LOGIC;
    clk_adc3_0 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bufg_gt_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bufg_gt_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of adc0_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of adc0_bufg_gt : label is "MLO";
  attribute BOX_TYPE of adc1_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED of adc1_bufg_gt : label is "MLO";
  attribute BOX_TYPE of adc2_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED of adc2_bufg_gt : label is "MLO";
  attribute BOX_TYPE of adc3_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED of adc3_bufg_gt : label is "MLO";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \^lopt_4\ <= lopt_6;
  \^lopt_5\ <= lopt_7;
  \^lopt_6\ <= lopt_8;
  \^lopt_7\ <= lopt_9;
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
adc0_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => clk_adc0_0,
      O => clk_adc0
    );
adc1_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => clk_adc1_0,
      O => clk_adc1
    );
adc2_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_4\,
      CEMASK => '1',
      CLR => \^lopt_5\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => clk_adc2_0,
      O => clk_adc2
    );
adc3_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_6\,
      CEMASK => '1',
      CLR => \^lopt_7\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => clk_adc3_0,
      O => clk_adc3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_constants_config is
  port (
    reset_const_i : out STD_LOGIC;
    const_req_adc0 : out STD_LOGIC;
    const_req_adc1 : out STD_LOGIC;
    const_req_adc2 : out STD_LOGIC;
    const_req_adc3 : out STD_LOGIC;
    adc0_drpen_const : out STD_LOGIC;
    adc1_drpen_const : out STD_LOGIC;
    adc2_drpen_const : out STD_LOGIC;
    adc3_drpen_const : out STD_LOGIC;
    adc0_cal_done : out STD_LOGIC;
    adc1_cal_done : out STD_LOGIC;
    adc2_cal_done : out STD_LOGIC;
    adc3_cal_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_req_adc0_reg_0 : out STD_LOGIC;
    drp_req_adc1_reg_0 : out STD_LOGIC;
    drp_req_adc2_reg_0 : out STD_LOGIC;
    drp_req_adc3_reg_0 : out STD_LOGIC;
    \adc0_drpaddr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc0_drpdi_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc1_drpaddr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc1_drpdi_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc2_drpaddr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc2_drpdi_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc3_drpaddr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc3_drpdi_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    adc0_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_cal_start : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    const_gnt_adc0 : in STD_LOGIC;
    adc1_cal_start : in STD_LOGIC;
    const_gnt_adc1 : in STD_LOGIC;
    adc2_cal_start : in STD_LOGIC;
    const_gnt_adc2 : in STD_LOGIC;
    adc3_cal_start : in STD_LOGIC;
    const_gnt_adc3 : in STD_LOGIC;
    adc0_sm_reset_i_0 : in STD_LOGIC;
    \adc1_drpdi_reg[0]_0\ : in STD_LOGIC;
    \adc2_drpdi_reg[0]_0\ : in STD_LOGIC;
    \adc3_drpdi_reg[0]_0\ : in STD_LOGIC;
    \data_index_adc1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_index_adc3_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_drprdy_const : in STD_LOGIC;
    adc1_drprdy_const : in STD_LOGIC;
    adc2_drprdy_const : in STD_LOGIC;
    adc3_drprdy_const : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    \adc2_bg_cal_off_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_index_adc0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_index_adc2_reg[5]_0\ : in STD_LOGIC;
    \data_index_adc2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc0_drpdi_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc1_drpdi_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_drpdi[10]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_drpdi_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_bgt_req : in STD_LOGIC;
    drp_req_adc0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    drp_req_adc1 : in STD_LOGIC;
    drp_req_adc2 : in STD_LOGIC;
    drp_req_adc3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_high_adc0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_stop_adc0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slice_enables_adc1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_high_adc1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_stop_adc1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slice_enables_adc2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_high_adc2_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_stop_adc2_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slice_enables_adc3_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_high_adc3_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_stop_adc3_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_adc0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mu_adc1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mu_adc2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mu_adc3_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc0_bg_cal_off_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_bg_cal_off_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc2_bg_cal_off_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_bg_cal_off_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_constants_config;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_constants_config is
  signal \FSM_sequential_const_sm_state_adc0[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc1[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_const_sm_state_adc1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_sequential_const_sm_state_adc2[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc2[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_const_sm_state_adc2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_sequential_const_sm_state_adc3[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc3[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_const_sm_state_adc3_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \adc0_bg_cal_off[0]_i_10_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_11_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_12_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_13_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_14_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_6_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_7_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_8_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_9_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \adc0_bg_cal_off_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \^adc0_cal_done\ : STD_LOGIC;
  signal adc0_done_i_1_n_0 : STD_LOGIC;
  signal adc0_done_i_2_n_0 : STD_LOGIC;
  signal \adc0_drpaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal adc0_drpdi0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc0_drpdi[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_6_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_7_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[12]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[13]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[15]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[1]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[1]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[2]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[5]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[6]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[7]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[8]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[9]_i_2_n_0\ : STD_LOGIC;
  signal \^adc0_drpen_const\ : STD_LOGIC;
  signal adc0_drpen_i_1_n_0 : STD_LOGIC;
  signal adc0_start_r : STD_LOGIC;
  signal adc0_start_rising_held : STD_LOGIC;
  signal adc0_start_rising_held_i_1_n_0 : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_10_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_11_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_12_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_13_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_5_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_6_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_7_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_8_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off[0]_i_9_n_0\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \adc1_bg_cal_off_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \^adc1_cal_done\ : STD_LOGIC;
  signal adc1_done_i_1_n_0 : STD_LOGIC;
  signal adc1_done_i_2_n_0 : STD_LOGIC;
  signal \adc1_drpaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal adc1_drpdi0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc1_drpdi[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[10]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[10]_i_4_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[10]_i_6_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[11]_i_5_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[11]_i_6_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[11]_i_7_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[1]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[1]_i_5_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[1]_i_6_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[3]_i_4_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[3]_i_5_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc1_drpdi[4]_i_5_n_0\ : STD_LOGIC;
  signal \^adc1_drpen_const\ : STD_LOGIC;
  signal adc1_drpen_i_1_n_0 : STD_LOGIC;
  signal adc1_start_r : STD_LOGIC;
  signal adc1_start_rising_held : STD_LOGIC;
  signal adc1_start_rising_held_i_1_n_0 : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_10_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_11_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_12_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_13_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_5_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_6_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_7_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_8_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off[0]_i_9_n_0\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \adc2_bg_cal_off_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \^adc2_cal_done\ : STD_LOGIC;
  signal adc2_done_i_1_n_0 : STD_LOGIC;
  signal adc2_done_i_2_n_0 : STD_LOGIC;
  signal \adc2_drpaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc2_drpaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal adc2_drpdi0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc2_drpdi[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[10]_i_4_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_5_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_6_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_7_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_8_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[11]_i_9_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[4]_i_4_n_0\ : STD_LOGIC;
  signal \adc2_drpdi[4]_i_6_n_0\ : STD_LOGIC;
  signal \^adc2_drpen_const\ : STD_LOGIC;
  signal adc2_drpen_i_1_n_0 : STD_LOGIC;
  signal adc2_start_r : STD_LOGIC;
  signal adc2_start_rising_held : STD_LOGIC;
  signal adc2_start_rising_held_i_1_n_0 : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_10_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_11_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_12_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_13_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_3_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_5_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_6_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_7_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_8_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off[0]_i_9_n_0\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \adc3_bg_cal_off_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \^adc3_cal_done\ : STD_LOGIC;
  signal adc3_done_i_1_n_0 : STD_LOGIC;
  signal \adc3_drpaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc3_drpaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal adc3_drpdi0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \adc3_drpdi[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[10]_i_3_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[10]_i_4_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[10]_i_6_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[10]_i_7_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[11]_i_5_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[11]_i_6_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[11]_i_7_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[4]_i_4_n_0\ : STD_LOGIC;
  signal \adc3_drpdi[4]_i_5_n_0\ : STD_LOGIC;
  signal \^adc3_drpen_const\ : STD_LOGIC;
  signal adc3_drpen_i_1_n_0 : STD_LOGIC;
  signal adc3_start_r : STD_LOGIC;
  signal adc3_start_rising_held : STD_LOGIC;
  signal adc3_start_rising_held_i_1_n_0 : STD_LOGIC;
  signal \^const_req_adc0\ : STD_LOGIC;
  signal \^const_req_adc1\ : STD_LOGIC;
  signal \^const_req_adc2\ : STD_LOGIC;
  signal \^const_req_adc3\ : STD_LOGIC;
  signal const_sm_state_adc0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal const_sm_state_adc1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal const_sm_state_adc2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal const_sm_state_adc3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \constants_array_inferred__0/adc1_drpaddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpaddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[10]_i_5_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[11]_i_4_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[12]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[13]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[15]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[1]_i_4_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[2]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[3]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[4]_i_4_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[7]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[8]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/adc1_drpdi[9]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpaddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[10]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[11]_i_4_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[12]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[13]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[15]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[1]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[2]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[3]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[4]_i_5_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[7]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[8]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/adc2_drpdi[9]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpaddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[0]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[10]_i_5_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[11]_i_4_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[12]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[13]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[15]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[1]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[2]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[3]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[4]_i_3_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[5]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[6]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[7]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[8]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/adc3_drpdi[9]_i_2_n_0\ : STD_LOGIC;
  signal \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\ : STD_LOGIC;
  signal data_index_adc0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \data_index_adc0[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_index_adc0[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc0[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[9]\ : STD_LOGIC;
  signal data_index_adc1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \data_index_adc1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc1[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc1[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_index_adc1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc1[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc1[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc1[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc1[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_index_adc1_reg_n_0_[9]\ : STD_LOGIC;
  signal data_index_adc2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \data_index_adc2[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc2[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc2[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc2[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_index_adc2[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc2[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc2[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc2[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_index_adc2_reg_n_0_[9]\ : STD_LOGIC;
  signal data_index_adc3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \data_index_adc3[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc3[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc3[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc3[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_index_adc3[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_index_adc3[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc3[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc3[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc3[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc3[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_index_adc3_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_stop_adc0[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_stop_adc1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_stop_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_stop_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_stop_adc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_stop_adc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_stop_adc2[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_stop_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_stop_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_stop_adc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_stop_adc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_stop_adc3[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_stop_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_stop_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_stop_adc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_stop_adc3_reg_n_0_[4]\ : STD_LOGIC;
  signal drp_gnt_adc0_r : STD_LOGIC;
  signal drp_gnt_adc1_r : STD_LOGIC;
  signal drp_gnt_adc2_r : STD_LOGIC;
  signal drp_gnt_adc3_r : STD_LOGIC;
  signal \drp_req_adc0_i_1__0_n_0\ : STD_LOGIC;
  signal drp_req_adc1_i_1_n_0 : STD_LOGIC;
  signal \drp_req_adc2_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_req_adc3_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mu_adc1[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \mu_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \mu_adc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \mu_adc2[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \mu_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \mu_adc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \mu_adc3[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \mu_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \mu_adc3_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^reset_const_i\ : STD_LOGIC;
  signal \signal_high_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \signal_high_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_high_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \signal_high_adc1[2]_i_1_n_0\ : STD_LOGIC;
  signal \signal_high_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_high_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \signal_high_adc2[2]_i_1_n_0\ : STD_LOGIC;
  signal \signal_high_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_high_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \signal_high_adc3[2]_i_1_n_0\ : STD_LOGIC;
  signal \signal_high_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_high_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slice_enables_adc1[3]_i_1_n_0\ : STD_LOGIC;
  signal \slice_enables_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_enables_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \slice_enables_adc2[3]_i_1_n_0\ : STD_LOGIC;
  signal \slice_enables_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_enables_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slice_enables_adc3[3]_i_1_n_0\ : STD_LOGIC;
  signal \slice_enables_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_enables_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc3_reg_n_0_[3]\ : STD_LOGIC;
  signal slice_index_adc0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slice_index_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_3_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_4_n_0\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal slice_index_adc1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slice_index_adc1[2]_i_1_n_0\ : STD_LOGIC;
  signal \slice_index_adc1[2]_i_3_n_0\ : STD_LOGIC;
  signal \slice_index_adc1[2]_i_4_n_0\ : STD_LOGIC;
  signal \slice_index_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_index_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_index_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal slice_index_adc2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slice_index_adc2[2]_i_1_n_0\ : STD_LOGIC;
  signal \slice_index_adc2[2]_i_3_n_0\ : STD_LOGIC;
  signal \slice_index_adc2[2]_i_4_n_0\ : STD_LOGIC;
  signal \slice_index_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_index_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_index_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal slice_index_adc3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slice_index_adc3[2]_i_1_n_0\ : STD_LOGIC;
  signal \slice_index_adc3[2]_i_3_n_0\ : STD_LOGIC;
  signal \slice_index_adc3[2]_i_4_n_0\ : STD_LOGIC;
  signal \slice_index_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_index_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_index_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal subdrp_adc0_i_1_n_0 : STD_LOGIC;
  signal subdrp_adc0_reg_n_0 : STD_LOGIC;
  signal subdrp_adc1_i_1_n_0 : STD_LOGIC;
  signal subdrp_adc1_reg_n_0 : STD_LOGIC;
  signal subdrp_adc2_i_1_n_0 : STD_LOGIC;
  signal subdrp_adc2_reg_n_0 : STD_LOGIC;
  signal subdrp_adc3_i_1_n_0 : STD_LOGIC;
  signal subdrp_adc3_reg_n_0 : STD_LOGIC;
  signal \subdrp_addr_adc0[0]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[3]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \subdrp_addr_adc1[0]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc1[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc1[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc1[3]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc1[3]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_addr_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_addr_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \subdrp_addr_adc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \subdrp_addr_adc2[0]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc2[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc2[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc2[3]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc2[3]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_addr_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_addr_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \subdrp_addr_adc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \subdrp_addr_adc3[0]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc3[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc3[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc3[3]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc3[3]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_addr_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_addr_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \subdrp_addr_adc3_reg_n_0_[3]\ : STD_LOGIC;
  signal subdrp_index_adc0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \subdrp_index_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal subdrp_index_adc1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \subdrp_index_adc1[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc1[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_index_adc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_index_adc1_reg_n_0_[2]\ : STD_LOGIC;
  signal subdrp_index_adc2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \subdrp_index_adc2[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc2[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_index_adc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_index_adc2_reg_n_0_[2]\ : STD_LOGIC;
  signal subdrp_index_adc3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \subdrp_index_adc3[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc3[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_index_adc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_index_adc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_adc0_bg_cal_off_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_adc0_bg_cal_off_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_adc1_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_adc1_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_adc2_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_adc2_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_adc3_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_adc3_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[2]_i_2\ : label is "soft_lutpair43";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[0]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[1]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[2]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc1[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc1[1]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc1[2]_i_2\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc1_reg[0]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc1_reg[1]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc1_reg[2]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc2[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc2[1]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc2[2]_i_2\ : label is "soft_lutpair40";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc2_reg[0]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc2_reg[1]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc2_reg[2]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc3[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc3[1]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc3[2]_i_2\ : label is "soft_lutpair65";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc3_reg[0]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc3_reg[1]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc3_reg[2]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute SOFT_HLUTNM of adc0_done_i_2 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \adc0_drpaddr[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \adc0_drpaddr[10]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc0_drpaddr[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \adc0_drpaddr[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \adc0_drpaddr[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \adc0_drpaddr[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \adc0_drpaddr[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \adc0_drpaddr[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \adc0_drpaddr[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \adc0_drpdi[11]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc0_drpdi[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc0_drpdi[12]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \adc0_drpdi[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \adc0_drpdi[13]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc0_drpdi[1]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \adc0_drpdi[2]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \adc0_drpdi[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \adc0_drpdi[4]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \adc0_drpdi[4]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \adc0_drpdi[9]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of adc0_drpen_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of adc1_done_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \adc1_drpaddr[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \adc1_drpaddr[10]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \adc1_drpaddr[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \adc1_drpaddr[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \adc1_drpaddr[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \adc1_drpaddr[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \adc1_drpaddr[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \adc1_drpaddr[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \adc1_drpaddr[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \adc1_drpaddr[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \adc1_drpdi[10]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \adc1_drpdi[10]_i_6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \adc1_drpdi[11]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \adc1_drpdi[11]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \adc1_drpdi[11]_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \adc1_drpdi[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \adc1_drpdi[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \adc1_drpdi[15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \adc1_drpdi[15]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \adc1_drpdi[1]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \adc1_drpdi[1]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \adc1_drpdi[4]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \adc1_drpdi[4]_i_5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \adc1_drpdi[9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of adc1_drpen_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of adc2_done_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \adc2_drpaddr[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \adc2_drpaddr[10]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc2_drpaddr[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \adc2_drpaddr[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \adc2_drpaddr[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \adc2_drpaddr[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \adc2_drpaddr[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \adc2_drpaddr[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \adc2_drpaddr[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \adc2_drpdi[11]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \adc2_drpdi[11]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \adc2_drpdi[11]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \adc2_drpdi[11]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \adc2_drpdi[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \adc2_drpdi[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \adc2_drpdi[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \adc2_drpdi[15]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \adc2_drpdi[1]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \adc2_drpdi[4]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \adc2_drpdi[4]_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \adc2_drpdi[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \adc2_drpdi[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \adc2_drpdi[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of adc2_drpen_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \adc3_drpaddr[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \adc3_drpaddr[10]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \adc3_drpaddr[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \adc3_drpaddr[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \adc3_drpaddr[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \adc3_drpaddr[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \adc3_drpaddr[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \adc3_drpaddr[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \adc3_drpaddr[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \adc3_drpaddr[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \adc3_drpdi[10]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adc3_drpdi[10]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \adc3_drpdi[11]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc3_drpdi[11]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \adc3_drpdi[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \adc3_drpdi[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \adc3_drpdi[15]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \adc3_drpdi[15]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \adc3_drpdi[1]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \adc3_drpdi[2]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adc3_drpdi[4]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc3_drpdi[9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of adc3_drpen_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \constants_array_inferred__0/adc1_drpdi[12]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \constants_array_inferred__0/adc1_drpdi[13]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \constants_array_inferred__0/adc1_drpdi[15]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \constants_array_inferred__1/adc2_drpdi[12]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \constants_array_inferred__1/adc2_drpdi[13]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \constants_array_inferred__1/adc2_drpdi[15]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \constants_array_inferred__2/adc3_drpdi[12]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \constants_array_inferred__2/adc3_drpdi[13]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \constants_array_inferred__2/adc3_drpdi[15]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_index_adc0[10]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_index_adc0[10]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_index_adc0[3]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data_index_adc0[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data_index_adc0[8]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_index_adc0[8]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_index_adc0[9]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_index_adc1[10]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_index_adc1[10]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_index_adc1[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_index_adc1[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_index_adc1[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_index_adc1[8]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_index_adc1[8]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_index_adc1[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_index_adc2[10]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_index_adc2[10]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_index_adc2[3]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data_index_adc2[3]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_index_adc2[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_index_adc2[8]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_index_adc2[8]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_index_adc2[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_index_adc3[10]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_index_adc3[10]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data_index_adc3[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_index_adc3[5]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_index_adc3[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_index_adc3[8]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \data_index_adc3[8]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_index_adc3[9]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \slice_index_adc0[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \slice_index_adc0[2]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \slice_index_adc1[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \slice_index_adc1[2]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \slice_index_adc1[2]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \slice_index_adc2[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \slice_index_adc2[2]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \slice_index_adc3[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \slice_index_adc3[2]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \slice_index_adc3[2]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of subdrp_adc3_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[3]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \subdrp_addr_adc1[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \subdrp_addr_adc1[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \subdrp_addr_adc1[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \subdrp_addr_adc1[3]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \subdrp_addr_adc2[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \subdrp_addr_adc2[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \subdrp_addr_adc2[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \subdrp_addr_adc2[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \subdrp_addr_adc3[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \subdrp_addr_adc3[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \subdrp_addr_adc3[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \subdrp_addr_adc3[3]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[2]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \subdrp_index_adc1[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \subdrp_index_adc1[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \subdrp_index_adc1[2]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \subdrp_index_adc2[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \subdrp_index_adc2[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \subdrp_index_adc2[2]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \subdrp_index_adc3[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \subdrp_index_adc3[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \subdrp_index_adc3[2]_i_2\ : label is "soft_lutpair39";
begin
  \FSM_sequential_const_sm_state_adc1_reg[1]_0\(1 downto 0) <= \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1 downto 0);
  \FSM_sequential_const_sm_state_adc2_reg[1]_0\(1 downto 0) <= \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1 downto 0);
  \FSM_sequential_const_sm_state_adc3_reg[1]_0\(1 downto 0) <= \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  adc0_cal_done <= \^adc0_cal_done\;
  adc0_drpen_const <= \^adc0_drpen_const\;
  adc1_cal_done <= \^adc1_cal_done\;
  adc1_drpen_const <= \^adc1_drpen_const\;
  adc2_cal_done <= \^adc2_cal_done\;
  adc2_drpen_const <= \^adc2_drpen_const\;
  adc3_cal_done <= \^adc3_cal_done\;
  adc3_drpen_const <= \^adc3_drpen_const\;
  const_req_adc0 <= \^const_req_adc0\;
  const_req_adc1 <= \^const_req_adc1\;
  const_req_adc2 <= \^const_req_adc2\;
  const_req_adc3 <= \^const_req_adc3\;
  reset_const_i <= \^reset_const_i\;
\FSM_sequential_const_sm_state_adc0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000502FF0005F2FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I2 => const_sm_state_adc0(2),
      I3 => \^q\(0),
      I4 => adc0_sm_reset_i_0,
      I5 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      O => \FSM_sequential_const_sm_state_adc0[0]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slice_enables_adc0_reg_n_0_[3]\,
      I1 => \slice_enables_adc0_reg_n_0_[2]\,
      I2 => \slice_index_adc0_reg_n_0_[1]\,
      I3 => \slice_enables_adc0_reg_n_0_[1]\,
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      I5 => \slice_enables_adc0_reg_n_0_[0]\,
      O => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00304370"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => adc0_sm_reset_i_0,
      O => \FSM_sequential_const_sm_state_adc0[1]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc0[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I1 => \slice_index_adc0_reg_n_0_[0]\,
      I2 => \slice_index_adc0_reg_n_0_[1]\,
      I3 => \slice_index_adc0_reg_n_0_[2]\,
      O => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3375337533773375"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_sequential_const_sm_state_adc0[2]_i_3_n_0\,
      I2 => adc0_sm_reset_i_0,
      I3 => \^q\(0),
      I4 => const_gnt_adc0,
      I5 => drp_gnt_adc0_r,
      O => \FSM_sequential_const_sm_state_adc0[2]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_sm_state_adc0(2),
      I2 => \^q\(0),
      I3 => adc0_sm_reset_i_0,
      O => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000FFF00220F"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I1 => adc0_drprdy_const,
      I2 => adc0_start_rising_held,
      I3 => const_sm_state_adc0(2),
      I4 => \^q\(1),
      I5 => adc0_sm_reset_i_0,
      O => \FSM_sequential_const_sm_state_adc0[2]_i_3_n_0\
    );
\FSM_sequential_const_sm_state_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc0[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc0[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\,
      Q => const_sm_state_adc0(2),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000502FF0005F2FF"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\,
      I2 => const_sm_state_adc1(2),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I4 => \adc1_drpdi_reg[0]_0\,
      I5 => \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\,
      O => \FSM_sequential_const_sm_state_adc1[0]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slice_enables_adc1_reg_n_0_[3]\,
      I1 => \slice_enables_adc1_reg_n_0_[2]\,
      I2 => \slice_index_adc1_reg_n_0_[1]\,
      I3 => \slice_enables_adc1_reg_n_0_[1]\,
      I4 => \slice_index_adc1_reg_n_0_[0]\,
      I5 => \slice_enables_adc1_reg_n_0_[0]\,
      O => \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00304370"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\,
      I1 => const_sm_state_adc1(2),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I4 => \adc1_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc1[1]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc1_reg_n_0_[0]\,
      I2 => \slice_index_adc1_reg_n_0_[1]\,
      I3 => \slice_index_adc1_reg_n_0_[2]\,
      O => \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3375337533773375"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc1[2]_i_3_n_0\,
      I2 => \adc1_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I4 => const_gnt_adc1,
      I5 => drp_gnt_adc1_r,
      O => \FSM_sequential_const_sm_state_adc1[2]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I3 => \adc1_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc1[2]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020000FF0200FF"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\,
      I1 => adc1_drprdy_const,
      I2 => \adc1_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I4 => const_sm_state_adc1(2),
      I5 => adc1_start_rising_held,
      O => \FSM_sequential_const_sm_state_adc1[2]_i_3_n_0\
    );
\FSM_sequential_const_sm_state_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc1[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc1[0]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc1[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc1[1]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc1[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc1[2]_i_2_n_0\,
      Q => const_sm_state_adc1(2),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000502FF0005F2FF"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\,
      I2 => const_sm_state_adc2(2),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I4 => \adc2_drpdi_reg[0]_0\,
      I5 => \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\,
      O => \FSM_sequential_const_sm_state_adc2[0]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slice_enables_adc2_reg_n_0_[3]\,
      I1 => \slice_enables_adc2_reg_n_0_[2]\,
      I2 => \slice_index_adc2_reg_n_0_[1]\,
      I3 => \slice_enables_adc2_reg_n_0_[1]\,
      I4 => \slice_index_adc2_reg_n_0_[0]\,
      I5 => \slice_enables_adc2_reg_n_0_[0]\,
      O => \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00304370"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\,
      I1 => const_sm_state_adc2(2),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I4 => \adc2_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc2[1]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc2_reg_n_0_[0]\,
      I2 => \slice_index_adc2_reg_n_0_[1]\,
      I3 => \slice_index_adc2_reg_n_0_[2]\,
      O => \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3375337533773375"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc2[2]_i_3_n_0\,
      I2 => \adc2_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I4 => const_gnt_adc2,
      I5 => drp_gnt_adc2_r,
      O => \FSM_sequential_const_sm_state_adc2[2]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => const_sm_state_adc2(2),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I3 => \adc2_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc2[2]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F00FF200F20F"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\,
      I1 => adc2_drprdy_const,
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => const_sm_state_adc2(2),
      I4 => adc2_start_rising_held,
      I5 => \adc2_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc2[2]_i_3_n_0\
    );
\FSM_sequential_const_sm_state_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc2[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc2[0]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc2[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc2[1]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc2[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc2[2]_i_2_n_0\,
      Q => const_sm_state_adc2(2),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000502FF0005F2FF"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\,
      I2 => const_sm_state_adc3(2),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I4 => \adc3_drpdi_reg[0]_0\,
      I5 => \FSM_sequential_const_sm_state_adc3[1]_i_2_n_0\,
      O => \FSM_sequential_const_sm_state_adc3[0]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slice_enables_adc3_reg_n_0_[3]\,
      I1 => \slice_enables_adc3_reg_n_0_[2]\,
      I2 => \slice_index_adc3_reg_n_0_[1]\,
      I3 => \slice_enables_adc3_reg_n_0_[1]\,
      I4 => \slice_index_adc3_reg_n_0_[0]\,
      I5 => \slice_enables_adc3_reg_n_0_[0]\,
      O => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00304370"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc3[1]_i_2_n_0\,
      I1 => const_sm_state_adc3(2),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I4 => \adc3_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc3[1]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc3[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc3_reg_n_0_[0]\,
      I2 => \slice_index_adc3_reg_n_0_[1]\,
      I3 => \slice_index_adc3_reg_n_0_[2]\,
      O => \FSM_sequential_const_sm_state_adc3[1]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3375337533773375"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \FSM_sequential_const_sm_state_adc3[2]_i_3_n_0\,
      I2 => \adc3_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I4 => const_gnt_adc3,
      I5 => drp_gnt_adc3_r,
      O => \FSM_sequential_const_sm_state_adc3[2]_i_1_n_0\
    );
\FSM_sequential_const_sm_state_adc3[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => const_sm_state_adc3(2),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I3 => \adc3_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc3[2]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F00FF200F20F"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\,
      I1 => adc3_drprdy_const,
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => const_sm_state_adc3(2),
      I4 => adc3_start_rising_held,
      I5 => \adc3_drpdi_reg[0]_0\,
      O => \FSM_sequential_const_sm_state_adc3[2]_i_3_n_0\
    );
\FSM_sequential_const_sm_state_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc3[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc3[0]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc3[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc3[1]_i_1_n_0\,
      Q => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc3[2]_i_1_n_0\,
      D => \FSM_sequential_const_sm_state_adc3[2]_i_2_n_0\,
      Q => const_sm_state_adc3(2),
      R => \^reset_const_i\
    );
\FSM_sequential_fsm_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^const_req_adc0\,
      I1 => adc_bgt_req,
      I2 => drp_req_adc0,
      I3 => \FSM_sequential_fsm_cs_reg[1]\,
      I4 => \FSM_sequential_fsm_cs_reg[1]_0\,
      O => drp_req_adc0_reg_0
    );
\FSM_sequential_fsm_cs[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^const_req_adc1\,
      I1 => drp_req_adc1,
      O => drp_req_adc1_reg_0
    );
\FSM_sequential_fsm_cs[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^const_req_adc2\,
      I1 => drp_req_adc2,
      O => drp_req_adc2_reg_0
    );
\FSM_sequential_fsm_cs[2]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^const_req_adc3\,
      I1 => drp_req_adc3,
      O => drp_req_adc3_reg_0
    );
\adc0_bg_cal_off[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => adc0_reset_i,
      I3 => p_5_in,
      I4 => \adc2_bg_cal_off_reg[0]_0\(0),
      O => \^reset_const_i\
    );
\adc0_bg_cal_off[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[8]\,
      I1 => \data_index_adc0_reg_n_0_[9]\,
      O => \adc0_bg_cal_off[0]_i_10_n_0\
    );
\adc0_bg_cal_off[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[7]\,
      I1 => \data_index_adc0_reg_n_0_[6]\,
      O => \adc0_bg_cal_off[0]_i_11_n_0\
    );
\adc0_bg_cal_off[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_stop_adc0_reg_n_0_[4]\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      O => \adc0_bg_cal_off[0]_i_12_n_0\
    );
\adc0_bg_cal_off[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_stop_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[3]\,
      I2 => \data_stop_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_bg_cal_off[0]_i_13_n_0\
    );
\adc0_bg_cal_off[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[1]\,
      I1 => \data_stop_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_bg_cal_off[0]_i_14_n_0\
    );
\adc0_bg_cal_off[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => \adc0_bg_cal_off[0]_i_4_n_0\,
      I1 => \slice_index_adc0_reg_n_0_[2]\,
      I2 => \slice_index_adc0_reg_n_0_[1]\,
      I3 => \slice_index_adc0_reg_n_0_[0]\,
      I4 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      O => \adc0_bg_cal_off[0]_i_2_n_0\
    );
\adc0_bg_cal_off[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
        port map (
      I0 => adc0_sm_reset_i_0,
      I1 => \^q\(0),
      I2 => const_sm_state_adc0(2),
      I3 => \^q\(1),
      I4 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I5 => adc0_drprdy_const,
      O => \adc0_bg_cal_off[0]_i_4_n_0\
    );
\adc0_bg_cal_off[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_stop_adc0_reg_n_0_[4]\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      O => \adc0_bg_cal_off[0]_i_6_n_0\
    );
\adc0_bg_cal_off[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_stop_adc0_reg_n_0_[3]\,
      I2 => \data_stop_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_bg_cal_off[0]_i_7_n_0\
    );
\adc0_bg_cal_off[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_stop_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_bg_cal_off[0]_i_8_n_0\
    );
\adc0_bg_cal_off[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[10]\,
      O => \adc0_bg_cal_off[0]_i_9_n_0\
    );
\adc0_bg_cal_off_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_bg_cal_off[0]_i_2_n_0\,
      D => \adc0_bg_cal_off_reg[2]_0\(0),
      Q => adc0_bg_cal_off(0),
      R => \^reset_const_i\
    );
\adc0_bg_cal_off_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_adc0_bg_cal_off_reg[0]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      CO(4) => \adc0_bg_cal_off_reg[0]_i_5_n_3\,
      CO(3) => \adc0_bg_cal_off_reg[0]_i_5_n_4\,
      CO(2) => \adc0_bg_cal_off_reg[0]_i_5_n_5\,
      CO(1) => \adc0_bg_cal_off_reg[0]_i_5_n_6\,
      CO(0) => \adc0_bg_cal_off_reg[0]_i_5_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \adc0_bg_cal_off[0]_i_6_n_0\,
      DI(1) => \adc0_bg_cal_off[0]_i_7_n_0\,
      DI(0) => \adc0_bg_cal_off[0]_i_8_n_0\,
      O(7 downto 0) => \NLW_adc0_bg_cal_off_reg[0]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \adc0_bg_cal_off[0]_i_9_n_0\,
      S(4) => \adc0_bg_cal_off[0]_i_10_n_0\,
      S(3) => \adc0_bg_cal_off[0]_i_11_n_0\,
      S(2) => \adc0_bg_cal_off[0]_i_12_n_0\,
      S(1) => \adc0_bg_cal_off[0]_i_13_n_0\,
      S(0) => \adc0_bg_cal_off[0]_i_14_n_0\
    );
\adc0_bg_cal_off_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_bg_cal_off[0]_i_2_n_0\,
      D => \adc0_bg_cal_off_reg[2]_0\(1),
      Q => adc0_bg_cal_off(1),
      R => \^reset_const_i\
    );
adc0_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF0000AEAA"
    )
        port map (
      I0 => \signal_high_adc0[2]_i_1_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      I2 => adc0_sm_reset_i_0,
      I3 => \^q\(0),
      I4 => adc0_done_i_2_n_0,
      I5 => \^adc0_cal_done\,
      O => adc0_done_i_1_n_0
    );
adc0_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => adc0_drprdy_const,
      I1 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => const_sm_state_adc0(2),
      O => adc0_done_i_2_n_0
    );
adc0_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_done_i_1_n_0,
      Q => \^adc0_cal_done\,
      R => \^reset_const_i\
    );
\adc0_drpaddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(0),
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[0]_i_1_n_0\
    );
\adc0_drpaddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3244000C33537371"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\adc0_drpaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => adc0_sm_reset_i_0,
      I3 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[10]_i_1_n_0\
    );
\adc0_drpaddr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[10]_i_2_n_0\
    );
\adc0_drpaddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[1]\,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(1),
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[1]_i_1_n_0\
    );
\adc0_drpaddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666551751D426E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\adc0_drpaddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[2]\,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(2),
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[2]_i_1_n_0\
    );
\adc0_drpaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70550553536E2206"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\adc0_drpaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[3]\,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(3),
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[3]_i_1_n_0\
    );
\adc0_drpaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330123002343030"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => p_2_in(3)
    );
\adc0_drpaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_2_in(4),
      I1 => const_sm_state_adc0(2),
      I2 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[4]_i_1_n_0\
    );
\adc0_drpaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"672046226266666C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => p_2_in(4)
    );
\adc0_drpaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(5),
      O => \adc0_drpaddr[5]_i_1_n_0\
    );
\adc0_drpaddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000000"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[4]\,
      O => p_2_in(5)
    );
\adc0_drpaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_2_in(6),
      I1 => subdrp_adc0_reg_n_0,
      I2 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[6]_i_1_n_0\
    );
\adc0_drpaddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7660440004444446"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => p_2_in(6)
    );
\adc0_drpaddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \slice_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpaddr[8]_i_1_n_0\
    );
\adc0_drpaddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[1]\,
      I1 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[9]_i_1_n_0\
    );
\adc0_drpaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[0]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(0),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[10]_i_2_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(9),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[1]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(1),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[2]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(2),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[3]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(3),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[4]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(4),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[5]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(5),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[6]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(6),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[8]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(7),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[9]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(8),
      R => \^reset_const_i\
    );
\adc0_drpdi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_3_n_0\,
      I1 => \adc0_drpdi[0]_i_2_n_0\,
      I2 => \data_index_adc0[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => p_2_in(0),
      O => adc0_drpdi0_in(0)
    );
\adc0_drpdi[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121712020332327C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_drpdi[0]_i_2_n_0\
    );
\adc0_drpdi[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54550000"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_3_n_0\,
      I1 => \adc0_drpdi[10]_i_2_n_0\,
      I2 => \adc0_drpdi[10]_i_3_n_0\,
      I3 => \adc0_drpdi[10]_i_4_n_0\,
      I4 => \adc0_drpdi[10]_i_5_n_0\,
      O => adc0_drpdi0_in(10)
    );
\adc0_drpdi[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => \data_index_adc0[9]_i_3_n_0\,
      I1 => \adc0_drpdi[10]_i_6_n_0\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \adc0_drpdi_reg[10]_0\(0),
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \data_index_adc0_reg_n_0_[6]\,
      O => \adc0_drpdi[10]_i_2_n_0\
    );
\adc0_drpdi[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[10]\,
      I1 => \data_index_adc0_reg_n_0_[7]\,
      I2 => \data_index_adc0_reg_n_0_[9]\,
      I3 => \data_index_adc0_reg_n_0_[8]\,
      O => \adc0_drpdi[10]_i_3_n_0\
    );
\adc0_drpdi[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \adc0_drpdi[10]_i_3_n_0\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      I3 => \data_index_adc0_reg_n_0_[8]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \adc0_drpdi[10]_i_7_n_0\,
      O => \adc0_drpdi[10]_i_4_n_0\
    );
\adc0_drpdi[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005050505050535"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[10]_i_5_n_0\
    );
\adc0_drpdi[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[1]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[10]_i_6_n_0\
    );
\adc0_drpdi[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0[9]_i_3_n_0\,
      I2 => \data_index_adc0_reg_n_0_[7]\,
      I3 => \data_index_adc0_reg_n_0_[6]\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \adc0_drpdi[10]_i_7_n_0\
    );
\adc0_drpdi[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_2_n_0\,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      I2 => \signal_high_adc0_reg_n_0_[0]\,
      I3 => \slice_index_adc0_reg_n_0_[1]\,
      I4 => \signal_high_adc0_reg_n_0_[2]\,
      I5 => \adc0_drpdi[11]_i_4_n_0\,
      O => \adc0_drpdi[11]_i_1_n_0\
    );
\adc0_drpdi[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000620000000"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \adc0_drpdi[11]_i_2_n_0\
    );
\adc0_drpdi[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \adc0_drpdi[10]_i_3_n_0\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \adc0_drpdi[11]_i_5_n_0\,
      O => \adc0_drpdi[11]_i_3_n_0\
    );
\adc0_drpdi[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_sm_state_adc0(2),
      I2 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpdi[11]_i_4_n_0\
    );
\adc0_drpdi[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[7]\,
      I1 => \data_index_adc0_reg_n_0_[6]\,
      I2 => \data_index_adc0_reg_n_0_[8]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_drpdi[11]_i_5_n_0\
    );
\adc0_drpdi[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \adc0_drpdi[12]_i_2_n_0\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      I3 => \adc0_drpdi[15]_i_2_n_0\,
      I4 => \adc0_drpdi[15]_i_3_n_0\,
      O => adc0_drpdi0_in(12)
    );
\adc0_drpdi[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9800"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[12]_i_2_n_0\
    );
\adc0_drpdi[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \adc0_drpdi[13]_i_2_n_0\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \adc0_drpdi[15]_i_3_n_0\,
      O => adc0_drpdi0_in(13)
    );
\adc0_drpdi[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[13]_i_2_n_0\
    );
\adc0_drpdi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \adc0_drpdi[15]_i_2_n_0\,
      I2 => \adc0_drpdi[15]_i_3_n_0\,
      O => adc0_drpdi0_in(15)
    );
\adc0_drpdi[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[15]_i_2_n_0\
    );
\adc0_drpdi[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEFF"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_3_n_0\,
      I1 => subdrp_adc0_reg_n_0,
      I2 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I3 => const_sm_state_adc0(2),
      I4 => \^q\(1),
      O => \adc0_drpdi[15]_i_3_n_0\
    );
\adc0_drpdi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => \data_index_adc0[8]_i_2_n_0\,
      I1 => \adc0_drpdi[1]_i_2_n_0\,
      I2 => p_2_in(1),
      I3 => \adc0_drpdi[15]_i_3_n_0\,
      I4 => \adc0_drpdi[1]_i_3_n_0\,
      I5 => \adc0_drpdi[1]_i_4_n_0\,
      O => adc0_drpdi0_in(1)
    );
\adc0_drpdi[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[1]_i_2_n_0\
    );
\adc0_drpdi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013333220262336C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[1]_i_3_n_0\
    );
\adc0_drpdi[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \adc0_drpdi[4]_i_3_n_0\,
      O => \adc0_drpdi[1]_i_4_n_0\
    );
\adc0_drpdi[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C88888C8888"
    )
        port map (
      I0 => \adc0_drpdi[2]_i_2_n_0\,
      I1 => \data_index_adc0[8]_i_2_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \adc0_drpdi[4]_i_3_n_0\,
      I4 => \mu_adc0_reg_n_0_[1]\,
      I5 => \adc0_drpdi[2]_i_3_n_0\,
      O => adc0_drpdi0_in(2)
    );
\adc0_drpdi[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_3_n_0\,
      I1 => subdrp_adc0_reg_n_0,
      I2 => \adc0_drpdi[2]_i_3_n_0\,
      I3 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I4 => p_2_in(2),
      O => \adc0_drpdi[2]_i_2_n_0\
    );
\adc0_drpdi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4456521226266268"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[2]_i_3_n_0\
    );
\adc0_drpdi[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \adc0_drpdi[3]_i_2_n_0\,
      O => adc0_drpdi0_in(3)
    );
\adc0_drpdi[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011100300333"
    )
        port map (
      I0 => \mu_adc0_reg_n_0_[2]\,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      I2 => \adc0_drpdi[1]_i_2_n_0\,
      I3 => p_2_in(3),
      I4 => \adc0_drpdi[3]_i_3_n_0\,
      I5 => \adc0_drpdi[1]_i_4_n_0\,
      O => \adc0_drpdi[3]_i_2_n_0\
    );
\adc0_drpdi[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4257473742026228"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[3]_i_3_n_0\
    );
\adc0_drpdi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \data_index_adc0[8]_i_2_n_0\,
      I1 => \adc0_drpdi[4]_i_2_n_0\,
      I2 => \adc0_drpdi[10]_i_4_n_0\,
      I3 => \mu_adc0_reg_n_0_[3]\,
      I4 => \adc0_drpdi[4]_i_3_n_0\,
      I5 => \adc0_drpdi[4]_i_4_n_0\,
      O => adc0_drpdi0_in(4)
    );
\adc0_drpdi[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_2_in(4),
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => \adc0_drpdi[4]_i_4_n_0\,
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpdi[4]_i_2_n_0\
    );
\adc0_drpdi[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \adc0_drpdi[10]_i_3_n_0\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \adc0_drpdi[4]_i_5_n_0\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \data_index_adc0_reg_n_0_[6]\,
      O => \adc0_drpdi[4]_i_3_n_0\
    );
\adc0_drpdi[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222032212222279"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[4]_i_4_n_0\
    );
\adc0_drpdi[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[2]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[4]_i_5_n_0\
    );
\adc0_drpdi[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0E0E0E000E0E0"
    )
        port map (
      I0 => \adc0_drpdi[5]_i_2_n_0\,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      I2 => \data_index_adc0[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => p_2_in(5),
      O => adc0_drpdi0_in(5)
    );
\adc0_drpdi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422663312372239"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[5]_i_2_n_0\
    );
\adc0_drpdi[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_3_n_0\,
      I1 => \adc0_drpdi[6]_i_2_n_0\,
      I2 => \data_index_adc0[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => p_2_in(6),
      O => adc0_drpdi0_in(6)
    );
\adc0_drpdi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002226AABB9"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \adc0_drpdi[6]_i_2_n_0\
    );
\adc0_drpdi[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D000"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => const_sm_state_adc0(2),
      I3 => \adc0_drpdi[11]_i_3_n_0\,
      I4 => \adc0_drpdi[7]_i_2_n_0\,
      O => adc0_drpdi0_in(7)
    );
\adc0_drpdi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406102222622228"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[7]_i_2_n_0\
    );
\adc0_drpdi[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc0_drpdi[8]_i_2_n_0\,
      I1 => \adc0_drpdi[15]_i_3_n_0\,
      O => adc0_drpdi0_in(8)
    );
\adc0_drpdi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40074D0505450525"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[8]_i_2_n_0\
    );
\adc0_drpdi[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc0_drpdi[9]_i_2_n_0\,
      I1 => \adc0_drpdi[15]_i_3_n_0\,
      O => adc0_drpdi0_in(9)
    );
\adc0_drpdi[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010000000000E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[9]_i_2_n_0\
    );
\adc0_drpdi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(0),
      Q => \adc0_drpdi_reg[15]_0\(0),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(10),
      Q => \adc0_drpdi_reg[15]_0\(10),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[11]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(11),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(12),
      Q => \adc0_drpdi_reg[15]_0\(12),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(13),
      Q => \adc0_drpdi_reg[15]_0\(13),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(15),
      Q => \adc0_drpdi_reg[15]_0\(14),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(1),
      Q => \adc0_drpdi_reg[15]_0\(1),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(2),
      Q => \adc0_drpdi_reg[15]_0\(2),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(3),
      Q => \adc0_drpdi_reg[15]_0\(3),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(4),
      Q => \adc0_drpdi_reg[15]_0\(4),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(5),
      Q => \adc0_drpdi_reg[15]_0\(5),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(6),
      Q => \adc0_drpdi_reg[15]_0\(6),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(7),
      Q => \adc0_drpdi_reg[15]_0\(7),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(8),
      Q => \adc0_drpdi_reg[15]_0\(8),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(9),
      Q => \adc0_drpdi_reg[15]_0\(9),
      R => \^reset_const_i\
    );
adc0_drpen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEE0004"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_sm_state_adc0(2),
      I2 => adc0_sm_reset_i_0,
      I3 => \^q\(0),
      I4 => \^adc0_drpen_const\,
      O => adc0_drpen_i_1_n_0
    );
adc0_drpen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_drpen_i_1_n_0,
      Q => \^adc0_drpen_const\,
      R => \^reset_const_i\
    );
adc0_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_cal_start,
      Q => adc0_start_r,
      R => \^reset_const_i\
    );
adc0_start_rising_held_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => adc0_start_rising_held,
      I1 => \^const_req_adc0\,
      I2 => adc0_cal_start,
      I3 => adc0_start_r,
      I4 => adc0_sm_reset_i_0,
      O => adc0_start_rising_held_i_1_n_0
    );
adc0_start_rising_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_start_rising_held_i_1_n_0,
      Q => adc0_start_rising_held,
      R => \^reset_const_i\
    );
\adc1_bg_cal_off[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => \adc1_bg_cal_off[0]_i_3_n_0\,
      I1 => \slice_index_adc1_reg_n_0_[2]\,
      I2 => \slice_index_adc1_reg_n_0_[1]\,
      I3 => \slice_index_adc1_reg_n_0_[0]\,
      I4 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      O => \adc1_bg_cal_off[0]_i_1_n_0\
    );
\adc1_bg_cal_off[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[7]\,
      I1 => \data_index_adc1_reg_n_0_[6]\,
      O => \adc1_bg_cal_off[0]_i_10_n_0\
    );
\adc1_bg_cal_off[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \data_stop_adc1_reg_n_0_[4]\,
      I2 => \data_index_adc1_reg_n_0_[4]\,
      O => \adc1_bg_cal_off[0]_i_11_n_0\
    );
\adc1_bg_cal_off[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_stop_adc1_reg_n_0_[3]\,
      I1 => \data_index_adc1_reg_n_0_[3]\,
      I2 => \data_stop_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      O => \adc1_bg_cal_off[0]_i_12_n_0\
    );
\adc1_bg_cal_off[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[1]\,
      I1 => \data_stop_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      O => \adc1_bg_cal_off[0]_i_13_n_0\
    );
\adc1_bg_cal_off[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
        port map (
      I0 => \adc1_drpdi_reg[0]_0\,
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I2 => const_sm_state_adc1(2),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I4 => \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\,
      I5 => adc1_drprdy_const,
      O => \adc1_bg_cal_off[0]_i_3_n_0\
    );
\adc1_bg_cal_off[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \data_stop_adc1_reg_n_0_[4]\,
      I2 => \data_index_adc1_reg_n_0_[4]\,
      O => \adc1_bg_cal_off[0]_i_5_n_0\
    );
\adc1_bg_cal_off[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[3]\,
      I1 => \data_stop_adc1_reg_n_0_[3]\,
      I2 => \data_stop_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      O => \adc1_bg_cal_off[0]_i_6_n_0\
    );
\adc1_bg_cal_off[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_stop_adc1_reg_n_0_[0]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      O => \adc1_bg_cal_off[0]_i_7_n_0\
    );
\adc1_bg_cal_off[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[10]\,
      O => \adc1_bg_cal_off[0]_i_8_n_0\
    );
\adc1_bg_cal_off[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[9]\,
      I1 => \data_index_adc1_reg_n_0_[8]\,
      O => \adc1_bg_cal_off[0]_i_9_n_0\
    );
\adc1_bg_cal_off_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_bg_cal_off[0]_i_1_n_0\,
      D => \adc1_bg_cal_off_reg[2]_0\(0),
      Q => adc1_bg_cal_off(0),
      R => \^reset_const_i\
    );
\adc1_bg_cal_off_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_adc1_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      CO(4) => \adc1_bg_cal_off_reg[0]_i_4_n_3\,
      CO(3) => \adc1_bg_cal_off_reg[0]_i_4_n_4\,
      CO(2) => \adc1_bg_cal_off_reg[0]_i_4_n_5\,
      CO(1) => \adc1_bg_cal_off_reg[0]_i_4_n_6\,
      CO(0) => \adc1_bg_cal_off_reg[0]_i_4_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \adc1_bg_cal_off[0]_i_5_n_0\,
      DI(1) => \adc1_bg_cal_off[0]_i_6_n_0\,
      DI(0) => \adc1_bg_cal_off[0]_i_7_n_0\,
      O(7 downto 0) => \NLW_adc1_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \adc1_bg_cal_off[0]_i_8_n_0\,
      S(4) => \adc1_bg_cal_off[0]_i_9_n_0\,
      S(3) => \adc1_bg_cal_off[0]_i_10_n_0\,
      S(2) => \adc1_bg_cal_off[0]_i_11_n_0\,
      S(1) => \adc1_bg_cal_off[0]_i_12_n_0\,
      S(0) => \adc1_bg_cal_off[0]_i_13_n_0\
    );
\adc1_bg_cal_off_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_bg_cal_off[0]_i_1_n_0\,
      D => \adc1_bg_cal_off_reg[2]_0\(1),
      Q => adc1_bg_cal_off(1),
      R => \^reset_const_i\
    );
adc1_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF0000AEAA"
    )
        port map (
      I0 => \signal_high_adc1[2]_i_1_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\,
      I2 => \adc1_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I4 => adc1_done_i_2_n_0,
      I5 => \^adc1_cal_done\,
      O => adc1_done_i_1_n_0
    );
adc1_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => adc1_drprdy_const,
      I1 => \FSM_sequential_const_sm_state_adc1[0]_i_2_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => const_sm_state_adc1(2),
      O => adc1_done_i_2_n_0
    );
adc1_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_done_i_1_n_0,
      Q => \^adc1_cal_done\,
      R => \^reset_const_i\
    );
\adc1_drpaddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I1 => const_sm_state_adc1(2),
      I2 => \constants_array_inferred__0/adc1_drpaddr[0]_i_2_n_0\,
      I3 => subdrp_adc1_reg_n_0,
      O => \adc1_drpaddr[0]_i_1_n_0\
    );
\adc1_drpaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \adc1_drpdi_reg[0]_0\,
      I3 => const_sm_state_adc1(2),
      O => \adc1_drpaddr[10]_i_1_n_0\
    );
\adc1_drpaddr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc1_reg_n_0_[2]\,
      I1 => const_sm_state_adc1(2),
      O => \adc1_drpaddr[10]_i_2_n_0\
    );
\adc1_drpaddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[1]_i_2_n_0\,
      I1 => subdrp_adc1_reg_n_0,
      I2 => const_sm_state_adc1(2),
      I3 => \subdrp_addr_adc1_reg_n_0_[1]\,
      O => \adc1_drpaddr[1]_i_1_n_0\
    );
\adc1_drpaddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[2]_i_2_n_0\,
      I1 => subdrp_adc1_reg_n_0,
      I2 => const_sm_state_adc1(2),
      I3 => \subdrp_addr_adc1_reg_n_0_[2]\,
      O => \adc1_drpaddr[2]_i_1_n_0\
    );
\adc1_drpaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[3]_i_2_n_0\,
      I1 => subdrp_adc1_reg_n_0,
      I2 => const_sm_state_adc1(2),
      I3 => \subdrp_addr_adc1_reg_n_0_[3]\,
      O => \adc1_drpaddr[3]_i_1_n_0\
    );
\adc1_drpaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[4]_i_2_n_0\,
      I1 => const_sm_state_adc1(2),
      I2 => subdrp_adc1_reg_n_0,
      O => \adc1_drpaddr[4]_i_1_n_0\
    );
\adc1_drpaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc1_reg_n_0,
      I1 => const_sm_state_adc1(2),
      I2 => \constants_array_inferred__0/adc1_drpaddr[5]_i_2_n_0\,
      O => \adc1_drpaddr[5]_i_1_n_0\
    );
\adc1_drpaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[6]_i_2_n_0\,
      I1 => subdrp_adc1_reg_n_0,
      I2 => const_sm_state_adc1(2),
      O => \adc1_drpaddr[6]_i_1_n_0\
    );
\adc1_drpaddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \slice_index_adc1_reg_n_0_[0]\,
      O => \adc1_drpaddr[8]_i_1_n_0\
    );
\adc1_drpaddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc1_reg_n_0_[1]\,
      I1 => const_sm_state_adc1(2),
      O => \adc1_drpaddr[9]_i_1_n_0\
    );
\adc1_drpaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[0]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(0),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[10]_i_2_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(9),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[1]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(1),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[2]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(2),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[3]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(3),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[4]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(4),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[5]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(5),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[6]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(6),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[8]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(7),
      R => \^reset_const_i\
    );
\adc1_drpaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpaddr[9]_i_1_n_0\,
      Q => \adc1_drpaddr_reg[10]_0\(8),
      R => \^reset_const_i\
    );
\adc1_drpdi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I1 => \data_index_adc1[8]_i_2_n_0\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \constants_array_inferred__0/adc1_drpaddr[0]_i_2_n_0\,
      I4 => \adc1_drpdi[15]_i_3_n_0\,
      I5 => \constants_array_inferred__0/adc1_drpdi[0]_i_2_n_0\,
      O => adc1_drpdi0_in(0)
    );
\adc1_drpdi[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD0000"
    )
        port map (
      I0 => \adc1_drpdi[10]_i_2_n_0\,
      I1 => \adc1_drpdi[10]_i_3_n_0\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \adc1_drpdi[10]_i_4_n_0\,
      I4 => \constants_array_inferred__0/adc1_drpdi[10]_i_5_n_0\,
      I5 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(10)
    );
\adc1_drpdi[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001151"
    )
        port map (
      I0 => \adc1_drpdi[11]_i_6_n_0\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[4]\,
      I4 => \adc1_drpdi[10]_i_4_n_0\,
      I5 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[10]_i_2_n_0\
    );
\adc1_drpdi[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF80FF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[3]\,
      I1 => \data_index_adc1_reg_n_0_[2]\,
      I2 => \adc1_drpdi[10]_i_6_n_0\,
      I3 => \adc1_drpdi_reg[10]_0\(0),
      I4 => \data_index_adc1_reg_n_0_[4]\,
      I5 => \data_index_adc1_reg_n_0_[6]\,
      O => \adc1_drpdi[10]_i_3_n_0\
    );
\adc1_drpdi[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[9]\,
      I1 => \data_index_adc1_reg_n_0_[8]\,
      I2 => \data_index_adc1_reg_n_0_[10]\,
      I3 => \data_index_adc1_reg_n_0_[7]\,
      O => \adc1_drpdi[10]_i_4_n_0\
    );
\adc1_drpdi[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[1]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      O => \adc1_drpdi[10]_i_6_n_0\
    );
\adc1_drpdi[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \adc1_drpdi[11]_i_2_n_0\,
      I2 => \adc1_drpdi[11]_i_3_n_0\,
      I3 => \constants_array_inferred__0/adc1_drpdi[11]_i_4_n_0\,
      I4 => \adc1_drpdi[11]_i_5_n_0\,
      O => adc1_drpdi0_in(11)
    );
\adc1_drpdi[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \signal_high_adc1_reg_n_0_[2]\,
      I1 => \slice_index_adc1_reg_n_0_[1]\,
      I2 => \signal_high_adc1_reg_n_0_[0]\,
      O => \adc1_drpdi[11]_i_2_n_0\
    );
\adc1_drpdi[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => \adc1_drpdi[11]_i_6_n_0\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[4]\,
      I4 => \adc1_drpdi[10]_i_4_n_0\,
      I5 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[11]_i_3_n_0\
    );
\adc1_drpdi[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \adc1_drpdi[1]_i_5_n_0\,
      I1 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I2 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[11]_i_5_n_0\
    );
\adc1_drpdi[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[0]\,
      I1 => \data_index_adc1_reg_n_0_[8]\,
      I2 => \data_index_adc1_reg_n_0_[4]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \adc1_drpdi[11]_i_7_n_0\,
      O => \adc1_drpdi[11]_i_6_n_0\
    );
\adc1_drpdi[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[7]\,
      I1 => \data_index_adc1_reg_n_0_[6]\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      O => \adc1_drpdi[11]_i_7_n_0\
    );
\adc1_drpdi[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \constants_array_inferred__0/adc1_drpdi[12]_i_2_n_0\,
      I2 => \data_index_adc1_reg_n_0_[4]\,
      I3 => \constants_array_inferred__0/adc1_drpdi[15]_i_2_n_0\,
      I4 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(12)
    );
\adc1_drpdi[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \constants_array_inferred__0/adc1_drpdi[13]_i_2_n_0\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(13)
    );
\adc1_drpdi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \constants_array_inferred__0/adc1_drpdi[15]_i_2_n_0\,
      I2 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(15)
    );
\adc1_drpdi[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \adc1_drpdi[11]_i_5_n_0\,
      O => \adc1_drpdi[15]_i_3_n_0\
    );
\adc1_drpdi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \adc1_drpdi[1]_i_2_n_0\,
      I1 => \adc1_drpdi[1]_i_3_n_0\,
      I2 => \constants_array_inferred__0/adc1_drpdi[1]_i_4_n_0\,
      I3 => \adc1_drpdi[1]_i_5_n_0\,
      I4 => \adc1_drpdi[1]_i_6_n_0\,
      I5 => \constants_array_inferred__0/adc1_drpaddr[1]_i_2_n_0\,
      O => adc1_drpdi0_in(1)
    );
\adc1_drpdi[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => subdrp_adc1_reg_n_0,
      I1 => \adc1_drpdi[4]_i_3_n_0\,
      O => \adc1_drpdi[1]_i_2_n_0\
    );
\adc1_drpdi[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I3 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[1]_i_3_n_0\
    );
\adc1_drpdi[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAFE"
    )
        port map (
      I0 => subdrp_adc1_reg_n_0,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \adc1_drpdi[10]_i_4_n_0\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \adc1_drpdi[11]_i_6_n_0\,
      O => \adc1_drpdi[1]_i_5_n_0\
    );
\adc1_drpdi[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I1 => const_sm_state_adc1(2),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[1]_i_6_n_0\
    );
\adc1_drpdi[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA88A8888888888"
    )
        port map (
      I0 => \data_index_adc1[8]_i_2_n_0\,
      I1 => \adc1_drpdi[2]_i_2_n_0\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \adc1_drpdi[4]_i_3_n_0\,
      I4 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I5 => \constants_array_inferred__0/adc1_drpdi[2]_i_3_n_0\,
      O => \adc1_drpdi[2]_i_1_n_0\
    );
\adc1_drpdi[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF20FF20"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[2]_i_2_n_0\,
      I1 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \adc1_drpdi[11]_i_3_n_0\,
      I4 => \adc1_drpdi[3]_i_4_n_0\,
      I5 => \mu_adc1_reg_n_0_[1]\,
      O => \adc1_drpdi[2]_i_2_n_0\
    );
\adc1_drpdi[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA88A8888888888"
    )
        port map (
      I0 => \data_index_adc1[8]_i_2_n_0\,
      I1 => \adc1_drpdi[3]_i_2_n_0\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \adc1_drpdi[4]_i_3_n_0\,
      I4 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I5 => \constants_array_inferred__0/adc1_drpdi[3]_i_3_n_0\,
      O => \adc1_drpdi[3]_i_1_n_0\
    );
\adc1_drpdi[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF20FF20"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[3]_i_2_n_0\,
      I1 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \adc1_drpdi[11]_i_3_n_0\,
      I4 => \adc1_drpdi[3]_i_4_n_0\,
      I5 => \mu_adc1_reg_n_0_[2]\,
      O => \adc1_drpdi[3]_i_2_n_0\
    );
\adc1_drpdi[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => subdrp_adc1_reg_n_0,
      I1 => \adc1_drpdi[3]_i_5_n_0\,
      I2 => \data_index_adc1_reg_n_0_[9]\,
      I3 => \data_index_adc1_reg_n_0_[8]\,
      I4 => \data_index_adc1_reg_n_0_[10]\,
      I5 => \data_index_adc1_reg_n_0_[7]\,
      O => \adc1_drpdi[3]_i_4_n_0\
    );
\adc1_drpdi[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[3]\,
      I1 => \data_index_adc1_reg_n_0_[4]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[6]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[5]\,
      O => \adc1_drpdi[3]_i_5_n_0\
    );
\adc1_drpdi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \data_index_adc1[8]_i_2_n_0\,
      I1 => \adc1_drpdi[4]_i_2_n_0\,
      I2 => \adc1_drpdi[10]_i_2_n_0\,
      I3 => \mu_adc1_reg_n_0_[3]\,
      I4 => \adc1_drpdi[4]_i_3_n_0\,
      I5 => \constants_array_inferred__0/adc1_drpdi[4]_i_4_n_0\,
      O => \adc1_drpdi[4]_i_1_n_0\
    );
\adc1_drpdi[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpaddr[4]_i_2_n_0\,
      I1 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I2 => \constants_array_inferred__0/adc1_drpdi[4]_i_4_n_0\,
      I3 => subdrp_adc1_reg_n_0,
      O => \adc1_drpdi[4]_i_2_n_0\
    );
\adc1_drpdi[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[2]\,
      I1 => \data_index_adc1_reg_n_0_[6]\,
      I2 => \data_index_adc1_reg_n_0_[4]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[5]\,
      I5 => \adc1_drpdi[4]_i_5_n_0\,
      O => \adc1_drpdi[4]_i_3_n_0\
    );
\adc1_drpdi[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[3]\,
      I1 => \data_index_adc1_reg_n_0_[7]\,
      I2 => \data_index_adc1_reg_n_0_[10]\,
      I3 => \data_index_adc1_reg_n_0_[8]\,
      I4 => \data_index_adc1_reg_n_0_[9]\,
      O => \adc1_drpdi[4]_i_5_n_0\
    );
\adc1_drpdi[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D000D0D0"
    )
        port map (
      I0 => \adc1_drpdi[11]_i_5_n_0\,
      I1 => \constants_array_inferred__0/adc1_drpdi[5]_i_2_n_0\,
      I2 => \data_index_adc1[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I4 => subdrp_adc1_reg_n_0,
      I5 => \constants_array_inferred__0/adc1_drpaddr[5]_i_2_n_0\,
      O => adc1_drpdi0_in(5)
    );
\adc1_drpdi[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \adc1_drpdi[15]_i_3_n_0\,
      I1 => \constants_array_inferred__0/adc1_drpdi[6]_i_2_n_0\,
      I2 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1[8]_i_2_n_0\,
      I4 => subdrp_adc1_reg_n_0,
      I5 => \constants_array_inferred__0/adc1_drpaddr[6]_i_2_n_0\,
      O => adc1_drpdi0_in(6)
    );
\adc1_drpdi[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D000"
    )
        port map (
      I0 => subdrp_adc1_reg_n_0,
      I1 => \subdrp_addr_adc1_reg_n_0_[0]\,
      I2 => const_sm_state_adc1(2),
      I3 => \adc1_drpdi[11]_i_3_n_0\,
      I4 => \constants_array_inferred__0/adc1_drpdi[7]_i_2_n_0\,
      O => adc1_drpdi0_in(7)
    );
\adc1_drpdi[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpdi[8]_i_2_n_0\,
      I1 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(8)
    );
\adc1_drpdi[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \constants_array_inferred__0/adc1_drpdi[9]_i_2_n_0\,
      I1 => \adc1_drpdi[15]_i_3_n_0\,
      O => adc1_drpdi0_in(9)
    );
\adc1_drpdi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(0),
      Q => \adc1_drpdi_reg[15]_0\(0),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(10),
      Q => \adc1_drpdi_reg[15]_0\(10),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(11),
      Q => \adc1_drpdi_reg[15]_0\(11),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(12),
      Q => \adc1_drpdi_reg[15]_0\(12),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(13),
      Q => \adc1_drpdi_reg[15]_0\(13),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(15),
      Q => \adc1_drpdi_reg[15]_0\(14),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(1),
      Q => \adc1_drpdi_reg[15]_0\(1),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpdi[2]_i_1_n_0\,
      Q => \adc1_drpdi_reg[15]_0\(2),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpdi[3]_i_1_n_0\,
      Q => \adc1_drpdi_reg[15]_0\(3),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => \adc1_drpdi[4]_i_1_n_0\,
      Q => \adc1_drpdi_reg[15]_0\(4),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(5),
      Q => \adc1_drpdi_reg[15]_0\(5),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(6),
      Q => \adc1_drpdi_reg[15]_0\(6),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(7),
      Q => \adc1_drpdi_reg[15]_0\(7),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(8),
      Q => \adc1_drpdi_reg[15]_0\(8),
      R => \^reset_const_i\
    );
\adc1_drpdi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_drpaddr[10]_i_1_n_0\,
      D => adc1_drpdi0_in(9),
      Q => \adc1_drpdi_reg[15]_0\(9),
      R => \^reset_const_i\
    );
adc1_drpen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEE0004"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \adc1_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I4 => \^adc1_drpen_const\,
      O => adc1_drpen_i_1_n_0
    );
adc1_drpen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_drpen_i_1_n_0,
      Q => \^adc1_drpen_const\,
      R => \^reset_const_i\
    );
adc1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_cal_start,
      Q => adc1_start_r,
      R => \^reset_const_i\
    );
adc1_start_rising_held_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => adc1_start_rising_held,
      I1 => \^const_req_adc1\,
      I2 => adc1_cal_start,
      I3 => adc1_start_r,
      I4 => \adc1_drpdi_reg[0]_0\,
      O => adc1_start_rising_held_i_1_n_0
    );
adc1_start_rising_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_start_rising_held_i_1_n_0,
      Q => adc1_start_rising_held,
      R => \^reset_const_i\
    );
\adc2_bg_cal_off[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => \adc2_bg_cal_off[0]_i_3_n_0\,
      I1 => \slice_index_adc2_reg_n_0_[2]\,
      I2 => \slice_index_adc2_reg_n_0_[1]\,
      I3 => \slice_index_adc2_reg_n_0_[0]\,
      I4 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      O => \adc2_bg_cal_off[0]_i_1_n_0\
    );
\adc2_bg_cal_off[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[7]\,
      I1 => \data_index_adc2_reg_n_0_[6]\,
      O => \adc2_bg_cal_off[0]_i_10_n_0\
    );
\adc2_bg_cal_off[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \data_stop_adc2_reg_n_0_[4]\,
      I2 => \data_index_adc2_reg_n_0_[4]\,
      O => \adc2_bg_cal_off[0]_i_11_n_0\
    );
\adc2_bg_cal_off[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_stop_adc2_reg_n_0_[3]\,
      I1 => \data_index_adc2_reg_n_0_[3]\,
      I2 => \data_stop_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      O => \adc2_bg_cal_off[0]_i_12_n_0\
    );
\adc2_bg_cal_off[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[1]\,
      I1 => \data_stop_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      O => \adc2_bg_cal_off[0]_i_13_n_0\
    );
\adc2_bg_cal_off[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
        port map (
      I0 => \adc2_drpdi_reg[0]_0\,
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I2 => const_sm_state_adc2(2),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I4 => \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\,
      I5 => adc2_drprdy_const,
      O => \adc2_bg_cal_off[0]_i_3_n_0\
    );
\adc2_bg_cal_off[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \data_stop_adc2_reg_n_0_[4]\,
      I2 => \data_index_adc2_reg_n_0_[4]\,
      O => \adc2_bg_cal_off[0]_i_5_n_0\
    );
\adc2_bg_cal_off[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[3]\,
      I1 => \data_stop_adc2_reg_n_0_[3]\,
      I2 => \data_stop_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      O => \adc2_bg_cal_off[0]_i_6_n_0\
    );
\adc2_bg_cal_off[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_stop_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      O => \adc2_bg_cal_off[0]_i_7_n_0\
    );
\adc2_bg_cal_off[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[10]\,
      O => \adc2_bg_cal_off[0]_i_8_n_0\
    );
\adc2_bg_cal_off[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[8]\,
      I1 => \data_index_adc2_reg_n_0_[9]\,
      O => \adc2_bg_cal_off[0]_i_9_n_0\
    );
\adc2_bg_cal_off_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_bg_cal_off[0]_i_1_n_0\,
      D => \adc2_bg_cal_off_reg[2]_0\(0),
      Q => adc2_bg_cal_off(0),
      R => \^reset_const_i\
    );
\adc2_bg_cal_off_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_adc2_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      CO(4) => \adc2_bg_cal_off_reg[0]_i_4_n_3\,
      CO(3) => \adc2_bg_cal_off_reg[0]_i_4_n_4\,
      CO(2) => \adc2_bg_cal_off_reg[0]_i_4_n_5\,
      CO(1) => \adc2_bg_cal_off_reg[0]_i_4_n_6\,
      CO(0) => \adc2_bg_cal_off_reg[0]_i_4_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \adc2_bg_cal_off[0]_i_5_n_0\,
      DI(1) => \adc2_bg_cal_off[0]_i_6_n_0\,
      DI(0) => \adc2_bg_cal_off[0]_i_7_n_0\,
      O(7 downto 0) => \NLW_adc2_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \adc2_bg_cal_off[0]_i_8_n_0\,
      S(4) => \adc2_bg_cal_off[0]_i_9_n_0\,
      S(3) => \adc2_bg_cal_off[0]_i_10_n_0\,
      S(2) => \adc2_bg_cal_off[0]_i_11_n_0\,
      S(1) => \adc2_bg_cal_off[0]_i_12_n_0\,
      S(0) => \adc2_bg_cal_off[0]_i_13_n_0\
    );
\adc2_bg_cal_off_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_bg_cal_off[0]_i_1_n_0\,
      D => \adc2_bg_cal_off_reg[2]_0\(1),
      Q => adc2_bg_cal_off(1),
      R => \^reset_const_i\
    );
adc2_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF0000AEAA"
    )
        port map (
      I0 => \signal_high_adc2[2]_i_1_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\,
      I2 => \adc2_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I4 => adc2_done_i_2_n_0,
      I5 => \^adc2_cal_done\,
      O => adc2_done_i_1_n_0
    );
adc2_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => adc2_drprdy_const,
      I1 => \FSM_sequential_const_sm_state_adc2[0]_i_2_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => const_sm_state_adc2(2),
      O => adc2_done_i_2_n_0
    );
adc2_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_done_i_1_n_0,
      Q => \^adc2_cal_done\,
      R => \^reset_const_i\
    );
\adc2_drpaddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I1 => const_sm_state_adc2(2),
      I2 => \constants_array_inferred__1/adc2_drpaddr[0]_i_2_n_0\,
      I3 => subdrp_adc2_reg_n_0,
      O => \adc2_drpaddr[0]_i_1_n_0\
    );
\adc2_drpaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \adc2_drpdi_reg[0]_0\,
      I3 => const_sm_state_adc2(2),
      O => \adc2_drpaddr[10]_i_1_n_0\
    );
\adc2_drpaddr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc2_reg_n_0_[2]\,
      I1 => const_sm_state_adc2(2),
      O => \adc2_drpaddr[10]_i_2_n_0\
    );
\adc2_drpaddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[1]_i_2_n_0\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => const_sm_state_adc2(2),
      I3 => \subdrp_addr_adc2_reg_n_0_[1]\,
      O => \adc2_drpaddr[1]_i_1_n_0\
    );
\adc2_drpaddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[2]_i_2_n_0\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => const_sm_state_adc2(2),
      I3 => \subdrp_addr_adc2_reg_n_0_[2]\,
      O => \adc2_drpaddr[2]_i_1_n_0\
    );
\adc2_drpaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[3]_i_2_n_0\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => const_sm_state_adc2(2),
      I3 => \subdrp_addr_adc2_reg_n_0_[3]\,
      O => \adc2_drpaddr[3]_i_1_n_0\
    );
\adc2_drpaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[4]_i_2_n_0\,
      I1 => const_sm_state_adc2(2),
      I2 => subdrp_adc2_reg_n_0,
      O => \adc2_drpaddr[4]_i_1_n_0\
    );
\adc2_drpaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => const_sm_state_adc2(2),
      I2 => \constants_array_inferred__1/adc2_drpaddr[5]_i_2_n_0\,
      O => \adc2_drpaddr[5]_i_1_n_0\
    );
\adc2_drpaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[6]_i_2_n_0\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => const_sm_state_adc2(2),
      O => \adc2_drpaddr[6]_i_1_n_0\
    );
\adc2_drpaddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \slice_index_adc2_reg_n_0_[0]\,
      O => \adc2_drpaddr[8]_i_1_n_0\
    );
\adc2_drpaddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc2_reg_n_0_[1]\,
      I1 => const_sm_state_adc2(2),
      O => \adc2_drpaddr[9]_i_1_n_0\
    );
\adc2_drpaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[0]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(0),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[10]_i_2_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(9),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[1]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(1),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[2]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(2),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[3]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(3),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[4]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(4),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[5]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(5),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[6]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(6),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[8]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(7),
      R => \^reset_const_i\
    );
\adc2_drpaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => \adc2_drpaddr[9]_i_1_n_0\,
      Q => \adc2_drpaddr_reg[10]_0\(8),
      R => \^reset_const_i\
    );
\adc2_drpdi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2[8]_i_2_n_0\,
      I2 => subdrp_adc2_reg_n_0,
      I3 => \constants_array_inferred__1/adc2_drpaddr[0]_i_2_n_0\,
      I4 => \adc2_drpdi[15]_i_3_n_0\,
      I5 => \constants_array_inferred__1/adc2_drpdi[0]_i_2_n_0\,
      O => adc2_drpdi0_in(0)
    );
\adc2_drpdi[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800080888000000"
    )
        port map (
      I0 => \adc2_drpdi[15]_i_3_n_0\,
      I1 => \adc2_drpdi[10]_i_2_n_0\,
      I2 => \data_index_adc2_reg_n_0_[4]\,
      I3 => \constants_array_inferred__1/adc2_drpdi[13]_i_2_n_0\,
      I4 => \data_index_adc2_reg_n_0_[5]\,
      I5 => \constants_array_inferred__1/adc2_drpdi[10]_i_3_n_0\,
      O => adc2_drpdi0_in(10)
    );
\adc2_drpdi[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFFFFFFFF"
    )
        port map (
      I0 => \adc2_drpdi[10]_i_4_n_0\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      I5 => \adc2_drpdi[4]_i_3_n_0\,
      O => \adc2_drpdi[10]_i_2_n_0\
    );
\adc2_drpdi[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \adc2_drpdi[11]_i_7_n_0\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \adc2_drpdi[10]_i_2_0\(0),
      I3 => \data_index_adc2_reg_n_0_[4]\,
      I4 => \data_index_adc2_reg_n_0_[6]\,
      O => \adc2_drpdi[10]_i_4_n_0\
    );
\adc2_drpdi[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0100010001000"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => \adc2_drpdi[11]_i_2_n_0\,
      I2 => const_sm_state_adc2(2),
      I3 => \adc2_drpdi[11]_i_3_n_0\,
      I4 => \constants_array_inferred__1/adc2_drpdi[11]_i_4_n_0\,
      I5 => \adc2_drpdi[11]_i_5_n_0\,
      O => adc2_drpdi0_in(11)
    );
\adc2_drpdi[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAE"
    )
        port map (
      I0 => \adc2_drpdi[11]_i_6_n_0\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[4]\,
      I4 => \adc2_drpdi[11]_i_7_n_0\,
      O => \adc2_drpdi[11]_i_2_n_0\
    );
\adc2_drpdi[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \signal_high_adc2_reg_n_0_[2]\,
      I1 => \slice_index_adc2_reg_n_0_[1]\,
      I2 => \signal_high_adc2_reg_n_0_[0]\,
      O => \adc2_drpdi[11]_i_3_n_0\
    );
\adc2_drpdi[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => \adc2_drpdi[11]_i_8_n_0\,
      I3 => \adc2_drpdi[11]_i_6_n_0\,
      I4 => \adc2_drpdi[11]_i_7_n_0\,
      O => \adc2_drpdi[11]_i_5_n_0\
    );
\adc2_drpdi[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[5]\,
      I4 => \adc2_drpdi[11]_i_9_n_0\,
      O => \adc2_drpdi[11]_i_6_n_0\
    );
\adc2_drpdi[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[10]\,
      I1 => \data_index_adc2_reg_n_0_[7]\,
      I2 => \data_index_adc2_reg_n_0_[9]\,
      I3 => \data_index_adc2_reg_n_0_[8]\,
      O => \adc2_drpdi[11]_i_7_n_0\
    );
\adc2_drpdi[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \data_index_adc2_reg_n_0_[3]\,
      I2 => \data_index_adc2_reg_n_0_[4]\,
      O => \adc2_drpdi[11]_i_8_n_0\
    );
\adc2_drpdi[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[6]\,
      I1 => \data_index_adc2_reg_n_0_[7]\,
      I2 => \data_index_adc2_reg_n_0_[8]\,
      I3 => \data_index_adc2_reg_n_0_[4]\,
      O => \adc2_drpdi[11]_i_9_n_0\
    );
\adc2_drpdi[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \constants_array_inferred__1/adc2_drpdi[12]_i_2_n_0\,
      I2 => \data_index_adc2_reg_n_0_[4]\,
      I3 => \constants_array_inferred__1/adc2_drpdi[15]_i_2_n_0\,
      I4 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(12)
    );
\adc2_drpdi[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \constants_array_inferred__1/adc2_drpdi[13]_i_2_n_0\,
      I2 => \data_index_adc2_reg_n_0_[5]\,
      I3 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(13)
    );
\adc2_drpdi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \constants_array_inferred__1/adc2_drpdi[15]_i_2_n_0\,
      I2 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(15)
    );
\adc2_drpdi[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \adc2_drpdi[11]_i_5_n_0\,
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => const_sm_state_adc2(2),
      O => \adc2_drpdi[15]_i_3_n_0\
    );
\adc2_drpdi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444444444"
    )
        port map (
      I0 => \adc2_drpdi[1]_i_2_n_0\,
      I1 => \constants_array_inferred__1/adc2_drpaddr[1]_i_2_n_0\,
      I2 => \adc2_drpdi[4]_i_4_n_0\,
      I3 => subdrp_adc2_reg_n_0,
      I4 => \constants_array_inferred__1/adc2_drpdi[1]_i_3_n_0\,
      I5 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(1)
    );
\adc2_drpdi[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I1 => const_sm_state_adc2(2),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => subdrp_adc2_reg_n_0,
      O => \adc2_drpdi[1]_i_2_n_0\
    );
\adc2_drpdi[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C88888C8888"
    )
        port map (
      I0 => \adc2_drpdi[2]_i_2_n_0\,
      I1 => \data_index_adc2[8]_i_2_n_0\,
      I2 => subdrp_adc2_reg_n_0,
      I3 => \adc2_drpdi[4]_i_4_n_0\,
      I4 => \mu_adc2_reg_n_0_[1]\,
      I5 => \constants_array_inferred__1/adc2_drpdi[2]_i_3_n_0\,
      O => adc2_drpdi0_in(2)
    );
\adc2_drpdi[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1BBB111"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => \adc2_drpdi[11]_i_2_n_0\,
      I2 => \constants_array_inferred__1/adc2_drpdi[2]_i_3_n_0\,
      I3 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I4 => \constants_array_inferred__1/adc2_drpaddr[2]_i_2_n_0\,
      O => \adc2_drpdi[2]_i_2_n_0\
    );
\adc2_drpdi[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010F0B0F010F010"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => \adc2_drpdi[11]_i_2_n_0\,
      I2 => \data_index_adc2[8]_i_2_n_0\,
      I3 => \adc2_drpdi[3]_i_2_n_0\,
      I4 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I5 => \constants_array_inferred__1/adc2_drpaddr[3]_i_2_n_0\,
      O => adc2_drpdi0_in(3)
    );
\adc2_drpdi[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE023202"
    )
        port map (
      I0 => \mu_adc2_reg_n_0_[2]\,
      I1 => subdrp_adc2_reg_n_0,
      I2 => \adc2_drpdi[4]_i_4_n_0\,
      I3 => \constants_array_inferred__1/adc2_drpdi[3]_i_3_n_0\,
      I4 => \subdrp_addr_adc2_reg_n_0_[0]\,
      O => \adc2_drpdi[3]_i_2_n_0\
    );
\adc2_drpdi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \data_index_adc2[8]_i_2_n_0\,
      I1 => \adc2_drpdi[4]_i_2_n_0\,
      I2 => \adc2_drpdi[4]_i_3_n_0\,
      I3 => \mu_adc2_reg_n_0_[3]\,
      I4 => \adc2_drpdi[4]_i_4_n_0\,
      I5 => \constants_array_inferred__1/adc2_drpdi[4]_i_5_n_0\,
      O => adc2_drpdi0_in(4)
    );
\adc2_drpdi[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpaddr[4]_i_2_n_0\,
      I1 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I2 => \constants_array_inferred__1/adc2_drpdi[4]_i_5_n_0\,
      I3 => subdrp_adc2_reg_n_0,
      O => \adc2_drpdi[4]_i_2_n_0\
    );
\adc2_drpdi[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => \adc2_drpdi[11]_i_2_n_0\,
      O => \adc2_drpdi[4]_i_3_n_0\
    );
\adc2_drpdi[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \adc2_drpdi[11]_i_7_n_0\,
      I1 => \adc2_drpdi[4]_i_6_n_0\,
      I2 => \data_index_adc2_reg_n_0_[6]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[4]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \adc2_drpdi[4]_i_4_n_0\
    );
\adc2_drpdi[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[1]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      O => \adc2_drpdi[4]_i_6_n_0\
    );
\adc2_drpdi[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D000D0D0"
    )
        port map (
      I0 => \adc2_drpdi[11]_i_5_n_0\,
      I1 => \constants_array_inferred__1/adc2_drpdi[5]_i_2_n_0\,
      I2 => \data_index_adc2[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I4 => subdrp_adc2_reg_n_0,
      I5 => \constants_array_inferred__1/adc2_drpaddr[5]_i_2_n_0\,
      O => adc2_drpdi0_in(5)
    );
\adc2_drpdi[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \adc2_drpdi[15]_i_3_n_0\,
      I1 => \constants_array_inferred__1/adc2_drpdi[6]_i_2_n_0\,
      I2 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2[8]_i_2_n_0\,
      I4 => subdrp_adc2_reg_n_0,
      I5 => \constants_array_inferred__1/adc2_drpaddr[6]_i_2_n_0\,
      O => adc2_drpdi0_in(6)
    );
\adc2_drpdi[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5001100"
    )
        port map (
      I0 => subdrp_adc2_reg_n_0,
      I1 => \adc2_drpdi[11]_i_2_n_0\,
      I2 => \subdrp_addr_adc2_reg_n_0_[0]\,
      I3 => const_sm_state_adc2(2),
      I4 => \constants_array_inferred__1/adc2_drpdi[7]_i_2_n_0\,
      O => adc2_drpdi0_in(7)
    );
\adc2_drpdi[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpdi[8]_i_2_n_0\,
      I1 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(8)
    );
\adc2_drpdi[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \constants_array_inferred__1/adc2_drpdi[9]_i_2_n_0\,
      I1 => \adc2_drpdi[15]_i_3_n_0\,
      O => adc2_drpdi0_in(9)
    );
\adc2_drpdi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(0),
      Q => \adc2_drpdi_reg[15]_0\(0),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(10),
      Q => \adc2_drpdi_reg[15]_0\(10),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(11),
      Q => \adc2_drpdi_reg[15]_0\(11),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(12),
      Q => \adc2_drpdi_reg[15]_0\(12),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(13),
      Q => \adc2_drpdi_reg[15]_0\(13),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(15),
      Q => \adc2_drpdi_reg[15]_0\(14),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(1),
      Q => \adc2_drpdi_reg[15]_0\(1),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(2),
      Q => \adc2_drpdi_reg[15]_0\(2),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(3),
      Q => \adc2_drpdi_reg[15]_0\(3),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(4),
      Q => \adc2_drpdi_reg[15]_0\(4),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(5),
      Q => \adc2_drpdi_reg[15]_0\(5),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(6),
      Q => \adc2_drpdi_reg[15]_0\(6),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(7),
      Q => \adc2_drpdi_reg[15]_0\(7),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(8),
      Q => \adc2_drpdi_reg[15]_0\(8),
      R => \^reset_const_i\
    );
\adc2_drpdi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_drpaddr[10]_i_1_n_0\,
      D => adc2_drpdi0_in(9),
      Q => \adc2_drpdi_reg[15]_0\(9),
      R => \^reset_const_i\
    );
adc2_drpen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEE0004"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => const_sm_state_adc2(2),
      I2 => \adc2_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I4 => \^adc2_drpen_const\,
      O => adc2_drpen_i_1_n_0
    );
adc2_drpen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_drpen_i_1_n_0,
      Q => \^adc2_drpen_const\,
      R => \^reset_const_i\
    );
adc2_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_cal_start,
      Q => adc2_start_r,
      R => \^reset_const_i\
    );
adc2_start_rising_held_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => adc2_start_rising_held,
      I1 => \^const_req_adc2\,
      I2 => adc2_cal_start,
      I3 => adc2_start_r,
      I4 => \adc2_drpdi_reg[0]_0\,
      O => adc2_start_rising_held_i_1_n_0
    );
adc2_start_rising_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_start_rising_held_i_1_n_0,
      Q => adc2_start_rising_held,
      R => \^reset_const_i\
    );
\adc3_bg_cal_off[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => \adc3_bg_cal_off[0]_i_3_n_0\,
      I1 => \slice_index_adc3_reg_n_0_[2]\,
      I2 => \slice_index_adc3_reg_n_0_[1]\,
      I3 => \slice_index_adc3_reg_n_0_[0]\,
      I4 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      O => \adc3_bg_cal_off[0]_i_1_n_0\
    );
\adc3_bg_cal_off[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[7]\,
      I1 => \data_index_adc3_reg_n_0_[6]\,
      O => \adc3_bg_cal_off[0]_i_10_n_0\
    );
\adc3_bg_cal_off[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \data_stop_adc3_reg_n_0_[4]\,
      I2 => \data_index_adc3_reg_n_0_[4]\,
      O => \adc3_bg_cal_off[0]_i_11_n_0\
    );
\adc3_bg_cal_off[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_stop_adc3_reg_n_0_[3]\,
      I1 => \data_index_adc3_reg_n_0_[3]\,
      I2 => \data_stop_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      O => \adc3_bg_cal_off[0]_i_12_n_0\
    );
\adc3_bg_cal_off[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[1]\,
      I1 => \data_stop_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      O => \adc3_bg_cal_off[0]_i_13_n_0\
    );
\adc3_bg_cal_off[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\,
      I1 => adc3_drprdy_const,
      I2 => const_sm_state_adc3(2),
      I3 => \adc3_drpdi_reg[0]_0\,
      I4 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I5 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      O => \adc3_bg_cal_off[0]_i_3_n_0\
    );
\adc3_bg_cal_off[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \data_stop_adc3_reg_n_0_[4]\,
      I2 => \data_index_adc3_reg_n_0_[4]\,
      O => \adc3_bg_cal_off[0]_i_5_n_0\
    );
\adc3_bg_cal_off[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[3]\,
      I1 => \data_stop_adc3_reg_n_0_[3]\,
      I2 => \data_stop_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      O => \adc3_bg_cal_off[0]_i_6_n_0\
    );
\adc3_bg_cal_off[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_stop_adc3_reg_n_0_[0]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      O => \adc3_bg_cal_off[0]_i_7_n_0\
    );
\adc3_bg_cal_off[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[10]\,
      O => \adc3_bg_cal_off[0]_i_8_n_0\
    );
\adc3_bg_cal_off[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[8]\,
      I1 => \data_index_adc3_reg_n_0_[9]\,
      O => \adc3_bg_cal_off[0]_i_9_n_0\
    );
\adc3_bg_cal_off_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_bg_cal_off[0]_i_1_n_0\,
      D => \adc3_bg_cal_off_reg[2]_0\(0),
      Q => adc3_bg_cal_off(0),
      R => \^reset_const_i\
    );
\adc3_bg_cal_off_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_adc3_bg_cal_off_reg[0]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      CO(4) => \adc3_bg_cal_off_reg[0]_i_4_n_3\,
      CO(3) => \adc3_bg_cal_off_reg[0]_i_4_n_4\,
      CO(2) => \adc3_bg_cal_off_reg[0]_i_4_n_5\,
      CO(1) => \adc3_bg_cal_off_reg[0]_i_4_n_6\,
      CO(0) => \adc3_bg_cal_off_reg[0]_i_4_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \adc3_bg_cal_off[0]_i_5_n_0\,
      DI(1) => \adc3_bg_cal_off[0]_i_6_n_0\,
      DI(0) => \adc3_bg_cal_off[0]_i_7_n_0\,
      O(7 downto 0) => \NLW_adc3_bg_cal_off_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \adc3_bg_cal_off[0]_i_8_n_0\,
      S(4) => \adc3_bg_cal_off[0]_i_9_n_0\,
      S(3) => \adc3_bg_cal_off[0]_i_10_n_0\,
      S(2) => \adc3_bg_cal_off[0]_i_11_n_0\,
      S(1) => \adc3_bg_cal_off[0]_i_12_n_0\,
      S(0) => \adc3_bg_cal_off[0]_i_13_n_0\
    );
\adc3_bg_cal_off_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_bg_cal_off[0]_i_1_n_0\,
      D => \adc3_bg_cal_off_reg[2]_0\(1),
      Q => adc3_bg_cal_off(1),
      R => \^reset_const_i\
    );
adc3_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FFA2A2A200"
    )
        port map (
      I0 => \data_index_adc3[8]_i_2_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\,
      I2 => adc3_drprdy_const,
      I3 => \signal_high_adc3[2]_i_1_n_0\,
      I4 => \adc3_bg_cal_off[0]_i_1_n_0\,
      I5 => \^adc3_cal_done\,
      O => adc3_done_i_1_n_0
    );
adc3_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_done_i_1_n_0,
      Q => \^adc3_cal_done\,
      R => \^reset_const_i\
    );
\adc3_drpaddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I1 => const_sm_state_adc3(2),
      I2 => \constants_array_inferred__2/adc3_drpaddr[0]_i_2_n_0\,
      I3 => subdrp_adc3_reg_n_0,
      O => \adc3_drpaddr[0]_i_1_n_0\
    );
\adc3_drpaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \adc3_drpdi_reg[0]_0\,
      I3 => const_sm_state_adc3(2),
      O => \adc3_drpaddr[10]_i_1_n_0\
    );
\adc3_drpaddr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc3_reg_n_0_[2]\,
      I1 => const_sm_state_adc3(2),
      O => \adc3_drpaddr[10]_i_2_n_0\
    );
\adc3_drpaddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[1]_i_2_n_0\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => const_sm_state_adc3(2),
      I3 => \subdrp_addr_adc3_reg_n_0_[1]\,
      O => \adc3_drpaddr[1]_i_1_n_0\
    );
\adc3_drpaddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[2]_i_2_n_0\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => const_sm_state_adc3(2),
      I3 => \subdrp_addr_adc3_reg_n_0_[2]\,
      O => \adc3_drpaddr[2]_i_1_n_0\
    );
\adc3_drpaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[3]_i_2_n_0\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => const_sm_state_adc3(2),
      I3 => \subdrp_addr_adc3_reg_n_0_[3]\,
      O => \adc3_drpaddr[3]_i_1_n_0\
    );
\adc3_drpaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[4]_i_2_n_0\,
      I1 => const_sm_state_adc3(2),
      I2 => subdrp_adc3_reg_n_0,
      O => \adc3_drpaddr[4]_i_1_n_0\
    );
\adc3_drpaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => const_sm_state_adc3(2),
      I2 => \constants_array_inferred__2/adc3_drpaddr[5]_i_2_n_0\,
      O => \adc3_drpaddr[5]_i_1_n_0\
    );
\adc3_drpaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[6]_i_2_n_0\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => const_sm_state_adc3(2),
      O => \adc3_drpaddr[6]_i_1_n_0\
    );
\adc3_drpaddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \slice_index_adc3_reg_n_0_[0]\,
      O => \adc3_drpaddr[8]_i_1_n_0\
    );
\adc3_drpaddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc3_reg_n_0_[1]\,
      I1 => const_sm_state_adc3(2),
      O => \adc3_drpaddr[9]_i_1_n_0\
    );
\adc3_drpaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[0]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(0),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[10]_i_2_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(9),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[1]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(1),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[2]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(2),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[3]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(3),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[4]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(4),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[5]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(5),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[6]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(6),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[8]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(7),
      R => \^reset_const_i\
    );
\adc3_drpaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => \adc3_drpaddr[9]_i_1_n_0\,
      Q => \adc3_drpaddr_reg[10]_0\(8),
      R => \^reset_const_i\
    );
\adc3_drpdi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I1 => \data_index_adc3[8]_i_2_n_0\,
      I2 => subdrp_adc3_reg_n_0,
      I3 => \constants_array_inferred__2/adc3_drpaddr[0]_i_2_n_0\,
      I4 => \adc3_drpdi[15]_i_3_n_0\,
      I5 => \constants_array_inferred__2/adc3_drpdi[0]_i_2_n_0\,
      O => adc3_drpdi0_in(0)
    );
\adc3_drpdi[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0000"
    )
        port map (
      I0 => \adc3_drpdi[15]_i_3_n_0\,
      I1 => \adc3_drpdi[10]_i_2_n_0\,
      I2 => \adc3_drpdi[10]_i_3_n_0\,
      I3 => \adc3_drpdi[10]_i_4_n_0\,
      I4 => \constants_array_inferred__2/adc3_drpdi[10]_i_5_n_0\,
      O => adc3_drpdi0_in(10)
    );
\adc3_drpdi[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \adc3_drpdi[10]_i_6_n_0\,
      I1 => \adc3_drpdi[10]_i_7_n_0\,
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \data_index_adc3_reg_n_0_[6]\,
      I4 => \data_index_adc3_reg_n_0_[4]\,
      I5 => \adc3_drpdi_reg[10]_0\(0),
      O => \adc3_drpdi[10]_i_2_n_0\
    );
\adc3_drpdi[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[10]\,
      I1 => \data_index_adc3_reg_n_0_[7]\,
      I2 => \data_index_adc3_reg_n_0_[9]\,
      I3 => \data_index_adc3_reg_n_0_[8]\,
      O => \adc3_drpdi[10]_i_3_n_0\
    );
\adc3_drpdi[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => \adc3_drpdi[11]_i_2_n_0\,
      O => \adc3_drpdi[10]_i_4_n_0\
    );
\adc3_drpdi[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[3]\,
      I1 => \data_index_adc3_reg_n_0_[2]\,
      O => \adc3_drpdi[10]_i_6_n_0\
    );
\adc3_drpdi[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[1]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      O => \adc3_drpdi[10]_i_7_n_0\
    );
\adc3_drpdi[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0100010001000"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => \adc3_drpdi[11]_i_2_n_0\,
      I2 => const_sm_state_adc3(2),
      I3 => \adc3_drpdi[11]_i_3_n_0\,
      I4 => \constants_array_inferred__2/adc3_drpdi[11]_i_4_n_0\,
      I5 => \adc3_drpdi[11]_i_5_n_0\,
      O => adc3_drpdi0_in(11)
    );
\adc3_drpdi[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBAA"
    )
        port map (
      I0 => \adc3_drpdi[11]_i_6_n_0\,
      I1 => \data_index_adc3_reg_n_0_[3]\,
      I2 => \data_index_adc3_reg_n_0_[4]\,
      I3 => \data_index_adc3_reg_n_0_[5]\,
      I4 => \adc3_drpdi[10]_i_3_n_0\,
      O => \adc3_drpdi[11]_i_2_n_0\
    );
\adc3_drpdi[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \signal_high_adc3_reg_n_0_[2]\,
      I1 => \slice_index_adc3_reg_n_0_[1]\,
      I2 => \signal_high_adc3_reg_n_0_[0]\,
      O => \adc3_drpdi[11]_i_3_n_0\
    );
\adc3_drpdi[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
        port map (
      I0 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => \adc3_drpdi[10]_i_3_n_0\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[4]\,
      I5 => \adc3_drpdi[11]_i_6_n_0\,
      O => \adc3_drpdi[11]_i_5_n_0\
    );
\adc3_drpdi[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[2]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[8]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \adc3_drpdi[11]_i_7_n_0\,
      O => \adc3_drpdi[11]_i_6_n_0\
    );
\adc3_drpdi[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[7]\,
      I3 => \data_index_adc3_reg_n_0_[6]\,
      O => \adc3_drpdi[11]_i_7_n_0\
    );
\adc3_drpdi[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \constants_array_inferred__2/adc3_drpdi[12]_i_2_n_0\,
      I2 => \data_index_adc3_reg_n_0_[4]\,
      I3 => \constants_array_inferred__2/adc3_drpdi[15]_i_2_n_0\,
      I4 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(12)
    );
\adc3_drpdi[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \constants_array_inferred__2/adc3_drpdi[13]_i_2_n_0\,
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(13)
    );
\adc3_drpdi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \constants_array_inferred__2/adc3_drpdi[15]_i_2_n_0\,
      I2 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(15)
    );
\adc3_drpdi[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \adc3_drpdi[11]_i_5_n_0\,
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => const_sm_state_adc3(2),
      O => \adc3_drpdi[15]_i_3_n_0\
    );
\adc3_drpdi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF444444444444"
    )
        port map (
      I0 => \adc3_drpdi[1]_i_2_n_0\,
      I1 => \constants_array_inferred__2/adc3_drpaddr[1]_i_2_n_0\,
      I2 => subdrp_adc3_reg_n_0,
      I3 => \adc3_drpdi[4]_i_4_n_0\,
      I4 => \constants_array_inferred__2/adc3_drpdi[1]_i_3_n_0\,
      I5 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(1)
    );
\adc3_drpdi[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I1 => const_sm_state_adc3(2),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => subdrp_adc3_reg_n_0,
      O => \adc3_drpdi[1]_i_2_n_0\
    );
\adc3_drpdi[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C888C8C8C888888"
    )
        port map (
      I0 => \adc3_drpdi[2]_i_2_n_0\,
      I1 => \data_index_adc3[8]_i_2_n_0\,
      I2 => subdrp_adc3_reg_n_0,
      I3 => \mu_adc3_reg_n_0_[1]\,
      I4 => \adc3_drpdi[4]_i_4_n_0\,
      I5 => \constants_array_inferred__2/adc3_drpdi[2]_i_3_n_0\,
      O => adc3_drpdi0_in(2)
    );
\adc3_drpdi[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1BBB111"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => \adc3_drpdi[11]_i_2_n_0\,
      I2 => \constants_array_inferred__2/adc3_drpdi[2]_i_3_n_0\,
      I3 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I4 => \constants_array_inferred__2/adc3_drpaddr[2]_i_2_n_0\,
      O => \adc3_drpdi[2]_i_2_n_0\
    );
\adc3_drpdi[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010F0B0F010F010"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => \adc3_drpdi[11]_i_2_n_0\,
      I2 => \data_index_adc3[8]_i_2_n_0\,
      I3 => \adc3_drpdi[3]_i_2_n_0\,
      I4 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I5 => \constants_array_inferred__2/adc3_drpaddr[3]_i_2_n_0\,
      O => adc3_drpdi0_in(3)
    );
\adc3_drpdi[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080B08"
    )
        port map (
      I0 => \mu_adc3_reg_n_0_[2]\,
      I1 => \adc3_drpdi[4]_i_4_n_0\,
      I2 => subdrp_adc3_reg_n_0,
      I3 => \constants_array_inferred__2/adc3_drpdi[3]_i_3_n_0\,
      I4 => \subdrp_addr_adc3_reg_n_0_[0]\,
      O => \adc3_drpdi[3]_i_2_n_0\
    );
\adc3_drpdi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA888888A888A8"
    )
        port map (
      I0 => \data_index_adc3[8]_i_2_n_0\,
      I1 => \adc3_drpdi[4]_i_2_n_0\,
      I2 => \constants_array_inferred__2/adc3_drpdi[4]_i_3_n_0\,
      I3 => \adc3_drpdi[10]_i_4_n_0\,
      I4 => \mu_adc3_reg_n_0_[3]\,
      I5 => \adc3_drpdi[4]_i_4_n_0\,
      O => adc3_drpdi0_in(4)
    );
\adc3_drpdi[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpaddr[4]_i_2_n_0\,
      I1 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I2 => \constants_array_inferred__2/adc3_drpdi[4]_i_3_n_0\,
      I3 => subdrp_adc3_reg_n_0,
      O => \adc3_drpdi[4]_i_2_n_0\
    );
\adc3_drpdi[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \adc3_drpdi[4]_i_5_n_0\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \adc3_drpdi[10]_i_3_n_0\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[6]\,
      O => \adc3_drpdi[4]_i_4_n_0\
    );
\adc3_drpdi[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[3]\,
      O => \adc3_drpdi[4]_i_5_n_0\
    );
\adc3_drpdi[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D000D0D0"
    )
        port map (
      I0 => \adc3_drpdi[11]_i_5_n_0\,
      I1 => \constants_array_inferred__2/adc3_drpdi[5]_i_2_n_0\,
      I2 => \data_index_adc3[8]_i_2_n_0\,
      I3 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I4 => subdrp_adc3_reg_n_0,
      I5 => \constants_array_inferred__2/adc3_drpaddr[5]_i_2_n_0\,
      O => adc3_drpdi0_in(5)
    );
\adc3_drpdi[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \adc3_drpdi[15]_i_3_n_0\,
      I1 => \constants_array_inferred__2/adc3_drpdi[6]_i_2_n_0\,
      I2 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3[8]_i_2_n_0\,
      I4 => subdrp_adc3_reg_n_0,
      I5 => \constants_array_inferred__2/adc3_drpaddr[6]_i_2_n_0\,
      O => adc3_drpdi0_in(6)
    );
\adc3_drpdi[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5001100"
    )
        port map (
      I0 => subdrp_adc3_reg_n_0,
      I1 => \adc3_drpdi[11]_i_2_n_0\,
      I2 => \subdrp_addr_adc3_reg_n_0_[0]\,
      I3 => const_sm_state_adc3(2),
      I4 => \constants_array_inferred__2/adc3_drpdi[7]_i_2_n_0\,
      O => adc3_drpdi0_in(7)
    );
\adc3_drpdi[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpdi[8]_i_2_n_0\,
      I1 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(8)
    );
\adc3_drpdi[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \constants_array_inferred__2/adc3_drpdi[9]_i_2_n_0\,
      I1 => \adc3_drpdi[15]_i_3_n_0\,
      O => adc3_drpdi0_in(9)
    );
\adc3_drpdi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(0),
      Q => \adc3_drpdi_reg[15]_0\(0),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(10),
      Q => \adc3_drpdi_reg[15]_0\(10),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(11),
      Q => \adc3_drpdi_reg[15]_0\(11),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(12),
      Q => \adc3_drpdi_reg[15]_0\(12),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(13),
      Q => \adc3_drpdi_reg[15]_0\(13),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(15),
      Q => \adc3_drpdi_reg[15]_0\(14),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(1),
      Q => \adc3_drpdi_reg[15]_0\(1),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(2),
      Q => \adc3_drpdi_reg[15]_0\(2),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(3),
      Q => \adc3_drpdi_reg[15]_0\(3),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(4),
      Q => \adc3_drpdi_reg[15]_0\(4),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(5),
      Q => \adc3_drpdi_reg[15]_0\(5),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(6),
      Q => \adc3_drpdi_reg[15]_0\(6),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(7),
      Q => \adc3_drpdi_reg[15]_0\(7),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(8),
      Q => \adc3_drpdi_reg[15]_0\(8),
      R => \^reset_const_i\
    );
\adc3_drpdi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_drpaddr[10]_i_1_n_0\,
      D => adc3_drpdi0_in(9),
      Q => \adc3_drpdi_reg[15]_0\(9),
      R => \^reset_const_i\
    );
adc3_drpen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEE0004"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => const_sm_state_adc3(2),
      I2 => \adc3_drpdi_reg[0]_0\,
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I4 => \^adc3_drpen_const\,
      O => adc3_drpen_i_1_n_0
    );
adc3_drpen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_drpen_i_1_n_0,
      Q => \^adc3_drpen_const\,
      R => \^reset_const_i\
    );
adc3_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_cal_start,
      Q => adc3_start_r,
      R => \^reset_const_i\
    );
adc3_start_rising_held_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => adc3_start_rising_held,
      I1 => \^const_req_adc3\,
      I2 => adc3_cal_start,
      I3 => adc3_start_r,
      I4 => \adc3_drpdi_reg[0]_0\,
      O => adc3_start_rising_held_i_1_n_0
    );
adc3_start_rising_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_start_rising_held_i_1_n_0,
      Q => adc3_start_rising_held,
      R => \^reset_const_i\
    );
\constants_array_inferred__0/adc1_drpaddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3244000C33537371"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[3]\,
      I5 => \data_index_adc1_reg_n_0_[0]\,
      O => \constants_array_inferred__0/adc1_drpaddr[0]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666551751D426E"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[0]\,
      I5 => \data_index_adc1_reg_n_0_[1]\,
      O => \constants_array_inferred__0/adc1_drpaddr[1]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70550553536E2206"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[0]\,
      I5 => \data_index_adc1_reg_n_0_[2]\,
      O => \constants_array_inferred__0/adc1_drpaddr[2]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330123002343030"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[0]\,
      O => \constants_array_inferred__0/adc1_drpaddr[3]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"672046226266666C"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpaddr[4]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000000"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \data_index_adc1_reg_n_0_[2]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[3]\,
      I5 => \data_index_adc1_reg_n_0_[4]\,
      O => \constants_array_inferred__0/adc1_drpaddr[5]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpaddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7660440004444446"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpaddr[6]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121712020332327C"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[0]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[2]\,
      O => \constants_array_inferred__0/adc1_drpdi[0]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005050505050535"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[10]_i_5_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000620000000"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[3]\,
      I5 => \data_index_adc1_reg_n_0_[5]\,
      O => \constants_array_inferred__0/adc1_drpdi[11]_i_4_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9800"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[3]\,
      I1 => \data_index_adc1_reg_n_0_[1]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[0]\,
      O => \constants_array_inferred__0/adc1_drpdi[12]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[0]\,
      I1 => \data_index_adc1_reg_n_0_[2]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[13]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[15]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013333220262336C"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[0]\,
      O => \constants_array_inferred__0/adc1_drpdi[1]_i_4_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4456521226266268"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[0]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[2]_i_3_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4257473742026228"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[0]\,
      O => \constants_array_inferred__0/adc1_drpdi[3]_i_3_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222032212222279"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[2]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[0]\,
      I5 => \data_index_adc1_reg_n_0_[1]\,
      O => \constants_array_inferred__0/adc1_drpdi[4]_i_4_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422663312372239"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[1]\,
      O => \constants_array_inferred__0/adc1_drpdi[5]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002226AABB9"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[2]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[3]\,
      I5 => \data_index_adc1_reg_n_0_[5]\,
      O => \constants_array_inferred__0/adc1_drpdi[6]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406102222622228"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[7]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40074D0505450525"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[8]_i_2_n_0\
    );
\constants_array_inferred__0/adc1_drpdi[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010000000000E"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1_reg_n_0_[3]\,
      O => \constants_array_inferred__0/adc1_drpdi[9]_i_2_n_0\
    );
\constants_array_inferred__0/subdrp_addr_adc1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440014277FF7FFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[4]\,
      I1 => \data_index_adc1_reg_n_0_[2]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[0]\,
      I5 => \data_index_adc1_reg_n_0_[5]\,
      O => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3244000C33537371"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      I5 => \data_index_adc2_reg_n_0_[0]\,
      O => \constants_array_inferred__1/adc2_drpaddr[0]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666551751D426E"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg_n_0_[1]\,
      O => \constants_array_inferred__1/adc2_drpaddr[1]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70550553536E2206"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg_n_0_[2]\,
      O => \constants_array_inferred__1/adc2_drpaddr[2]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330123002343030"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[0]\,
      O => \constants_array_inferred__1/adc2_drpaddr[3]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"672046226266666C"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpaddr[4]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000000"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      I5 => \data_index_adc2_reg_n_0_[4]\,
      O => \constants_array_inferred__1/adc2_drpaddr[5]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpaddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7660440004444446"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpaddr[6]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121712020332327C"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[0]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[2]\,
      O => \constants_array_inferred__1/adc2_drpdi[0]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[1]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[10]_i_3_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000620000000"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      I5 => \data_index_adc2_reg_n_0_[5]\,
      O => \constants_array_inferred__1/adc2_drpdi[11]_i_4_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9800"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[3]\,
      I1 => \data_index_adc2_reg_n_0_[1]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[0]\,
      O => \constants_array_inferred__1/adc2_drpdi[12]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[13]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[5]\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[15]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013333220262336C"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[0]\,
      O => \constants_array_inferred__1/adc2_drpdi[1]_i_3_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4456521226266268"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[0]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[2]_i_3_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4257473742026228"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[0]\,
      O => \constants_array_inferred__1/adc2_drpdi[3]_i_3_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222032212222279"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[2]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg_n_0_[1]\,
      O => \constants_array_inferred__1/adc2_drpdi[4]_i_5_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422663312372239"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[1]\,
      O => \constants_array_inferred__1/adc2_drpdi[5]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002226AABB9"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[3]\,
      I5 => \data_index_adc2_reg_n_0_[5]\,
      O => \constants_array_inferred__1/adc2_drpdi[6]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406102222622228"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[7]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40074D0505450525"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[5]\,
      I3 => \data_index_adc2_reg_n_0_[1]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[8]_i_2_n_0\
    );
\constants_array_inferred__1/adc2_drpdi[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010000000000E"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2_reg_n_0_[0]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[3]\,
      O => \constants_array_inferred__1/adc2_drpdi[9]_i_2_n_0\
    );
\constants_array_inferred__1/subdrp_addr_adc2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440014277FF7FFF"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[4]\,
      I1 => \data_index_adc2_reg_n_0_[2]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg_n_0_[5]\,
      O => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3244000C33537371"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[3]\,
      I5 => \data_index_adc3_reg_n_0_[0]\,
      O => \constants_array_inferred__2/adc3_drpaddr[0]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666551751D426E"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[0]\,
      I5 => \data_index_adc3_reg_n_0_[1]\,
      O => \constants_array_inferred__2/adc3_drpaddr[1]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70550553536E2206"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[3]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[0]\,
      I5 => \data_index_adc3_reg_n_0_[2]\,
      O => \constants_array_inferred__2/adc3_drpaddr[2]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330123002343030"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[3]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3_reg_n_0_[0]\,
      O => \constants_array_inferred__2/adc3_drpaddr[3]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"672046226266666C"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpaddr[4]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \data_index_adc3_reg_n_0_[2]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[3]\,
      I5 => \data_index_adc3_reg_n_0_[4]\,
      O => \constants_array_inferred__2/adc3_drpaddr[5]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpaddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7660440004444446"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpaddr[6]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121712020332327C"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[3]\,
      I3 => \data_index_adc3_reg_n_0_[0]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3_reg_n_0_[2]\,
      O => \constants_array_inferred__2/adc3_drpdi[0]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005050505050535"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[10]_i_5_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000620000000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[3]\,
      I5 => \data_index_adc3_reg_n_0_[5]\,
      O => \constants_array_inferred__2/adc3_drpdi[11]_i_4_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9800"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[3]\,
      I1 => \data_index_adc3_reg_n_0_[1]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[0]\,
      O => \constants_array_inferred__2/adc3_drpdi[12]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[0]\,
      I1 => \data_index_adc3_reg_n_0_[2]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[13]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      I4 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[15]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013333220262336C"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[0]\,
      O => \constants_array_inferred__2/adc3_drpdi[1]_i_3_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4456521226266268"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[0]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[2]_i_3_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4257473742026228"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[3]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[0]\,
      O => \constants_array_inferred__2/adc3_drpdi[3]_i_3_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222032212222279"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[2]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[0]\,
      I5 => \data_index_adc3_reg_n_0_[1]\,
      O => \constants_array_inferred__2/adc3_drpdi[4]_i_3_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422663312372239"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[1]\,
      O => \constants_array_inferred__2/adc3_drpdi[5]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002226AABB9"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[2]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[3]\,
      I5 => \data_index_adc3_reg_n_0_[5]\,
      O => \constants_array_inferred__2/adc3_drpdi[6]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406102222622228"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[7]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40074D0505450525"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[8]_i_2_n_0\
    );
\constants_array_inferred__2/adc3_drpdi[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010000000000E"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3_reg_n_0_[3]\,
      O => \constants_array_inferred__2/adc3_drpdi[9]_i_2_n_0\
    );
\constants_array_inferred__2/subdrp_addr_adc3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440014277FF7FFF"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[4]\,
      I1 => \data_index_adc3_reg_n_0_[2]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[0]\,
      I5 => \data_index_adc3_reg_n_0_[5]\,
      O => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\
    );
\data_index_adc0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020302000003000"
    )
        port map (
      I0 => \data_index_adc0_reg[5]_0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => const_sm_state_adc0(2),
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg[5]_0\(0),
      O => data_index_adc0(0)
    );
\data_index_adc0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAAAAAAAAA"
    )
        port map (
      I0 => \slice_enables_adc0[3]_i_1_n_0\,
      I1 => \slice_index_adc0[2]_i_4_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I4 => \data_index_adc0[10]_i_3_n_0\,
      I5 => \adc0_bg_cal_off[0]_i_4_n_0\,
      O => \data_index_adc0[10]_i_1_n_0\
    );
\data_index_adc0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400440"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[10]\,
      I3 => \data_index_adc0_reg_n_0_[9]\,
      I4 => \data_index_adc0[10]_i_4_n_0\,
      O => \data_index_adc0[10]_i_2_n_0\
    );
\data_index_adc0[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => \slice_index_adc0_reg_n_0_[1]\,
      I2 => \slice_index_adc0_reg_n_0_[0]\,
      O => \data_index_adc0[10]_i_3_n_0\
    );
\data_index_adc0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[7]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0[8]_i_3_n_0\,
      I3 => \data_index_adc0_reg_n_0_[6]\,
      I4 => \data_index_adc0_reg_n_0_[8]\,
      O => \data_index_adc0[10]_i_4_n_0\
    );
\data_index_adc0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006F6F606"
    )
        port map (
      I0 => \data_index_adc0_reg[5]_0\(1),
      I1 => \data_index_adc0_reg[5]_0\(0),
      I2 => const_sm_state_adc0(2),
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0[5]_i_2_n_0\,
      O => data_index_adc0(1)
    );
\data_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AFF6A00"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[2]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => const_sm_state_adc0(2),
      I4 => \data_index_adc0_reg[5]_0\(0),
      I5 => \data_index_adc0[5]_i_2_n_0\,
      O => data_index_adc0(2)
    );
\data_index_adc0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28888888AAAAAAAA"
    )
        port map (
      I0 => \data_index_adc0[3]_i_2_n_0\,
      I1 => \data_index_adc0_reg_n_0_[3]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => const_sm_state_adc0(2),
      O => data_index_adc0(3)
    );
\data_index_adc0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_index_adc0_reg[5]_0\(1),
      I3 => const_sm_state_adc0(2),
      O => \data_index_adc0[3]_i_2_n_0\
    );
\data_index_adc0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \data_index_adc0[8]_i_2_n_0\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[4]\,
      O => data_index_adc0(4)
    );
\data_index_adc0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09090F0F09090F00"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0[8]_i_3_n_0\,
      I2 => \data_index_adc0[5]_i_2_n_0\,
      I3 => \data_index_adc0_reg[5]_0\(1),
      I4 => const_sm_state_adc0(2),
      I5 => \data_index_adc0_reg[5]_0\(0),
      O => data_index_adc0(5)
    );
\data_index_adc0[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \data_index_adc0[5]_i_2_n_0\
    );
\data_index_adc0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020020"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0[8]_i_3_n_0\,
      I4 => \data_index_adc0_reg_n_0_[6]\,
      O => data_index_adc0(6)
    );
\data_index_adc0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222200200000"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      I2 => \data_index_adc0_reg_n_0_[6]\,
      I3 => \data_index_adc0[8]_i_3_n_0\,
      I4 => \data_index_adc0_reg_n_0_[5]\,
      I5 => \data_index_adc0_reg_n_0_[7]\,
      O => data_index_adc0(7)
    );
\data_index_adc0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \data_index_adc0[8]_i_2_n_0\,
      I1 => \data_index_adc0_reg_n_0_[7]\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0[8]_i_3_n_0\,
      I4 => \data_index_adc0_reg_n_0_[6]\,
      I5 => \data_index_adc0_reg_n_0_[8]\,
      O => data_index_adc0(8)
    );
\data_index_adc0[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      O => \data_index_adc0[8]_i_2_n_0\
    );
\data_index_adc0[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      O => \data_index_adc0[8]_i_3_n_0\
    );
\data_index_adc0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222200200000"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      I2 => \data_index_adc0_reg_n_0_[8]\,
      I3 => \data_index_adc0[9]_i_2_n_0\,
      I4 => \data_index_adc0_reg_n_0_[7]\,
      I5 => \data_index_adc0_reg_n_0_[9]\,
      O => data_index_adc0(9)
    );
\data_index_adc0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0[9]_i_3_n_0\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \data_index_adc0_reg_n_0_[6]\,
      O => \data_index_adc0[9]_i_2_n_0\
    );
\data_index_adc0[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      O => \data_index_adc0[9]_i_3_n_0\
    );
\data_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(0),
      Q => \data_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[10]_i_2_n_0\,
      Q => \data_index_adc0_reg_n_0_[10]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(1),
      Q => \data_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(2),
      Q => \data_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(3),
      Q => \data_index_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(4),
      Q => \data_index_adc0_reg_n_0_[4]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(5),
      Q => \data_index_adc0_reg_n_0_[5]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(6),
      Q => \data_index_adc0_reg_n_0_[6]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(7),
      Q => \data_index_adc0_reg_n_0_[7]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(8),
      Q => \data_index_adc0_reg_n_0_[8]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(9),
      Q => \data_index_adc0_reg_n_0_[9]\,
      R => \^reset_const_i\
    );
\data_index_adc1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0800000C00"
    )
        port map (
      I0 => \data_index_adc1_reg[5]_0\(1),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => const_sm_state_adc1(2),
      I4 => \data_index_adc1_reg_n_0_[0]\,
      I5 => \data_index_adc1_reg[5]_0\(0),
      O => data_index_adc1(0)
    );
\data_index_adc1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFAAAAAAAAAA"
    )
        port map (
      I0 => \slice_enables_adc1[3]_i_1_n_0\,
      I1 => \slice_index_adc1[2]_i_4_n_0\,
      I2 => subdrp_adc1_reg_n_0,
      I3 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I4 => \data_index_adc1[10]_i_3_n_0\,
      I5 => \adc1_bg_cal_off[0]_i_3_n_0\,
      O => \data_index_adc1[10]_i_1_n_0\
    );
\data_index_adc1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400440"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \data_index_adc1_reg_n_0_[10]\,
      I3 => \data_index_adc1_reg_n_0_[9]\,
      I4 => \data_index_adc1[10]_i_4_n_0\,
      O => \data_index_adc1[10]_i_2_n_0\
    );
\data_index_adc1[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \slice_index_adc1_reg_n_0_[2]\,
      I1 => \slice_index_adc1_reg_n_0_[1]\,
      I2 => \slice_index_adc1_reg_n_0_[0]\,
      O => \data_index_adc1[10]_i_3_n_0\
    );
\data_index_adc1[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[7]\,
      I1 => \data_index_adc1_reg_n_0_[5]\,
      I2 => \data_index_adc1[8]_i_3_n_0\,
      I3 => \data_index_adc1_reg_n_0_[6]\,
      I4 => \data_index_adc1_reg_n_0_[8]\,
      O => \data_index_adc1[10]_i_4_n_0\
    );
\data_index_adc1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F6F60600000000"
    )
        port map (
      I0 => \data_index_adc1_reg[5]_0\(1),
      I1 => \data_index_adc1_reg[5]_0\(0),
      I2 => const_sm_state_adc1(2),
      I3 => \data_index_adc1_reg_n_0_[0]\,
      I4 => \data_index_adc1_reg_n_0_[1]\,
      I5 => \data_index_adc1[5]_i_2_n_0\,
      O => \data_index_adc1[1]_i_1_n_0\
    );
\data_index_adc1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00FF006A000000"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[2]\,
      I1 => \data_index_adc1_reg_n_0_[1]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1[5]_i_2_n_0\,
      I4 => const_sm_state_adc1(2),
      I5 => \data_index_adc1_reg[5]_0\(0),
      O => data_index_adc1(2)
    );
\data_index_adc1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28888888AAAAAAAA"
    )
        port map (
      I0 => \data_index_adc1[3]_i_2_n_0\,
      I1 => \data_index_adc1_reg_n_0_[3]\,
      I2 => \data_index_adc1_reg_n_0_[0]\,
      I3 => \data_index_adc1_reg_n_0_[1]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => const_sm_state_adc1(2),
      O => data_index_adc1(3)
    );
\data_index_adc1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I2 => \data_index_adc1_reg[5]_0\(1),
      I3 => const_sm_state_adc1(2),
      O => \data_index_adc1[3]_i_2_n_0\
    );
\data_index_adc1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \data_index_adc1[8]_i_2_n_0\,
      I1 => \data_index_adc1_reg_n_0_[0]\,
      I2 => \data_index_adc1_reg_n_0_[1]\,
      I3 => \data_index_adc1_reg_n_0_[3]\,
      I4 => \data_index_adc1_reg_n_0_[2]\,
      I5 => \data_index_adc1_reg_n_0_[4]\,
      O => data_index_adc1(4)
    );
\data_index_adc1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090F0F09090F000"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[5]\,
      I1 => \data_index_adc1[8]_i_3_n_0\,
      I2 => \data_index_adc1[5]_i_2_n_0\,
      I3 => \data_index_adc1_reg[5]_0\(1),
      I4 => const_sm_state_adc1(2),
      I5 => \data_index_adc1_reg[5]_0\(0),
      O => data_index_adc1(5)
    );
\data_index_adc1[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      O => \data_index_adc1[5]_i_2_n_0\
    );
\data_index_adc1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020020"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \data_index_adc1[8]_i_3_n_0\,
      I4 => \data_index_adc1_reg_n_0_[6]\,
      O => data_index_adc1(6)
    );
\data_index_adc1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222200200000"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \data_index_adc1_reg_n_0_[6]\,
      I3 => \data_index_adc1[8]_i_3_n_0\,
      I4 => \data_index_adc1_reg_n_0_[5]\,
      I5 => \data_index_adc1_reg_n_0_[7]\,
      O => data_index_adc1(7)
    );
\data_index_adc1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \data_index_adc1[8]_i_2_n_0\,
      I1 => \data_index_adc1_reg_n_0_[7]\,
      I2 => \data_index_adc1_reg_n_0_[5]\,
      I3 => \data_index_adc1[8]_i_3_n_0\,
      I4 => \data_index_adc1_reg_n_0_[6]\,
      I5 => \data_index_adc1_reg_n_0_[8]\,
      O => data_index_adc1(8)
    );
\data_index_adc1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      O => \data_index_adc1[8]_i_2_n_0\
    );
\data_index_adc1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_index_adc1_reg_n_0_[0]\,
      I1 => \data_index_adc1_reg_n_0_[1]\,
      I2 => \data_index_adc1_reg_n_0_[3]\,
      I3 => \data_index_adc1_reg_n_0_[2]\,
      I4 => \data_index_adc1_reg_n_0_[4]\,
      O => \data_index_adc1[8]_i_3_n_0\
    );
\data_index_adc1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \data_index_adc1[10]_i_4_n_0\,
      I3 => \data_index_adc1_reg_n_0_[9]\,
      O => data_index_adc1(9)
    );
\data_index_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(0),
      Q => \data_index_adc1_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => \data_index_adc1[10]_i_2_n_0\,
      Q => \data_index_adc1_reg_n_0_[10]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => \data_index_adc1[1]_i_1_n_0\,
      Q => \data_index_adc1_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(2),
      Q => \data_index_adc1_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(3),
      Q => \data_index_adc1_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(4),
      Q => \data_index_adc1_reg_n_0_[4]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(5),
      Q => \data_index_adc1_reg_n_0_[5]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(6),
      Q => \data_index_adc1_reg_n_0_[6]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(7),
      Q => \data_index_adc1_reg_n_0_[7]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(8),
      Q => \data_index_adc1_reg_n_0_[8]\,
      R => \^reset_const_i\
    );
\data_index_adc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc1[10]_i_1_n_0\,
      D => data_index_adc1(9),
      Q => \data_index_adc1_reg_n_0_[9]\,
      R => \^reset_const_i\
    );
\data_index_adc2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0800000C00"
    )
        port map (
      I0 => \data_index_adc2_reg[3]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => const_sm_state_adc2(2),
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg[3]_0\(1),
      O => data_index_adc2(0)
    );
\data_index_adc2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABAAAAAAAAAAAA"
    )
        port map (
      I0 => \slice_enables_adc2[3]_i_1_n_0\,
      I1 => \data_index_adc2[10]_i_3_n_0\,
      I2 => subdrp_adc2_reg_n_0,
      I3 => \slice_index_adc2[2]_i_4_n_0\,
      I4 => \adc2_bg_cal_off[0]_i_3_n_0\,
      I5 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      O => \data_index_adc2[10]_i_1_n_0\
    );
\data_index_adc2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400440"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => const_sm_state_adc2(2),
      I2 => \data_index_adc2_reg_n_0_[10]\,
      I3 => \data_index_adc2_reg_n_0_[9]\,
      I4 => \data_index_adc2[10]_i_4_n_0\,
      O => \data_index_adc2[10]_i_2_n_0\
    );
\data_index_adc2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \slice_index_adc2_reg_n_0_[2]\,
      I1 => \slice_index_adc2_reg_n_0_[1]\,
      I2 => \slice_index_adc2_reg_n_0_[0]\,
      O => \data_index_adc2[10]_i_3_n_0\
    );
\data_index_adc2[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[7]\,
      I1 => \data_index_adc2_reg_n_0_[5]\,
      I2 => \data_index_adc2[8]_i_3_n_0\,
      I3 => \data_index_adc2_reg_n_0_[6]\,
      I4 => \data_index_adc2_reg_n_0_[8]\,
      O => \data_index_adc2[10]_i_4_n_0\
    );
\data_index_adc2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028AA28AA280028"
    )
        port map (
      I0 => \data_index_adc2[3]_i_2_n_0\,
      I1 => \data_index_adc2_reg[3]_0\(1),
      I2 => \data_index_adc2_reg[3]_0\(0),
      I3 => const_sm_state_adc2(2),
      I4 => \data_index_adc2_reg_n_0_[0]\,
      I5 => \data_index_adc2_reg_n_0_[1]\,
      O => data_index_adc2(1)
    );
\data_index_adc2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8C808C808C808"
    )
        port map (
      I0 => \data_index_adc2_reg[3]_0\(0),
      I1 => \data_index_adc2[3]_i_2_n_0\,
      I2 => const_sm_state_adc2(2),
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[1]\,
      I5 => \data_index_adc2_reg_n_0_[0]\,
      O => data_index_adc2(2)
    );
\data_index_adc2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00CC0C088888888"
    )
        port map (
      I0 => \data_index_adc2_reg[3]_0\(1),
      I1 => \data_index_adc2[3]_i_2_n_0\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2[3]_i_3_n_0\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => const_sm_state_adc2(2),
      O => data_index_adc2(3)
    );
\data_index_adc2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      O => \data_index_adc2[3]_i_2_n_0\
    );
\data_index_adc2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2_reg_n_0_[1]\,
      O => \data_index_adc2[3]_i_3_n_0\
    );
\data_index_adc2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \data_index_adc2[8]_i_2_n_0\,
      I1 => \data_index_adc2_reg_n_0_[0]\,
      I2 => \data_index_adc2_reg_n_0_[1]\,
      I3 => \data_index_adc2_reg_n_0_[3]\,
      I4 => \data_index_adc2_reg_n_0_[2]\,
      I5 => \data_index_adc2_reg_n_0_[4]\,
      O => data_index_adc2(4)
    );
\data_index_adc2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404000400044404"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I2 => \data_index_adc2_reg[5]_0\,
      I3 => const_sm_state_adc2(2),
      I4 => \data_index_adc2[8]_i_3_n_0\,
      I5 => \data_index_adc2_reg_n_0_[5]\,
      O => data_index_adc2(5)
    );
\data_index_adc2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020020"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \data_index_adc2_reg_n_0_[5]\,
      I3 => \data_index_adc2[8]_i_3_n_0\,
      I4 => \data_index_adc2_reg_n_0_[6]\,
      O => data_index_adc2(6)
    );
\data_index_adc2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222200200000"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \data_index_adc2_reg_n_0_[6]\,
      I3 => \data_index_adc2[8]_i_3_n_0\,
      I4 => \data_index_adc2_reg_n_0_[5]\,
      I5 => \data_index_adc2_reg_n_0_[7]\,
      O => data_index_adc2(7)
    );
\data_index_adc2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \data_index_adc2[8]_i_2_n_0\,
      I1 => \data_index_adc2_reg_n_0_[7]\,
      I2 => \data_index_adc2_reg_n_0_[5]\,
      I3 => \data_index_adc2[8]_i_3_n_0\,
      I4 => \data_index_adc2_reg_n_0_[6]\,
      I5 => \data_index_adc2_reg_n_0_[8]\,
      O => data_index_adc2(8)
    );
\data_index_adc2[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      O => \data_index_adc2[8]_i_2_n_0\
    );
\data_index_adc2[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_index_adc2_reg_n_0_[0]\,
      I1 => \data_index_adc2_reg_n_0_[1]\,
      I2 => \data_index_adc2_reg_n_0_[3]\,
      I3 => \data_index_adc2_reg_n_0_[2]\,
      I4 => \data_index_adc2_reg_n_0_[4]\,
      O => \data_index_adc2[8]_i_3_n_0\
    );
\data_index_adc2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \data_index_adc2[10]_i_4_n_0\,
      I3 => \data_index_adc2_reg_n_0_[9]\,
      O => data_index_adc2(9)
    );
\data_index_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(0),
      Q => \data_index_adc2_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => \data_index_adc2[10]_i_2_n_0\,
      Q => \data_index_adc2_reg_n_0_[10]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(1),
      Q => \data_index_adc2_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(2),
      Q => \data_index_adc2_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(3),
      Q => \data_index_adc2_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(4),
      Q => \data_index_adc2_reg_n_0_[4]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(5),
      Q => \data_index_adc2_reg_n_0_[5]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(6),
      Q => \data_index_adc2_reg_n_0_[6]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(7),
      Q => \data_index_adc2_reg_n_0_[7]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(8),
      Q => \data_index_adc2_reg_n_0_[8]\,
      R => \^reset_const_i\
    );
\data_index_adc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc2[10]_i_1_n_0\,
      D => data_index_adc2(9),
      Q => \data_index_adc2_reg_n_0_[9]\,
      R => \^reset_const_i\
    );
\data_index_adc3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0800000C00"
    )
        port map (
      I0 => \data_index_adc3_reg[5]_0\(1),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => const_sm_state_adc3(2),
      I4 => \data_index_adc3_reg_n_0_[0]\,
      I5 => \data_index_adc3_reg[5]_0\(0),
      O => data_index_adc3(0)
    );
\data_index_adc3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAAAAA"
    )
        port map (
      I0 => \slice_enables_adc3[3]_i_1_n_0\,
      I1 => subdrp_adc3_reg_n_0,
      I2 => \slice_index_adc3[2]_i_4_n_0\,
      I3 => \data_index_adc3[10]_i_3_n_0\,
      I4 => \data_index_adc3[10]_i_4_n_0\,
      O => \data_index_adc3[10]_i_1_n_0\
    );
\data_index_adc3[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400440"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => const_sm_state_adc3(2),
      I2 => \data_index_adc3_reg_n_0_[10]\,
      I3 => \data_index_adc3_reg_n_0_[9]\,
      I4 => \data_index_adc3[10]_i_5_n_0\,
      O => \data_index_adc3[10]_i_2_n_0\
    );
\data_index_adc3[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020000000"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I3 => \slice_index_adc3_reg_n_0_[0]\,
      I4 => \slice_index_adc3_reg_n_0_[1]\,
      I5 => \slice_index_adc3_reg_n_0_[2]\,
      O => \data_index_adc3[10]_i_3_n_0\
    );
\data_index_adc3[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \adc3_drpdi_reg[0]_0\,
      I1 => const_sm_state_adc3(2),
      I2 => adc3_drprdy_const,
      I3 => \FSM_sequential_const_sm_state_adc3[0]_i_2_n_0\,
      O => \data_index_adc3[10]_i_4_n_0\
    );
\data_index_adc3[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[7]\,
      I1 => \data_index_adc3_reg_n_0_[5]\,
      I2 => \data_index_adc3[8]_i_3_n_0\,
      I3 => \data_index_adc3_reg_n_0_[6]\,
      I4 => \data_index_adc3_reg_n_0_[8]\,
      O => \data_index_adc3[10]_i_5_n_0\
    );
\data_index_adc3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F6F60600000000"
    )
        port map (
      I0 => \data_index_adc3_reg[5]_0\(1),
      I1 => \data_index_adc3_reg[5]_0\(0),
      I2 => const_sm_state_adc3(2),
      I3 => \data_index_adc3_reg_n_0_[0]\,
      I4 => \data_index_adc3_reg_n_0_[1]\,
      I5 => \data_index_adc3[5]_i_2_n_0\,
      O => \data_index_adc3[1]_i_1_n_0\
    );
\data_index_adc3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00FF006A000000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[2]\,
      I1 => \data_index_adc3_reg_n_0_[1]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3[5]_i_2_n_0\,
      I4 => const_sm_state_adc3(2),
      I5 => \data_index_adc3_reg[5]_0\(0),
      O => data_index_adc3(2)
    );
\data_index_adc3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28888888AAAAAAAA"
    )
        port map (
      I0 => \data_index_adc3[3]_i_2_n_0\,
      I1 => \data_index_adc3_reg_n_0_[3]\,
      I2 => \data_index_adc3_reg_n_0_[0]\,
      I3 => \data_index_adc3_reg_n_0_[1]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => const_sm_state_adc3(2),
      O => data_index_adc3(3)
    );
\data_index_adc3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I2 => \data_index_adc3_reg[5]_0\(1),
      I3 => const_sm_state_adc3(2),
      O => \data_index_adc3[3]_i_2_n_0\
    );
\data_index_adc3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \data_index_adc3[8]_i_2_n_0\,
      I1 => \data_index_adc3_reg_n_0_[0]\,
      I2 => \data_index_adc3_reg_n_0_[1]\,
      I3 => \data_index_adc3_reg_n_0_[3]\,
      I4 => \data_index_adc3_reg_n_0_[2]\,
      I5 => \data_index_adc3_reg_n_0_[4]\,
      O => data_index_adc3(4)
    );
\data_index_adc3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090F0F09090F000"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[5]\,
      I1 => \data_index_adc3[8]_i_3_n_0\,
      I2 => \data_index_adc3[5]_i_2_n_0\,
      I3 => \data_index_adc3_reg[5]_0\(1),
      I4 => const_sm_state_adc3(2),
      I5 => \data_index_adc3_reg[5]_0\(0),
      O => data_index_adc3(5)
    );
\data_index_adc3[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      O => \data_index_adc3[5]_i_2_n_0\
    );
\data_index_adc3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020020"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \data_index_adc3[8]_i_3_n_0\,
      I4 => \data_index_adc3_reg_n_0_[6]\,
      O => data_index_adc3(6)
    );
\data_index_adc3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222200200000"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \data_index_adc3_reg_n_0_[6]\,
      I3 => \data_index_adc3[8]_i_3_n_0\,
      I4 => \data_index_adc3_reg_n_0_[5]\,
      I5 => \data_index_adc3_reg_n_0_[7]\,
      O => data_index_adc3(7)
    );
\data_index_adc3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \data_index_adc3[8]_i_2_n_0\,
      I1 => \data_index_adc3_reg_n_0_[7]\,
      I2 => \data_index_adc3_reg_n_0_[5]\,
      I3 => \data_index_adc3[8]_i_3_n_0\,
      I4 => \data_index_adc3_reg_n_0_[6]\,
      I5 => \data_index_adc3_reg_n_0_[8]\,
      O => data_index_adc3(8)
    );
\data_index_adc3[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      O => \data_index_adc3[8]_i_2_n_0\
    );
\data_index_adc3[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_index_adc3_reg_n_0_[0]\,
      I1 => \data_index_adc3_reg_n_0_[1]\,
      I2 => \data_index_adc3_reg_n_0_[3]\,
      I3 => \data_index_adc3_reg_n_0_[2]\,
      I4 => \data_index_adc3_reg_n_0_[4]\,
      O => \data_index_adc3[8]_i_3_n_0\
    );
\data_index_adc3[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \data_index_adc3[10]_i_5_n_0\,
      I3 => \data_index_adc3_reg_n_0_[9]\,
      O => data_index_adc3(9)
    );
\data_index_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(0),
      Q => \data_index_adc3_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => \data_index_adc3[10]_i_2_n_0\,
      Q => \data_index_adc3_reg_n_0_[10]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => \data_index_adc3[1]_i_1_n_0\,
      Q => \data_index_adc3_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(2),
      Q => \data_index_adc3_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(3),
      Q => \data_index_adc3_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(4),
      Q => \data_index_adc3_reg_n_0_[4]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(5),
      Q => \data_index_adc3_reg_n_0_[5]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(6),
      Q => \data_index_adc3_reg_n_0_[6]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(7),
      Q => \data_index_adc3_reg_n_0_[7]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(8),
      Q => \data_index_adc3_reg_n_0_[8]\,
      R => \^reset_const_i\
    );
\data_index_adc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc3[10]_i_1_n_0\,
      D => data_index_adc3(9),
      Q => \data_index_adc3_reg_n_0_[9]\,
      R => \^reset_const_i\
    );
\data_stop_adc0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000405"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => adc0_start_rising_held,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^reset_const_i\,
      O => \data_stop_adc0[4]_i_1_n_0\
    );
\data_stop_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(0),
      Q => \data_stop_adc0_reg_n_0_[0]\,
      R => '0'
    );
\data_stop_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(1),
      Q => \data_stop_adc0_reg_n_0_[2]\,
      R => '0'
    );
\data_stop_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(2),
      Q => \data_stop_adc0_reg_n_0_[3]\,
      R => '0'
    );
\data_stop_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(3),
      Q => \data_stop_adc0_reg_n_0_[4]\,
      R => '0'
    );
\data_stop_adc1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I3 => adc1_start_rising_held,
      I4 => \^reset_const_i\,
      O => \data_stop_adc1[4]_i_1_n_0\
    );
\data_stop_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc1[4]_i_1_n_0\,
      D => \data_stop_adc1_reg[4]_0\(0),
      Q => \data_stop_adc1_reg_n_0_[0]\,
      R => '0'
    );
\data_stop_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc1[4]_i_1_n_0\,
      D => \data_stop_adc1_reg[4]_0\(1),
      Q => \data_stop_adc1_reg_n_0_[2]\,
      R => '0'
    );
\data_stop_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc1[4]_i_1_n_0\,
      D => \data_stop_adc1_reg[4]_0\(2),
      Q => \data_stop_adc1_reg_n_0_[3]\,
      R => '0'
    );
\data_stop_adc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc1[4]_i_1_n_0\,
      D => \data_stop_adc1_reg[4]_0\(3),
      Q => \data_stop_adc1_reg_n_0_[4]\,
      R => '0'
    );
\data_stop_adc2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I3 => adc2_start_rising_held,
      I4 => \^reset_const_i\,
      O => \data_stop_adc2[4]_i_1_n_0\
    );
\data_stop_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc2[4]_i_1_n_0\,
      D => \data_stop_adc2_reg[4]_0\(0),
      Q => \data_stop_adc2_reg_n_0_[0]\,
      R => '0'
    );
\data_stop_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc2[4]_i_1_n_0\,
      D => \data_stop_adc2_reg[4]_0\(1),
      Q => \data_stop_adc2_reg_n_0_[2]\,
      R => '0'
    );
\data_stop_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc2[4]_i_1_n_0\,
      D => \data_stop_adc2_reg[4]_0\(2),
      Q => \data_stop_adc2_reg_n_0_[3]\,
      R => '0'
    );
\data_stop_adc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc2[4]_i_1_n_0\,
      D => \data_stop_adc2_reg[4]_0\(3),
      Q => \data_stop_adc2_reg_n_0_[4]\,
      R => '0'
    );
\data_stop_adc3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I3 => adc3_start_rising_held,
      I4 => \^reset_const_i\,
      O => \data_stop_adc3[4]_i_1_n_0\
    );
\data_stop_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc3[4]_i_1_n_0\,
      D => \data_stop_adc3_reg[4]_0\(0),
      Q => \data_stop_adc3_reg_n_0_[0]\,
      R => '0'
    );
\data_stop_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc3[4]_i_1_n_0\,
      D => \data_stop_adc3_reg[4]_0\(1),
      Q => \data_stop_adc3_reg_n_0_[2]\,
      R => '0'
    );
\data_stop_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc3[4]_i_1_n_0\,
      D => \data_stop_adc3_reg[4]_0\(2),
      Q => \data_stop_adc3_reg_n_0_[3]\,
      R => '0'
    );
\data_stop_adc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc3[4]_i_1_n_0\,
      D => \data_stop_adc3_reg[4]_0\(3),
      Q => \data_stop_adc3_reg_n_0_[4]\,
      R => '0'
    );
drp_gnt_adc0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_gnt_adc0,
      Q => drp_gnt_adc0_r,
      R => \^reset_const_i\
    );
drp_gnt_adc1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_gnt_adc1,
      Q => drp_gnt_adc1_r,
      R => \^reset_const_i\
    );
drp_gnt_adc2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_gnt_adc2,
      Q => drp_gnt_adc2_r,
      R => \^reset_const_i\
    );
drp_gnt_adc3_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_gnt_adc3,
      Q => drp_gnt_adc3_r,
      R => \^reset_const_i\
    );
\drp_req_adc0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_start_rising_held,
      I1 => \^q\(0),
      O => \drp_req_adc0_i_1__0_n_0\
    );
drp_req_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => \drp_req_adc0_i_1__0_n_0\,
      Q => \^const_req_adc0\,
      R => \^reset_const_i\
    );
drp_req_adc1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      O => drp_req_adc1_i_1_n_0
    );
drp_req_adc1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc1[3]_i_1_n_0\,
      D => drp_req_adc1_i_1_n_0,
      Q => \^const_req_adc1\,
      R => \^reset_const_i\
    );
\drp_req_adc2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      O => \drp_req_adc2_i_1__0_n_0\
    );
drp_req_adc2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc2[3]_i_1_n_0\,
      D => \drp_req_adc2_i_1__0_n_0\,
      Q => \^const_req_adc2\,
      R => \^reset_const_i\
    );
\drp_req_adc3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      O => \drp_req_adc3_i_1__0_n_0\
    );
drp_req_adc3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc3[3]_i_1_n_0\,
      D => \drp_req_adc3_i_1__0_n_0\,
      Q => \^const_req_adc3\,
      R => \^reset_const_i\
    );
\mu_adc0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040005050505"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => adc0_start_rising_held,
      I2 => \^q\(1),
      I3 => \data_index_adc0_reg[5]_0\(1),
      I4 => \data_index_adc0_reg[5]_0\(0),
      I5 => \^q\(0),
      O => \mu_adc0[3]_i_1_n_0\
    );
\mu_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(0),
      Q => \mu_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\mu_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(1),
      Q => \mu_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\mu_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(2),
      Q => \mu_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\mu_adc1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => adc1_start_rising_held,
      I3 => \data_index_adc1_reg[5]_0\(1),
      I4 => \data_index_adc1_reg[5]_0\(0),
      I5 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      O => \mu_adc1[3]_i_1_n_0\
    );
\mu_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc1[3]_i_1_n_0\,
      D => \mu_adc1_reg[3]_0\(0),
      Q => \mu_adc1_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\mu_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc1[3]_i_1_n_0\,
      D => \mu_adc1_reg[3]_0\(1),
      Q => \mu_adc1_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\mu_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc1[3]_i_1_n_0\,
      D => \mu_adc1_reg[3]_0\(2),
      Q => \mu_adc1_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\mu_adc2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => adc2_start_rising_held,
      I3 => \data_index_adc2_reg[3]_0\(1),
      I4 => \data_index_adc2_reg[3]_0\(0),
      I5 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      O => \mu_adc2[3]_i_1_n_0\
    );
\mu_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc2[3]_i_1_n_0\,
      D => \mu_adc2_reg[3]_0\(0),
      Q => \mu_adc2_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\mu_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc2[3]_i_1_n_0\,
      D => \mu_adc2_reg[3]_0\(1),
      Q => \mu_adc2_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\mu_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc2[3]_i_1_n_0\,
      D => \mu_adc2_reg[3]_0\(2),
      Q => \mu_adc2_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\mu_adc3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => adc3_start_rising_held,
      I3 => \data_index_adc3_reg[5]_0\(1),
      I4 => \data_index_adc3_reg[5]_0\(0),
      I5 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      O => \mu_adc3[3]_i_1_n_0\
    );
\mu_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc3[3]_i_1_n_0\,
      D => \mu_adc3_reg[3]_0\(0),
      Q => \mu_adc3_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\mu_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc3[3]_i_1_n_0\,
      D => \mu_adc3_reg[3]_0\(1),
      Q => \mu_adc3_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\mu_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc3[3]_i_1_n_0\,
      D => \mu_adc3_reg[3]_0\(2),
      Q => \mu_adc3_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\signal_high_adc0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => adc0_start_rising_held,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \signal_high_adc0[2]_i_1_n_0\
    );
\signal_high_adc0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc0[2]_i_1_n_0\,
      D => \signal_high_adc0_reg[2]_0\(0),
      Q => \signal_high_adc0_reg_n_0_[0]\,
      S => \^reset_const_i\
    );
\signal_high_adc0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc0[2]_i_1_n_0\,
      D => \signal_high_adc0_reg[2]_0\(1),
      Q => \signal_high_adc0_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\signal_high_adc1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => adc1_start_rising_held,
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      O => \signal_high_adc1[2]_i_1_n_0\
    );
\signal_high_adc1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc1[2]_i_1_n_0\,
      D => \signal_high_adc1_reg[2]_0\(0),
      Q => \signal_high_adc1_reg_n_0_[0]\,
      S => \^reset_const_i\
    );
\signal_high_adc1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc1[2]_i_1_n_0\,
      D => \signal_high_adc1_reg[2]_0\(1),
      Q => \signal_high_adc1_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\signal_high_adc2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => adc2_start_rising_held,
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      O => \signal_high_adc2[2]_i_1_n_0\
    );
\signal_high_adc2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc2[2]_i_1_n_0\,
      D => \signal_high_adc2_reg[2]_0\(0),
      Q => \signal_high_adc2_reg_n_0_[0]\,
      S => \^reset_const_i\
    );
\signal_high_adc2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc2[2]_i_1_n_0\,
      D => \signal_high_adc2_reg[2]_0\(1),
      Q => \signal_high_adc2_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\signal_high_adc3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => adc3_start_rising_held,
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      O => \signal_high_adc3[2]_i_1_n_0\
    );
\signal_high_adc3_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc3[2]_i_1_n_0\,
      D => \signal_high_adc3_reg[2]_0\(0),
      Q => \signal_high_adc3_reg_n_0_[0]\,
      S => \^reset_const_i\
    );
\signal_high_adc3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc3[2]_i_1_n_0\,
      D => \signal_high_adc3_reg[2]_0\(1),
      Q => \signal_high_adc3_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\slice_enables_adc0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0031"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => adc0_start_rising_held,
      I3 => const_sm_state_adc0(2),
      O => \slice_enables_adc0[3]_i_1_n_0\
    );
\slice_enables_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(0),
      Q => \slice_enables_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(1),
      Q => \slice_enables_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(2),
      Q => \slice_enables_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(3),
      Q => \slice_enables_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\slice_enables_adc1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => adc1_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => const_sm_state_adc1(2),
      O => \slice_enables_adc1[3]_i_1_n_0\
    );
\slice_enables_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc1[3]_i_1_n_0\,
      D => \slice_enables_adc1_reg[3]_0\(0),
      Q => \slice_enables_adc1_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_enables_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc1[3]_i_1_n_0\,
      D => \slice_enables_adc1_reg[3]_0\(1),
      Q => \slice_enables_adc1_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_enables_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc1[3]_i_1_n_0\,
      D => \slice_enables_adc1_reg[3]_0\(2),
      Q => \slice_enables_adc1_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_enables_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc1[3]_i_1_n_0\,
      D => \slice_enables_adc1_reg[3]_0\(3),
      Q => \slice_enables_adc1_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\slice_enables_adc2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => adc2_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => const_sm_state_adc2(2),
      O => \slice_enables_adc2[3]_i_1_n_0\
    );
\slice_enables_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc2[3]_i_1_n_0\,
      D => \slice_enables_adc2_reg[3]_0\(0),
      Q => \slice_enables_adc2_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_enables_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc2[3]_i_1_n_0\,
      D => \slice_enables_adc2_reg[3]_0\(1),
      Q => \slice_enables_adc2_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_enables_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc2[3]_i_1_n_0\,
      D => \slice_enables_adc2_reg[3]_0\(2),
      Q => \slice_enables_adc2_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_enables_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc2[3]_i_1_n_0\,
      D => \slice_enables_adc2_reg[3]_0\(3),
      Q => \slice_enables_adc2_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\slice_enables_adc3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => adc3_start_rising_held,
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => const_sm_state_adc3(2),
      O => \slice_enables_adc3[3]_i_1_n_0\
    );
\slice_enables_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc3[3]_i_1_n_0\,
      D => \slice_enables_adc3_reg[3]_0\(0),
      Q => \slice_enables_adc3_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_enables_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc3[3]_i_1_n_0\,
      D => \slice_enables_adc3_reg[3]_0\(1),
      Q => \slice_enables_adc3_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_enables_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc3[3]_i_1_n_0\,
      D => \slice_enables_adc3_reg[3]_0\(2),
      Q => \slice_enables_adc3_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_enables_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc3[3]_i_1_n_0\,
      D => \slice_enables_adc3_reg[3]_0\(3),
      Q => \slice_enables_adc3_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\slice_index_adc0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I2 => const_sm_state_adc0(2),
      I3 => \^q\(1),
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      O => slice_index_adc0(0)
    );
\slice_index_adc0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700000"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I2 => const_sm_state_adc0(2),
      I3 => \^q\(1),
      I4 => \slice_index_adc0_reg_n_0_[1]\,
      I5 => \slice_index_adc0_reg_n_0_[0]\,
      O => slice_index_adc0(1)
    );
\slice_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
        port map (
      I0 => \slice_index_adc0[2]_i_3_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I4 => \slice_index_adc0[2]_i_4_n_0\,
      I5 => \adc0_bg_cal_off[0]_i_4_n_0\,
      O => \slice_index_adc0[2]_i_1_n_0\
    );
\slice_index_adc0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000400"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I1 => const_sm_state_adc0(2),
      I2 => \^q\(1),
      I3 => \slice_index_adc0_reg_n_0_[2]\,
      I4 => \slice_index_adc0_reg_n_0_[1]\,
      I5 => \slice_index_adc0_reg_n_0_[0]\,
      O => slice_index_adc0(2)
    );
\slice_index_adc0[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => const_sm_state_adc0(2),
      O => \slice_index_adc0[2]_i_3_n_0\
    );
\slice_index_adc0[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc0_reg_n_0_[0]\,
      I1 => \subdrp_index_adc0_reg_n_0_[2]\,
      I2 => \subdrp_index_adc0_reg_n_0_[1]\,
      O => \slice_index_adc0[2]_i_4_n_0\
    );
\slice_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(0),
      Q => \slice_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(1),
      Q => \slice_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(2),
      Q => \slice_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_index_adc1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc1_reg_n_0_[2]\,
      I2 => const_sm_state_adc1(2),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I4 => \slice_index_adc1_reg_n_0_[0]\,
      O => slice_index_adc1(0)
    );
\slice_index_adc1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700000"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc1_reg_n_0_[2]\,
      I2 => const_sm_state_adc1(2),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I4 => \slice_index_adc1_reg_n_0_[1]\,
      I5 => \slice_index_adc1_reg_n_0_[0]\,
      O => slice_index_adc1(1)
    );
\slice_index_adc1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
        port map (
      I0 => \slice_index_adc1[2]_i_3_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc1[1]_i_2_n_0\,
      I2 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I3 => subdrp_adc1_reg_n_0,
      I4 => \slice_index_adc1[2]_i_4_n_0\,
      I5 => \adc1_bg_cal_off[0]_i_3_n_0\,
      O => \slice_index_adc1[2]_i_1_n_0\
    );
\slice_index_adc1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000400"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => const_sm_state_adc1(2),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => \slice_index_adc1_reg_n_0_[2]\,
      I4 => \slice_index_adc1_reg_n_0_[1]\,
      I5 => \slice_index_adc1_reg_n_0_[0]\,
      O => slice_index_adc1(2)
    );
\slice_index_adc1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => const_sm_state_adc1(2),
      O => \slice_index_adc1[2]_i_3_n_0\
    );
\slice_index_adc1[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc1_reg_n_0_[0]\,
      I1 => \subdrp_index_adc1_reg_n_0_[2]\,
      I2 => \subdrp_index_adc1_reg_n_0_[1]\,
      O => \slice_index_adc1[2]_i_4_n_0\
    );
\slice_index_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc1[2]_i_1_n_0\,
      D => slice_index_adc1(0),
      Q => \slice_index_adc1_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_index_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc1[2]_i_1_n_0\,
      D => slice_index_adc1(1),
      Q => \slice_index_adc1_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_index_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc1[2]_i_1_n_0\,
      D => slice_index_adc1(2),
      Q => \slice_index_adc1_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_index_adc2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc2_reg_n_0_[2]\,
      I2 => const_sm_state_adc2(2),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I4 => \slice_index_adc2_reg_n_0_[0]\,
      O => slice_index_adc2(0)
    );
\slice_index_adc2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700000"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc2_reg_n_0_[2]\,
      I2 => const_sm_state_adc2(2),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I4 => \slice_index_adc2_reg_n_0_[1]\,
      I5 => \slice_index_adc2_reg_n_0_[0]\,
      O => slice_index_adc2(1)
    );
\slice_index_adc2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
        port map (
      I0 => \slice_index_adc2[2]_i_3_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc2[1]_i_2_n_0\,
      I2 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I3 => subdrp_adc2_reg_n_0,
      I4 => \slice_index_adc2[2]_i_4_n_0\,
      I5 => \adc2_bg_cal_off[0]_i_3_n_0\,
      O => \slice_index_adc2[2]_i_1_n_0\
    );
\slice_index_adc2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000400"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => const_sm_state_adc2(2),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => \slice_index_adc2_reg_n_0_[2]\,
      I4 => \slice_index_adc2_reg_n_0_[1]\,
      I5 => \slice_index_adc2_reg_n_0_[0]\,
      O => slice_index_adc2(2)
    );
\slice_index_adc2[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => const_sm_state_adc2(2),
      O => \slice_index_adc2[2]_i_3_n_0\
    );
\slice_index_adc2[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc2_reg_n_0_[2]\,
      I1 => \subdrp_index_adc2_reg_n_0_[0]\,
      I2 => \subdrp_index_adc2_reg_n_0_[1]\,
      O => \slice_index_adc2[2]_i_4_n_0\
    );
\slice_index_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc2[2]_i_1_n_0\,
      D => slice_index_adc2(0),
      Q => \slice_index_adc2_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_index_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc2[2]_i_1_n_0\,
      D => slice_index_adc2(1),
      Q => \slice_index_adc2_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_index_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc2[2]_i_1_n_0\,
      D => slice_index_adc2(2),
      Q => \slice_index_adc2_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_index_adc3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc3_reg_n_0_[2]\,
      I2 => const_sm_state_adc3(2),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I4 => \slice_index_adc3_reg_n_0_[0]\,
      O => slice_index_adc3(0)
    );
\slice_index_adc3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700000"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => \slice_index_adc3_reg_n_0_[2]\,
      I2 => const_sm_state_adc3(2),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I4 => \slice_index_adc3_reg_n_0_[1]\,
      I5 => \slice_index_adc3_reg_n_0_[0]\,
      O => slice_index_adc3(1)
    );
\slice_index_adc3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
        port map (
      I0 => \slice_index_adc3[2]_i_3_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc3[1]_i_2_n_0\,
      I2 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I3 => subdrp_adc3_reg_n_0,
      I4 => \slice_index_adc3[2]_i_4_n_0\,
      I5 => \adc3_bg_cal_off[0]_i_3_n_0\,
      O => \slice_index_adc3[2]_i_1_n_0\
    );
\slice_index_adc3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000400"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I1 => const_sm_state_adc3(2),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => \slice_index_adc3_reg_n_0_[2]\,
      I4 => \slice_index_adc3_reg_n_0_[1]\,
      I5 => \slice_index_adc3_reg_n_0_[0]\,
      O => slice_index_adc3(2)
    );
\slice_index_adc3[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => const_sm_state_adc3(2),
      O => \slice_index_adc3[2]_i_3_n_0\
    );
\slice_index_adc3[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc3_reg_n_0_[2]\,
      I1 => \subdrp_index_adc3_reg_n_0_[0]\,
      I2 => \subdrp_index_adc3_reg_n_0_[1]\,
      O => \slice_index_adc3[2]_i_4_n_0\
    );
\slice_index_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc3[2]_i_1_n_0\,
      D => slice_index_adc3(0),
      Q => \slice_index_adc3_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_index_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc3[2]_i_1_n_0\,
      D => slice_index_adc3(1),
      Q => \slice_index_adc3_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_index_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc3[2]_i_1_n_0\,
      D => slice_index_adc3(2),
      Q => \slice_index_adc3_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
subdrp_adc0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in,
      O => subdrp_adc0_i_1_n_0
    );
subdrp_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => subdrp_adc0_i_1_n_0,
      Q => subdrp_adc0_reg_n_0,
      R => \^reset_const_i\
    );
subdrp_adc1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\,
      O => subdrp_adc1_i_1_n_0
    );
subdrp_adc1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc1[3]_i_1_n_0\,
      D => subdrp_adc1_i_1_n_0,
      Q => subdrp_adc1_reg_n_0,
      R => \^reset_const_i\
    );
subdrp_adc2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\,
      O => subdrp_adc2_i_1_n_0
    );
subdrp_adc2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc2[3]_i_1_n_0\,
      D => subdrp_adc2_i_1_n_0,
      Q => subdrp_adc2_reg_n_0,
      R => \^reset_const_i\
    );
subdrp_adc3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\,
      O => subdrp_adc3_i_1_n_0
    );
subdrp_adc3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc3[3]_i_1_n_0\,
      D => subdrp_adc3_i_1_n_0,
      Q => subdrp_adc3_reg_n_0,
      R => \^reset_const_i\
    );
\subdrp_addr_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc0_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \^q\(1),
      O => \subdrp_addr_adc0[0]_i_1_n_0\
    );
\subdrp_addr_adc0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subdrp_index_adc0_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \^q\(1),
      O => \subdrp_addr_adc0[1]_i_1_n_0\
    );
\subdrp_addr_adc0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => p_0_in,
      I1 => \subdrp_index_adc0_reg_n_0_[1]\,
      I2 => \subdrp_index_adc0_reg_n_0_[2]\,
      I3 => \^q\(1),
      O => \subdrp_addr_adc0[2]_i_1_n_0\
    );
\subdrp_addr_adc0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0025"
    )
        port map (
      I0 => \^q\(0),
      I1 => adc0_sm_reset_i_0,
      I2 => \^q\(1),
      I3 => const_sm_state_adc0(2),
      O => \subdrp_addr_adc0[3]_i_1_n_0\
    );
\subdrp_addr_adc0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in,
      I2 => \subdrp_index_adc0_reg_n_0_[1]\,
      I3 => \subdrp_index_adc0_reg_n_0_[2]\,
      O => \subdrp_addr_adc0[3]_i_2_n_0\
    );
\subdrp_addr_adc0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440014277FF7FFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => p_0_in
    );
\subdrp_addr_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[0]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[1]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[1]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[2]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[3]_i_2_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc1_reg_n_0_[0]\,
      I1 => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      O => \subdrp_addr_adc1[0]_i_1_n_0\
    );
\subdrp_addr_adc1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subdrp_index_adc1_reg_n_0_[1]\,
      I1 => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      O => \subdrp_addr_adc1[1]_i_1_n_0\
    );
\subdrp_addr_adc1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\,
      I1 => \subdrp_index_adc1_reg_n_0_[1]\,
      I2 => \subdrp_index_adc1_reg_n_0_[2]\,
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      O => \subdrp_addr_adc1[2]_i_1_n_0\
    );
\subdrp_addr_adc1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1003"
    )
        port map (
      I0 => \adc1_drpdi_reg[0]_0\,
      I1 => const_sm_state_adc1(2),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      O => \subdrp_addr_adc1[3]_i_1_n_0\
    );
\subdrp_addr_adc1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \constants_array_inferred__0/subdrp_addr_adc1[3]_i_3_n_0\,
      I2 => \subdrp_index_adc1_reg_n_0_[1]\,
      I3 => \subdrp_index_adc1_reg_n_0_[2]\,
      O => \subdrp_addr_adc1[3]_i_2_n_0\
    );
\subdrp_addr_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc1[3]_i_1_n_0\,
      D => \subdrp_addr_adc1[0]_i_1_n_0\,
      Q => \subdrp_addr_adc1_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc1[3]_i_1_n_0\,
      D => \subdrp_addr_adc1[1]_i_1_n_0\,
      Q => \subdrp_addr_adc1_reg_n_0_[1]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc1[3]_i_1_n_0\,
      D => \subdrp_addr_adc1[2]_i_1_n_0\,
      Q => \subdrp_addr_adc1_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc1[3]_i_1_n_0\,
      D => \subdrp_addr_adc1[3]_i_2_n_0\,
      Q => \subdrp_addr_adc1_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc2_reg_n_0_[0]\,
      I1 => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      O => \subdrp_addr_adc2[0]_i_1_n_0\
    );
\subdrp_addr_adc2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subdrp_index_adc2_reg_n_0_[1]\,
      I1 => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      O => \subdrp_addr_adc2[1]_i_1_n_0\
    );
\subdrp_addr_adc2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\,
      I1 => \subdrp_index_adc2_reg_n_0_[1]\,
      I2 => \subdrp_index_adc2_reg_n_0_[2]\,
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      O => \subdrp_addr_adc2[2]_i_1_n_0\
    );
\subdrp_addr_adc2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1003"
    )
        port map (
      I0 => \adc2_drpdi_reg[0]_0\,
      I1 => const_sm_state_adc2(2),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      O => \subdrp_addr_adc2[3]_i_1_n_0\
    );
\subdrp_addr_adc2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \constants_array_inferred__1/subdrp_addr_adc2[3]_i_3_n_0\,
      I2 => \subdrp_index_adc2_reg_n_0_[1]\,
      I3 => \subdrp_index_adc2_reg_n_0_[2]\,
      O => \subdrp_addr_adc2[3]_i_2_n_0\
    );
\subdrp_addr_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc2[3]_i_1_n_0\,
      D => \subdrp_addr_adc2[0]_i_1_n_0\,
      Q => \subdrp_addr_adc2_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc2[3]_i_1_n_0\,
      D => \subdrp_addr_adc2[1]_i_1_n_0\,
      Q => \subdrp_addr_adc2_reg_n_0_[1]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc2[3]_i_1_n_0\,
      D => \subdrp_addr_adc2[2]_i_1_n_0\,
      Q => \subdrp_addr_adc2_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc2[3]_i_1_n_0\,
      D => \subdrp_addr_adc2[3]_i_2_n_0\,
      Q => \subdrp_addr_adc2_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \subdrp_index_adc3_reg_n_0_[0]\,
      I1 => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      O => \subdrp_addr_adc3[0]_i_1_n_0\
    );
\subdrp_addr_adc3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subdrp_index_adc3_reg_n_0_[1]\,
      I1 => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\,
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      O => \subdrp_addr_adc3[1]_i_1_n_0\
    );
\subdrp_addr_adc3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\,
      I1 => \subdrp_index_adc3_reg_n_0_[1]\,
      I2 => \subdrp_index_adc3_reg_n_0_[2]\,
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      O => \subdrp_addr_adc3[2]_i_1_n_0\
    );
\subdrp_addr_adc3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1003"
    )
        port map (
      I0 => \adc3_drpdi_reg[0]_0\,
      I1 => const_sm_state_adc3(2),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I3 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      O => \subdrp_addr_adc3[3]_i_1_n_0\
    );
\subdrp_addr_adc3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \constants_array_inferred__2/subdrp_addr_adc3[3]_i_3_n_0\,
      I2 => \subdrp_index_adc3_reg_n_0_[1]\,
      I3 => \subdrp_index_adc3_reg_n_0_[2]\,
      O => \subdrp_addr_adc3[3]_i_2_n_0\
    );
\subdrp_addr_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc3[3]_i_1_n_0\,
      D => \subdrp_addr_adc3[0]_i_1_n_0\,
      Q => \subdrp_addr_adc3_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc3_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc3[3]_i_1_n_0\,
      D => \subdrp_addr_adc3[1]_i_1_n_0\,
      Q => \subdrp_addr_adc3_reg_n_0_[1]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc3[3]_i_1_n_0\,
      D => \subdrp_addr_adc3[2]_i_1_n_0\,
      Q => \subdrp_addr_adc3_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc3[3]_i_1_n_0\,
      D => \subdrp_addr_adc3[3]_i_2_n_0\,
      Q => \subdrp_addr_adc3_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_sm_state_adc0(2),
      I2 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => subdrp_index_adc0(0)
    );
\subdrp_index_adc0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \subdrp_index_adc0_reg_n_0_[1]\,
      I2 => \subdrp_index_adc0_reg_n_0_[0]\,
      I3 => const_sm_state_adc0(2),
      O => \subdrp_index_adc0[1]_i_1_n_0\
    );
\subdrp_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010101010101"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => subdrp_adc0_reg_n_0,
      I4 => \adc0_bg_cal_off_reg[0]_i_5_n_2\,
      I5 => \adc0_bg_cal_off[0]_i_4_n_0\,
      O => \subdrp_index_adc0[2]_i_1_n_0\
    );
\subdrp_index_adc0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02202200"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \^q\(1),
      I2 => \subdrp_index_adc0_reg_n_0_[1]\,
      I3 => \subdrp_index_adc0_reg_n_0_[2]\,
      I4 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => subdrp_index_adc0(2)
    );
\subdrp_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => subdrp_index_adc0(0),
      Q => \subdrp_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => \subdrp_index_adc0[1]_i_1_n_0\,
      Q => \subdrp_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => subdrp_index_adc0(2),
      Q => \subdrp_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => const_sm_state_adc1(2),
      I2 => \subdrp_index_adc1_reg_n_0_[0]\,
      O => subdrp_index_adc1(0)
    );
\subdrp_index_adc1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I1 => \subdrp_index_adc1_reg_n_0_[1]\,
      I2 => \subdrp_index_adc1_reg_n_0_[0]\,
      I3 => const_sm_state_adc1(2),
      O => \subdrp_index_adc1[1]_i_1_n_0\
    );
\subdrp_index_adc1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010101010101"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(0),
      I3 => \adc1_bg_cal_off_reg[0]_i_4_n_2\,
      I4 => subdrp_adc1_reg_n_0,
      I5 => \adc1_bg_cal_off[0]_i_3_n_0\,
      O => \subdrp_index_adc1[2]_i_1_n_0\
    );
\subdrp_index_adc1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02202200"
    )
        port map (
      I0 => const_sm_state_adc1(2),
      I1 => \^fsm_sequential_const_sm_state_adc1_reg[1]_0\(1),
      I2 => \subdrp_index_adc1_reg_n_0_[1]\,
      I3 => \subdrp_index_adc1_reg_n_0_[2]\,
      I4 => \subdrp_index_adc1_reg_n_0_[0]\,
      O => subdrp_index_adc1(2)
    );
\subdrp_index_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc1[2]_i_1_n_0\,
      D => subdrp_index_adc1(0),
      Q => \subdrp_index_adc1_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc1[2]_i_1_n_0\,
      D => \subdrp_index_adc1[1]_i_1_n_0\,
      Q => \subdrp_index_adc1_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc1[2]_i_1_n_0\,
      D => subdrp_index_adc1(2),
      Q => \subdrp_index_adc1_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => const_sm_state_adc2(2),
      I2 => \subdrp_index_adc2_reg_n_0_[0]\,
      O => subdrp_index_adc2(0)
    );
\subdrp_index_adc2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I1 => \subdrp_index_adc2_reg_n_0_[1]\,
      I2 => \subdrp_index_adc2_reg_n_0_[0]\,
      I3 => const_sm_state_adc2(2),
      O => \subdrp_index_adc2[1]_i_1_n_0\
    );
\subdrp_index_adc2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010101010101"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(0),
      I3 => \adc2_bg_cal_off_reg[0]_i_4_n_2\,
      I4 => subdrp_adc2_reg_n_0,
      I5 => \adc2_bg_cal_off[0]_i_3_n_0\,
      O => \subdrp_index_adc2[2]_i_1_n_0\
    );
\subdrp_index_adc2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => const_sm_state_adc2(2),
      I1 => \^fsm_sequential_const_sm_state_adc2_reg[1]_0\(1),
      I2 => \subdrp_index_adc2_reg_n_0_[1]\,
      I3 => \subdrp_index_adc2_reg_n_0_[0]\,
      I4 => \subdrp_index_adc2_reg_n_0_[2]\,
      O => subdrp_index_adc2(2)
    );
\subdrp_index_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc2[2]_i_1_n_0\,
      D => subdrp_index_adc2(0),
      Q => \subdrp_index_adc2_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc2[2]_i_1_n_0\,
      D => \subdrp_index_adc2[1]_i_1_n_0\,
      Q => \subdrp_index_adc2_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc2[2]_i_1_n_0\,
      D => subdrp_index_adc2(2),
      Q => \subdrp_index_adc2_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => const_sm_state_adc3(2),
      I2 => \subdrp_index_adc3_reg_n_0_[0]\,
      O => subdrp_index_adc3(0)
    );
\subdrp_index_adc3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I1 => \subdrp_index_adc3_reg_n_0_[1]\,
      I2 => \subdrp_index_adc3_reg_n_0_[0]\,
      I3 => const_sm_state_adc3(2),
      O => \subdrp_index_adc3[1]_i_1_n_0\
    );
\subdrp_index_adc3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010101010101"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(0),
      I3 => \adc3_bg_cal_off_reg[0]_i_4_n_2\,
      I4 => subdrp_adc3_reg_n_0,
      I5 => \adc3_bg_cal_off[0]_i_3_n_0\,
      O => \subdrp_index_adc3[2]_i_1_n_0\
    );
\subdrp_index_adc3[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => const_sm_state_adc3(2),
      I1 => \^fsm_sequential_const_sm_state_adc3_reg[1]_0\(1),
      I2 => \subdrp_index_adc3_reg_n_0_[1]\,
      I3 => \subdrp_index_adc3_reg_n_0_[0]\,
      I4 => \subdrp_index_adc3_reg_n_0_[2]\,
      O => subdrp_index_adc3(2)
    );
\subdrp_index_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc3[2]_i_1_n_0\,
      D => subdrp_index_adc3(0),
      Q => \subdrp_index_adc3_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc3[2]_i_1_n_0\,
      D => \subdrp_index_adc3[1]_i_1_n_0\,
      Q => \subdrp_index_adc3_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc3[2]_i_1_n_0\,
      D => subdrp_index_adc3(2),
      Q => \subdrp_index_adc3_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_counter_f is
  port (
    s_axi_awvalid_0 : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[2]\ : out STD_LOGIC;
    timeout_i : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \icount_out_reg[11]_0\ : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    s_axi_rvalid_reg_reg : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    cs_ce_ld_enable_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_counter_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_counter_f is
  signal \^fsm_sequential_access_cs_reg[1]\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_12\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_13\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_14\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_15\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_5\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_6\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_7\ : STD_LOGIC;
  signal icount_out0_carry_i_1_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_2_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_3_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_4_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_5_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_6_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_7_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_8_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_9_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_1 : STD_LOGIC;
  signal icount_out0_carry_n_10 : STD_LOGIC;
  signal icount_out0_carry_n_11 : STD_LOGIC;
  signal icount_out0_carry_n_12 : STD_LOGIC;
  signal icount_out0_carry_n_13 : STD_LOGIC;
  signal icount_out0_carry_n_14 : STD_LOGIC;
  signal icount_out0_carry_n_15 : STD_LOGIC;
  signal icount_out0_carry_n_2 : STD_LOGIC;
  signal icount_out0_carry_n_3 : STD_LOGIC;
  signal icount_out0_carry_n_4 : STD_LOGIC;
  signal icount_out0_carry_n_5 : STD_LOGIC;
  signal icount_out0_carry_n_6 : STD_LOGIC;
  signal icount_out0_carry_n_7 : STD_LOGIC;
  signal icount_out0_carry_n_8 : STD_LOGIC;
  signal icount_out0_carry_n_9 : STD_LOGIC;
  signal \icount_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^timeout_i\ : STD_LOGIC;
  signal \NLW_icount_out0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_icount_out0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of icount_out0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icount_out0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icount_out[11]_i_4\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of s_axi_rvalid_reg_i_1 : label is "soft_lutpair515";
begin
  \FSM_sequential_access_cs_reg[1]\ <= \^fsm_sequential_access_cs_reg[1]\;
  timeout_i <= \^timeout_i\;
icount_out0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \icount_out_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => icount_out0_carry_n_0,
      CO(6) => icount_out0_carry_n_1,
      CO(5) => icount_out0_carry_n_2,
      CO(4) => icount_out0_carry_n_3,
      CO(3) => icount_out0_carry_n_4,
      CO(2) => icount_out0_carry_n_5,
      CO(1) => icount_out0_carry_n_6,
      CO(0) => icount_out0_carry_n_7,
      DI(7) => \icount_out_reg_n_0_[7]\,
      DI(6) => \icount_out_reg_n_0_[6]\,
      DI(5) => \icount_out_reg_n_0_[5]\,
      DI(4) => \icount_out_reg_n_0_[4]\,
      DI(3) => \icount_out_reg_n_0_[3]\,
      DI(2) => \icount_out_reg_n_0_[2]\,
      DI(1) => \icount_out_reg_n_0_[1]\,
      DI(0) => icount_out0_carry_i_1_n_0,
      O(7) => icount_out0_carry_n_8,
      O(6) => icount_out0_carry_n_9,
      O(5) => icount_out0_carry_n_10,
      O(4) => icount_out0_carry_n_11,
      O(3) => icount_out0_carry_n_12,
      O(2) => icount_out0_carry_n_13,
      O(1) => icount_out0_carry_n_14,
      O(0) => icount_out0_carry_n_15,
      S(7) => icount_out0_carry_i_2_n_0,
      S(6) => icount_out0_carry_i_3_n_0,
      S(5) => icount_out0_carry_i_4_n_0,
      S(4) => icount_out0_carry_i_5_n_0,
      S(3) => icount_out0_carry_i_6_n_0,
      S(2) => icount_out0_carry_i_7_n_0,
      S(1) => icount_out0_carry_i_8_n_0,
      S(0) => icount_out0_carry_i_9_n_0
    );
\icount_out0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icount_out0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_icount_out0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \icount_out0_carry__0_n_5\,
      CO(1) => \icount_out0_carry__0_n_6\,
      CO(0) => \icount_out0_carry__0_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \icount_out_reg_n_0_[10]\,
      DI(1) => \icount_out_reg_n_0_[9]\,
      DI(0) => \icount_out_reg_n_0_[8]\,
      O(7 downto 4) => \NLW_icount_out0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \icount_out0_carry__0_n_12\,
      O(2) => \icount_out0_carry__0_n_13\,
      O(1) => \icount_out0_carry__0_n_14\,
      O(0) => \icount_out0_carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \icount_out0_carry__0_i_1_n_0\,
      S(2) => \icount_out0_carry__0_i_2_n_0\,
      S(1) => \icount_out0_carry__0_i_3_n_0\,
      S(0) => \icount_out0_carry__0_i_4_n_0\
    );
\icount_out0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_1_n_0\
    );
\icount_out0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[10]\,
      I1 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_2_n_0\
    );
\icount_out0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[9]\,
      I1 => \icount_out_reg_n_0_[10]\,
      O => \icount_out0_carry__0_i_3_n_0\
    );
\icount_out0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[8]\,
      I1 => \icount_out_reg_n_0_[9]\,
      O => \icount_out0_carry__0_i_4_n_0\
    );
icount_out0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      O => icount_out0_carry_i_1_n_0
    );
icount_out0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[7]\,
      I1 => \icount_out_reg_n_0_[8]\,
      O => icount_out0_carry_i_2_n_0
    );
icount_out0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[6]\,
      I1 => \icount_out_reg_n_0_[7]\,
      O => icount_out0_carry_i_3_n_0
    );
icount_out0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[5]\,
      I1 => \icount_out_reg_n_0_[6]\,
      O => icount_out0_carry_i_4_n_0
    );
icount_out0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[4]\,
      I1 => \icount_out_reg_n_0_[5]\,
      O => icount_out0_carry_i_5_n_0
    );
icount_out0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[3]\,
      I1 => \icount_out_reg_n_0_[4]\,
      O => icount_out0_carry_i_6_n_0
    );
icount_out0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[2]\,
      I1 => \icount_out_reg_n_0_[3]\,
      O => icount_out0_carry_i_7_n_0
    );
icount_out0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => \icount_out_reg_n_0_[2]\,
      O => icount_out0_carry_i_8_n_0
    );
icount_out0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => \icount_out_reg[11]_0\,
      O => icount_out0_carry_i_9_n_0
    );
\icount_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00830080FFFFFFFF"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => s_axi_arvalid,
      I5 => \icount_out_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\icount_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => \icount_out0_carry__0_n_14\,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(10)
    );
\icount_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AA0AAAA2AAA"
    )
        port map (
      I0 => \icount_out0_carry__0_n_13\,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(11)
    );
\icount_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00030003050"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^fsm_sequential_access_cs_reg[1]\,
      I2 => counter_en_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => s_axi_awvalid_0
    );
\icount_out[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \FSM_sequential_access_cs_reg[2]\
    );
\icount_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^timeout_i\,
      I1 => \icount_out_reg[11]_0\,
      I2 => \icount_out0_carry__0_n_12\,
      I3 => cs_ce_ld_enable_i,
      O => \icount_out[12]_i_1_n_0\
    );
\icount_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_15,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(1)
    );
\icount_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_14,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(2)
    );
\icount_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_13,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(3)
    );
\icount_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_12,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(4)
    );
\icount_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_11,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(5)
    );
\icount_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_10,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(6)
    );
\icount_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_9,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(7)
    );
\icount_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => icount_out0_carry_n_8,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(8)
    );
\icount_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAFAAAAEAAA"
    )
        port map (
      I0 => \icount_out0_carry__0_n_15\,
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => p_1_in(9)
    );
\icount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(0),
      Q => \icount_out_reg_n_0_[0]\,
      R => '0'
    );
\icount_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(10),
      Q => \icount_out_reg_n_0_[10]\,
      R => '0'
    );
\icount_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(11),
      Q => \icount_out_reg_n_0_[11]\,
      R => '0'
    );
\icount_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \icount_out[12]_i_1_n_0\,
      Q => \^timeout_i\,
      R => '0'
    );
\icount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(1),
      Q => \icount_out_reg_n_0_[1]\,
      R => '0'
    );
\icount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(2),
      Q => \icount_out_reg_n_0_[2]\,
      R => '0'
    );
\icount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(3),
      Q => \icount_out_reg_n_0_[3]\,
      R => '0'
    );
\icount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(4),
      Q => \icount_out_reg_n_0_[4]\,
      R => '0'
    );
\icount_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(5),
      Q => \icount_out_reg_n_0_[5]\,
      R => '0'
    );
\icount_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(6),
      Q => \icount_out_reg_n_0_[6]\,
      R => '0'
    );
\icount_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(7),
      Q => \icount_out_reg_n_0_[7]\,
      R => '0'
    );
\icount_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(8),
      Q => \icount_out_reg_n_0_[8]\,
      R => '0'
    );
\icount_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(9),
      Q => \icount_out_reg_n_0_[9]\,
      R => '0'
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => Q(1),
      I1 => axi_RdAck,
      I2 => s_axi_rvalid_reg_reg,
      I3 => drp_RdAck_r,
      O => \^fsm_sequential_access_cs_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_device_rom is
  port (
    \data_reg[28]_0\ : out STD_LOGIC;
    \data_reg[28]_1\ : out STD_LOGIC;
    \data_reg[28]_2\ : out STD_LOGIC;
    \data_reg[28]_3\ : out STD_LOGIC;
    \data_reg[28]_4\ : out STD_LOGIC;
    \data_reg[28]_5\ : out STD_LOGIC;
    \data_reg[28]_6\ : out STD_LOGIC;
    \data_reg[28]_7\ : out STD_LOGIC;
    \data_reg[28]_8\ : out STD_LOGIC;
    \data_reg[28]_9\ : out STD_LOGIC;
    \data_reg[28]_10\ : out STD_LOGIC;
    \data_reg[28]_11\ : out STD_LOGIC;
    \data_reg[28]_12\ : out STD_LOGIC;
    \data_reg[28]_13\ : out STD_LOGIC;
    \data_reg[28]_14\ : out STD_LOGIC;
    \data_reg[28]_15\ : out STD_LOGIC;
    \adc0_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc0_drpdi_reg[0]\ : out STD_LOGIC;
    \adc0_drpdi_reg[1]\ : out STD_LOGIC;
    \adc0_drpdi_reg[2]\ : out STD_LOGIC;
    \adc0_drpdi_reg[3]\ : out STD_LOGIC;
    \adc0_drpdi_reg[4]\ : out STD_LOGIC;
    \adc0_drpdi_reg[5]\ : out STD_LOGIC;
    \adc0_drpdi_reg[6]\ : out STD_LOGIC;
    \adc0_drpdi_reg[7]\ : out STD_LOGIC;
    \adc0_drpdi_reg[8]\ : out STD_LOGIC;
    \adc0_drpdi_reg[9]\ : out STD_LOGIC;
    \adc0_drpdi_reg[10]\ : out STD_LOGIC;
    \adc0_drpdi_reg[11]\ : out STD_LOGIC;
    \adc0_drpdi_reg[12]\ : out STD_LOGIC;
    \adc0_drpdi_reg[13]\ : out STD_LOGIC;
    \adc0_drpdi_reg[15]\ : out STD_LOGIC;
    \adc0_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc1_drpaddr_reg[10]\ : out STD_LOGIC;
    \data_reg[27]_0\ : out STD_LOGIC;
    \adc1_drpaddr_reg[9]\ : out STD_LOGIC;
    \data_reg[27]_1\ : out STD_LOGIC;
    \adc1_drpaddr_reg[8]\ : out STD_LOGIC;
    \data_reg[27]_2\ : out STD_LOGIC;
    \adc1_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[5]\ : out STD_LOGIC;
    \data_reg[27]_3\ : out STD_LOGIC;
    \adc1_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[2]\ : out STD_LOGIC;
    \data_reg[27]_4\ : out STD_LOGIC;
    \adc1_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc1_drpdi_reg[0]\ : out STD_LOGIC;
    \adc1_drpdi_reg[1]\ : out STD_LOGIC;
    \adc1_drpdi_reg[2]\ : out STD_LOGIC;
    \adc1_drpdi_reg[3]\ : out STD_LOGIC;
    \adc1_drpdi_reg[4]\ : out STD_LOGIC;
    \adc1_drpdi_reg[5]\ : out STD_LOGIC;
    \adc1_drpdi_reg[6]\ : out STD_LOGIC;
    \adc1_drpdi_reg[7]\ : out STD_LOGIC;
    \adc1_drpdi_reg[8]\ : out STD_LOGIC;
    \adc1_drpdi_reg[9]\ : out STD_LOGIC;
    \adc1_drpdi_reg[10]\ : out STD_LOGIC;
    \adc1_drpdi_reg[11]\ : out STD_LOGIC;
    \adc1_drpdi_reg[12]\ : out STD_LOGIC;
    \adc1_drpdi_reg[13]\ : out STD_LOGIC;
    \adc1_drpdi_reg[15]\ : out STD_LOGIC;
    \adc1_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc2_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc2_drpdi_reg[0]\ : out STD_LOGIC;
    \adc2_drpdi_reg[1]\ : out STD_LOGIC;
    \adc2_drpdi_reg[2]\ : out STD_LOGIC;
    \adc2_drpdi_reg[3]\ : out STD_LOGIC;
    \adc2_drpdi_reg[4]\ : out STD_LOGIC;
    \adc2_drpdi_reg[5]\ : out STD_LOGIC;
    \adc2_drpdi_reg[6]\ : out STD_LOGIC;
    \adc2_drpdi_reg[7]\ : out STD_LOGIC;
    \adc2_drpdi_reg[8]\ : out STD_LOGIC;
    \adc2_drpdi_reg[9]\ : out STD_LOGIC;
    \adc2_drpdi_reg[10]\ : out STD_LOGIC;
    \adc2_drpdi_reg[11]\ : out STD_LOGIC;
    \adc2_drpdi_reg[12]\ : out STD_LOGIC;
    \adc2_drpdi_reg[13]\ : out STD_LOGIC;
    \adc2_drpdi_reg[15]\ : out STD_LOGIC;
    \adc2_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc3_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc3_drpdi_reg[0]\ : out STD_LOGIC;
    \adc3_drpdi_reg[1]\ : out STD_LOGIC;
    \adc3_drpdi_reg[2]\ : out STD_LOGIC;
    \adc3_drpdi_reg[3]\ : out STD_LOGIC;
    \adc3_drpdi_reg[4]\ : out STD_LOGIC;
    \adc3_drpdi_reg[5]\ : out STD_LOGIC;
    \adc3_drpdi_reg[6]\ : out STD_LOGIC;
    \adc3_drpdi_reg[7]\ : out STD_LOGIC;
    \adc3_drpdi_reg[8]\ : out STD_LOGIC;
    \adc3_drpdi_reg[9]\ : out STD_LOGIC;
    \adc3_drpdi_reg[10]\ : out STD_LOGIC;
    \adc3_drpdi_reg[11]\ : out STD_LOGIC;
    \adc3_drpdi_reg[12]\ : out STD_LOGIC;
    \adc3_drpdi_reg[13]\ : out STD_LOGIC;
    \adc3_drpdi_reg[15]\ : out STD_LOGIC;
    \adc3_drpdi_reg[15]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[29]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27]_5\ : out STD_LOGIC;
    adc1_drpen_tc : out STD_LOGIC;
    dac1_drpen_tc : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_tc_sm_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    dac0_drpen_tc : out STD_LOGIC;
    dac0_drpaddr_tc : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc0_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc0_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc1_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc1_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \adc1_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc2_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc2_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc3_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc3_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac0_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_wen : in STD_LOGIC;
    dac0_den_mon_INST_0_0 : in STD_LOGIC;
    dac0_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    dac1_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_den_mon_INST_0_0 : in STD_LOGIC;
    dac1_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_index_reg_rep[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_tc_sm_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_1\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_2\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    \data_reg[29]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_device_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_device_rom is
  signal \FSM_sequential_tc_sm_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dac0_daddr_mon[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \^data_reg[27]_0\ : STD_LOGIC;
  signal \^data_reg[27]_1\ : STD_LOGIC;
  signal \^data_reg[27]_2\ : STD_LOGIC;
  signal \^data_reg[27]_3\ : STD_LOGIC;
  signal \^data_reg[27]_4\ : STD_LOGIC;
  signal \^data_reg[29]_0\ : STD_LOGIC;
  signal \data_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tile_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adc0_dwe_mon_INST_0_i_2 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[10]_INST_0_i_3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of adc1_dwe_mon_INST_0_i_2 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of adc2_dwe_mon_INST_0_i_2 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of adc3_dwe_mon_INST_0_i_2 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[10]_INST_0_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[8]_INST_0_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[9]_INST_0_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dac0_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dac0_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \dac0_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \dac0_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \dac0_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dac0_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \dac0_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \dac0_di_mon[1]_INST_0_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dac0_di_mon[2]_INST_0_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dac0_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dac0_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \dac0_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dac0_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \dac0_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \dac0_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \dac0_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of dac0_dwe_mon_INST_0_i_1 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[8]_INST_0_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[9]_INST_0_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \dac1_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dac1_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \dac1_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \dac1_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \dac1_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dac1_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \dac1_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \dac1_di_mon[1]_INST_0_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dac1_di_mon[2]_INST_0_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dac1_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dac1_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \dac1_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \dac1_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \dac1_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \dac1_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \dac1_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of dac1_dwe_mon_INST_0_i_1 : label is "soft_lutpair437";
begin
  \data_reg[27]_0\ <= \^data_reg[27]_0\;
  \data_reg[27]_1\ <= \^data_reg[27]_1\;
  \data_reg[27]_2\ <= \^data_reg[27]_2\;
  \data_reg[27]_3\ <= \^data_reg[27]_3\;
  \data_reg[27]_4\ <= \^data_reg[27]_4\;
  \data_reg[29]_0\ <= \^data_reg[29]_0\;
\FSM_sequential_tc_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57AA57BB"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      I3 => Q(1),
      I4 => \FSM_sequential_tc_sm_state_reg[2]\,
      O => D(0)
    );
\FSM_sequential_tc_sm_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => adc3_drprdy_tc,
      I1 => adc2_drprdy_tc,
      I2 => tile_index(1),
      I3 => adc1_drprdy_tc,
      I4 => tile_index(0),
      I5 => adc0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_11_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_8_0\,
      I1 => p_0_in,
      I2 => tile_index(1),
      I3 => \FSM_sequential_tc_sm_state[2]_i_8_1\,
      I4 => tile_index(0),
      I5 => \FSM_sequential_tc_sm_state[2]_i_8_2\,
      O => \FSM_sequential_tc_sm_state[2]_i_13_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5757F757"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_tc_sm_state_reg[0]_0\,
      I2 => Q(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_5_n_0\,
      I4 => Q(1),
      O => \FSM_sequential_tc_sm_state_reg[0]\(0)
    );
\FSM_sequential_tc_sm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A2A2F1A1A2A2F"
    )
        port map (
      I0 => Q(2),
      I1 => \data_index_reg_rep[0]\,
      I2 => Q(0),
      I3 => \FSM_sequential_tc_sm_state_reg[2]\,
      I4 => Q(1),
      I5 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      O => D(1)
    );
\FSM_sequential_tc_sm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFAFA3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_11_n_0\,
      I1 => tile_index(1),
      I2 => tile_index(2),
      I3 => dac1_drprdy_tc,
      I4 => tile_index(0),
      I5 => dac0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_5_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state_reg[1]\,
      I1 => tile_index(0),
      I2 => \FSM_sequential_tc_sm_state_reg[1]_0\,
      I3 => tile_index(2),
      I4 => \FSM_sequential_tc_sm_state[2]_i_13_n_0\,
      O => \FSM_sequential_tc_sm_state[2]_i_8_n_0\
    );
\adc0_daddr_mon[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(0),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(0),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[0]\
    );
\adc0_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(9),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(10),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[10]\
    );
\adc0_daddr_mon[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(1),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(1),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[1]\
    );
\adc0_daddr_mon[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(2),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(2),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[2]\
    );
\adc0_daddr_mon[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(3),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(3),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[3]\
    );
\adc0_daddr_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(4),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(4),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[4]\
    );
\adc0_daddr_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(5),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(5),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[5]\
    );
\adc0_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(6),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(6),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[6]\
    );
\adc0_daddr_mon[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(7),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(8),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[8]\
    );
\adc0_daddr_mon[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0\(8),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(9),
      I5 => tile_index(0),
      O => \adc0_drpaddr_reg[9]\
    );
\adc0_di_mon[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(0),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[0]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[0]\
    );
\adc0_di_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(10),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[10]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[10]\
    );
\adc0_di_mon[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(11),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[11]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[11]\
    );
\adc0_di_mon[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(12),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[12]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[12]\
    );
\adc0_di_mon[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(13),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[13]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[13]\
    );
\adc0_di_mon[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(14),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[14]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[15]\
    );
\adc0_di_mon[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(14),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[15]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[15]_0\
    );
\adc0_di_mon[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(1),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[1]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[1]\
    );
\adc0_di_mon[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(2),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[2]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[2]\
    );
\adc0_di_mon[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(3),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[3]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[3]\
    );
\adc0_di_mon[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(4),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[4]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[4]\
    );
\adc0_di_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(5),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[5]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[5]\
    );
\adc0_di_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(6),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[6]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[6]\
    );
\adc0_di_mon[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(7),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[7]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[7]\
    );
\adc0_di_mon[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(8),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[8]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[8]\
    );
\adc0_di_mon[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0\(9),
      I1 => \adc0_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => tile_index(0),
      I4 => \data_reg_n_0_[9]\,
      I5 => tile_index(2),
      O => \adc0_drpdi_reg[9]\
    );
adc0_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(2),
      I2 => drp_wen,
      I3 => tile_index(1),
      O => adc0_drpen_tc
    );
\adc1_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(0),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(0),
      I5 => tile_index(0),
      O => \adc1_drpaddr_reg[0]\
    );
\adc1_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(9),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \^data_reg[27]_0\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(8),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[10]\
    );
\adc1_daddr_mon[10]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(2),
      O => \adc1_daddr_mon[10]_INST_0_i_3_n_0\
    );
\adc1_daddr_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(1),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \adc1_daddr_mon[1]_INST_0_i_3_n_0\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(0),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[1]\
    );
\adc1_daddr_mon[1]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(1),
      O => \adc1_daddr_mon[1]_INST_0_i_3_n_0\
    );
\adc1_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(2),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \^data_reg[27]_4\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(1),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[2]\
    );
\adc1_daddr_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(3),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(3),
      I5 => tile_index(0),
      O => \adc1_drpaddr_reg[3]\
    );
\adc1_daddr_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(4),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => p_0_in_0(4),
      I5 => tile_index(0),
      O => \adc1_drpaddr_reg[4]\
    );
\adc1_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(5),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \^data_reg[27]_3\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(4),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[5]\
    );
\adc1_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(6),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \adc1_daddr_mon[6]_INST_0_i_3_n_0\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(5),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[6]\
    );
\adc1_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(6),
      O => \adc1_daddr_mon[6]_INST_0_i_3_n_0\
    );
\adc1_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(7),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \^data_reg[27]_2\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(6),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[8]\
    );
\adc1_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000CFF0C00"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0\(8),
      I1 => \adc1_daddr_mon[10]_INST_0_i_3_n_0\,
      I2 => \^data_reg[27]_1\,
      I3 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(7),
      I5 => \adc1_daddr_mon[10]_INST_0_0\(0),
      O => \adc1_drpaddr_reg[9]\
    );
\adc1_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(0),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[0]\,
      O => \adc1_drpdi_reg[0]\
    );
\adc1_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(10),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[10]\,
      O => \adc1_drpdi_reg[10]\
    );
\adc1_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(11),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[11]\,
      O => \adc1_drpdi_reg[11]\
    );
\adc1_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(12),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[12]\,
      O => \adc1_drpdi_reg[12]\
    );
\adc1_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(13),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[13]\,
      O => \adc1_drpdi_reg[13]\
    );
\adc1_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(14),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[14]\,
      O => \adc1_drpdi_reg[15]\
    );
\adc1_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(14),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[15]\,
      O => \adc1_drpdi_reg[15]_0\
    );
\adc1_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(1),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[1]\,
      O => \adc1_drpdi_reg[1]\
    );
\adc1_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(2),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[2]\,
      O => \adc1_drpdi_reg[2]\
    );
\adc1_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(3),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[3]\,
      O => \adc1_drpdi_reg[3]\
    );
\adc1_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(4),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[4]\,
      O => \adc1_drpdi_reg[4]\
    );
\adc1_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(5),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[5]\,
      O => \adc1_drpdi_reg[5]\
    );
\adc1_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(6),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[6]\,
      O => \adc1_drpdi_reg[6]\
    );
\adc1_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(7),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[7]\,
      O => \adc1_drpdi_reg[7]\
    );
\adc1_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(8),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[8]\,
      O => \adc1_drpdi_reg[8]\
    );
\adc1_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc1_di_mon[14]_INST_0\(9),
      I1 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I2 => tile_index(2),
      I3 => tile_index(1),
      I4 => tile_index(0),
      I5 => \data_reg_n_0_[9]\,
      O => \adc1_drpdi_reg[9]\
    );
adc1_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(2),
      I2 => tile_index(0),
      I3 => drp_wen,
      O => adc1_drpen_tc
    );
\adc2_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(0),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(0),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[0]\
    );
\adc2_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(9),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(10),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[10]\
    );
\adc2_daddr_mon[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(1),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(1),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[1]\
    );
\adc2_daddr_mon[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(2),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(2),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[2]\
    );
\adc2_daddr_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(3),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(3),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[3]\
    );
\adc2_daddr_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(4),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(4),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[4]\
    );
\adc2_daddr_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(5),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(5),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[5]\
    );
\adc2_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(6),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(6),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[6]\
    );
\adc2_daddr_mon[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(7),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(8),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[8]\
    );
\adc2_daddr_mon[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0\(8),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(0),
      I3 => tile_index(2),
      I4 => p_0_in_0(9),
      I5 => tile_index(1),
      O => \adc2_drpaddr_reg[9]\
    );
\adc2_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(0),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[0]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[0]\
    );
\adc2_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(10),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[10]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[10]\
    );
\adc2_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(11),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[11]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[11]\
    );
\adc2_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(12),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[12]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[12]\
    );
\adc2_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(13),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[13]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[13]\
    );
\adc2_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(14),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[14]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[15]\
    );
\adc2_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(14),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[15]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[15]_0\
    );
\adc2_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(1),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[1]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[1]\
    );
\adc2_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(2),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[2]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[2]\
    );
\adc2_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(3),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[3]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[3]\
    );
\adc2_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(4),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[4]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[4]\
    );
\adc2_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(5),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[5]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[5]\
    );
\adc2_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(6),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[6]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[6]\
    );
\adc2_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(7),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[7]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[7]\
    );
\adc2_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(8),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[8]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[8]\
    );
\adc2_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \adc2_di_mon[14]_INST_0\(9),
      I1 => \adc2_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(1),
      I3 => \data_reg_n_0_[9]\,
      I4 => tile_index(0),
      I5 => tile_index(2),
      O => \adc2_drpdi_reg[9]\
    );
adc2_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(2),
      I2 => tile_index(1),
      I3 => drp_wen,
      O => adc2_drpen_tc
    );
\adc3_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(0),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(0),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[0]\
    );
\adc3_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(9),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(10),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[10]\
    );
\adc3_daddr_mon[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(1),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(1),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[1]\
    );
\adc3_daddr_mon[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(2),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(2),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[2]\
    );
\adc3_daddr_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(3),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(3),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[3]\
    );
\adc3_daddr_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(4),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(4),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[4]\
    );
\adc3_daddr_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(5),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(5),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[5]\
    );
\adc3_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(6),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(6),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[6]\
    );
\adc3_daddr_mon[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(7),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(8),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[8]\
    );
\adc3_daddr_mon[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0\(8),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(9),
      I4 => tile_index(1),
      I5 => tile_index(0),
      O => \adc3_drpaddr_reg[9]\
    );
\adc3_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(0),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[0]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[0]\
    );
\adc3_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(10),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[10]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[10]\
    );
\adc3_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(11),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[11]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[11]\
    );
\adc3_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(12),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[12]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[12]\
    );
\adc3_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(13),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[13]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[13]\
    );
\adc3_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(14),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[14]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[15]\
    );
\adc3_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(14),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[15]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[15]_0\
    );
\adc3_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(1),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[1]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[1]\
    );
\adc3_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(2),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[2]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[2]\
    );
\adc3_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(3),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[3]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[3]\
    );
\adc3_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(4),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[4]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[4]\
    );
\adc3_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(5),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[5]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[5]\
    );
\adc3_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(6),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[6]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[6]\
    );
\adc3_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(7),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[7]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[7]\
    );
\adc3_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(8),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[8]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[8]\
    );
\adc3_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \adc3_di_mon[14]_INST_0\(9),
      I1 => \adc3_daddr_mon[0]_INST_0\(0),
      I2 => \data_reg_n_0_[9]\,
      I3 => tile_index(0),
      I4 => tile_index(1),
      I5 => tile_index(2),
      O => \adc3_drpdi_reg[9]\
    );
adc3_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => drp_wen,
      I1 => tile_index(2),
      I2 => tile_index(0),
      I3 => tile_index(1),
      O => adc3_drpen_tc
    );
\dac0_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(0),
      O => dac0_drpaddr_tc(0)
    );
\dac0_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(10),
      O => dac0_drpaddr_tc(5)
    );
\dac0_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(0),
      I1 => \rdata_reg[15]\,
      I2 => \dac0_daddr_mon[6]_INST_0_i_2_n_0\,
      I3 => tile_index(2),
      I4 => p_0_in_0(1),
      I5 => \rdata_reg[15]_0\,
      O => dac0_daddr_mon(0)
    );
\dac0_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(2),
      O => dac0_drpaddr_tc(1)
    );
\dac0_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(2),
      I1 => \rdata_reg[15]\,
      I2 => \dac0_daddr_mon[6]_INST_0_i_2_n_0\,
      I3 => tile_index(2),
      I4 => p_0_in_0(3),
      I5 => \rdata_reg[15]_0\,
      O => dac0_daddr_mon(1)
    );
\dac0_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(3),
      I1 => \rdata_reg[15]\,
      I2 => \dac0_daddr_mon[6]_INST_0_i_2_n_0\,
      I3 => tile_index(2),
      I4 => p_0_in_0(4),
      I5 => \rdata_reg[15]_0\,
      O => dac0_daddr_mon(2)
    );
\dac0_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(5),
      O => dac0_drpaddr_tc(2)
    );
\dac0_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(5),
      I1 => \rdata_reg[15]\,
      I2 => \dac0_daddr_mon[6]_INST_0_i_2_n_0\,
      I3 => tile_index(2),
      I4 => p_0_in_0(6),
      I5 => \rdata_reg[15]_0\,
      O => dac0_daddr_mon(3)
    );
\dac0_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(1),
      O => \dac0_daddr_mon[6]_INST_0_i_2_n_0\
    );
\dac0_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(8),
      O => dac0_drpaddr_tc(3)
    );
\dac0_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => tile_index(2),
      I3 => p_0_in_0(9),
      O => dac0_drpaddr_tc(4)
    );
dac0_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => dac0_den_mon_INST_0(0),
      I1 => \dac0_daddr_mon[6]_INST_0_i_2_n_0\,
      I2 => drp_wen,
      I3 => tile_index(2),
      I4 => dac0_den_mon_INST_0_0,
      I5 => dac0_den_mon_INST_0_1(0),
      O => \FSM_onehot_state_reg[1]\
    );
\dac0_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[0]\,
      I3 => tile_index(2),
      O => \data_reg[28]_15\
    );
\dac0_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[10]\,
      I3 => tile_index(2),
      O => \data_reg[28]_5\
    );
\dac0_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[11]\,
      I3 => tile_index(2),
      O => \data_reg[28]_4\
    );
\dac0_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[12]\,
      I3 => tile_index(2),
      O => \data_reg[28]_3\
    );
\dac0_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[13]\,
      I3 => tile_index(2),
      O => \data_reg[28]_2\
    );
\dac0_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[14]\,
      I3 => tile_index(2),
      O => \data_reg[28]_1\
    );
\dac0_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[15]\,
      I3 => tile_index(2),
      O => \data_reg[28]_0\
    );
\dac0_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[1]\,
      I3 => tile_index(2),
      O => \data_reg[28]_14\
    );
\dac0_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[2]\,
      I3 => tile_index(2),
      O => \data_reg[28]_13\
    );
\dac0_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[3]\,
      I3 => tile_index(2),
      O => \data_reg[28]_12\
    );
\dac0_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[4]\,
      I3 => tile_index(2),
      O => \data_reg[28]_11\
    );
\dac0_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[5]\,
      I3 => tile_index(2),
      O => \data_reg[28]_10\
    );
\dac0_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[6]\,
      I3 => tile_index(2),
      O => \data_reg[28]_9\
    );
\dac0_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[7]\,
      I3 => tile_index(2),
      O => \data_reg[28]_8\
    );
\dac0_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[8]\,
      I3 => tile_index(2),
      O => \data_reg[28]_7\
    );
\dac0_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[9]\,
      I3 => tile_index(2),
      O => \data_reg[28]_6\
    );
dac0_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(1),
      I2 => drp_wen,
      I3 => tile_index(2),
      O => dac0_drpen_tc
    );
\dac1_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(0),
      O => \data_reg[27]_5\
    );
\dac1_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(10),
      O => \^data_reg[27]_0\
    );
\dac1_daddr_mon[10]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(1),
      O => \^data_reg[29]_0\
    );
\dac1_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(0),
      I1 => \rdata_reg[15]_1\,
      I2 => \^data_reg[29]_0\,
      I3 => p_0_in_0(1),
      I4 => tile_index(0),
      I5 => \rdata_reg[15]_2\,
      O => dac1_daddr_mon(0)
    );
\dac1_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(2),
      O => \^data_reg[27]_4\
    );
\dac1_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(2),
      I1 => \rdata_reg[15]_1\,
      I2 => \^data_reg[29]_0\,
      I3 => p_0_in_0(3),
      I4 => tile_index(0),
      I5 => \rdata_reg[15]_2\,
      O => dac1_daddr_mon(1)
    );
\dac1_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(3),
      I1 => \rdata_reg[15]_1\,
      I2 => \^data_reg[29]_0\,
      I3 => p_0_in_0(4),
      I4 => tile_index(0),
      I5 => \rdata_reg[15]_2\,
      O => dac1_daddr_mon(2)
    );
\dac1_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(5),
      O => \^data_reg[27]_3\
    );
\dac1_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(5),
      I1 => \rdata_reg[15]_1\,
      I2 => \^data_reg[29]_0\,
      I3 => p_0_in_0(6),
      I4 => tile_index(0),
      I5 => \rdata_reg[15]_2\,
      O => dac1_daddr_mon(3)
    );
\dac1_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(8),
      O => \^data_reg[27]_2\
    );
\dac1_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => p_0_in_0(9),
      O => \^data_reg[27]_1\
    );
dac1_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => dac1_den_mon_INST_0(0),
      I1 => \^data_reg[29]_0\,
      I2 => tile_index(0),
      I3 => drp_wen,
      I4 => dac1_den_mon_INST_0_0,
      I5 => dac1_den_mon_INST_0_1(0),
      O => \FSM_onehot_state_reg[1]_0\
    );
\dac1_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[0]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(0)
    );
\dac1_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[10]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(10)
    );
\dac1_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[11]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(11)
    );
\dac1_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[12]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(12)
    );
\dac1_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[13]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(13)
    );
\dac1_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[14]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(14)
    );
\dac1_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[15]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(15)
    );
\dac1_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[1]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(1)
    );
\dac1_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[2]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(2)
    );
\dac1_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[3]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(3)
    );
\dac1_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[4]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(4)
    );
\dac1_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[5]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(5)
    );
\dac1_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[6]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(6)
    );
\dac1_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[7]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(7)
    );
\dac1_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[8]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(8)
    );
\dac1_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[9]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(9)
    );
dac1_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => tile_index(2),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => drp_wen,
      O => dac1_drpen_tc
    );
\data_index[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4400C00000FF"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      I1 => \data_index_reg_rep[0]\,
      I2 => \FSM_sequential_tc_sm_state[2]_i_5_n_0\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => E(0)
    );
\data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(0),
      Q => \data_reg_n_0_[0]\,
      R => '0'
    );
\data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(10),
      Q => \data_reg_n_0_[10]\,
      R => '0'
    );
\data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(11),
      Q => \data_reg_n_0_[11]\,
      R => '0'
    );
\data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(12),
      Q => \data_reg_n_0_[12]\,
      R => '0'
    );
\data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(13),
      Q => \data_reg_n_0_[13]\,
      R => '0'
    );
\data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(14),
      Q => \data_reg_n_0_[14]\,
      R => '0'
    );
\data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(15),
      Q => \data_reg_n_0_[15]\,
      R => '0'
    );
\data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(16),
      Q => p_0_in_0(0),
      R => '0'
    );
\data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(17),
      Q => p_0_in_0(1),
      R => '0'
    );
\data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(18),
      Q => p_0_in_0(2),
      R => '0'
    );
\data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(19),
      Q => p_0_in_0(3),
      R => '0'
    );
\data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(1),
      Q => \data_reg_n_0_[1]\,
      R => '0'
    );
\data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(20),
      Q => p_0_in_0(4),
      R => '0'
    );
\data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(21),
      Q => p_0_in_0(5),
      R => '0'
    );
\data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(22),
      Q => p_0_in_0(6),
      R => '0'
    );
\data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(23),
      Q => p_0_in_0(8),
      R => '0'
    );
\data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(24),
      Q => p_0_in_0(9),
      R => '0'
    );
\data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(25),
      Q => p_0_in_0(10),
      R => '0'
    );
\data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(26),
      Q => tile_index(0),
      R => '0'
    );
\data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(27),
      Q => tile_index(1),
      R => '0'
    );
\data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(28),
      Q => tile_index(2),
      R => '0'
    );
\data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(2),
      Q => \data_reg_n_0_[2]\,
      R => '0'
    );
\data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(3),
      Q => \data_reg_n_0_[3]\,
      R => '0'
    );
\data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(4),
      Q => \data_reg_n_0_[4]\,
      R => '0'
    );
\data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(5),
      Q => \data_reg_n_0_[5]\,
      R => '0'
    );
\data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(6),
      Q => \data_reg_n_0_[6]\,
      R => '0'
    );
\data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(7),
      Q => \data_reg_n_0_[7]\,
      R => '0'
    );
\data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(8),
      Q => \data_reg_n_0_[8]\,
      R => '0'
    );
\data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[29]_1\(9),
      Q => \data_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter is
  port (
    user_drp_drdy : out STD_LOGIC;
    dac0_drprdy_tc : out STD_LOGIC;
    dac0_por_gnt : out STD_LOGIC;
    dac0_drprdy_por : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_7 : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    dac0_drpwe_por : in STD_LOGIC;
    dac0_drpen_tc : in STD_LOGIC;
    dac0_drp_we : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    tc_req_dac0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    dac0_por_req : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    dac0_drpen_por : in STD_LOGIC;
    dac0_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_drpaddr_tc : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_2\ : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC;
    \rdata_reg[15]_6\ : in STD_LOGIC;
    \rdata_reg[15]_7\ : in STD_LOGIC;
    \rdata_reg[15]_8\ : in STD_LOGIC;
    \rdata_reg[15]_9\ : in STD_LOGIC;
    \rdata_reg[15]_10\ : in STD_LOGIC;
    \rdata_reg[15]_11\ : in STD_LOGIC;
    \rdata_reg[15]_12\ : in STD_LOGIC;
    \rdata_reg[15]_13\ : in STD_LOGIC;
    \rdata_reg[15]_14\ : in STD_LOGIC;
    \rdata_reg[15]_15\ : in STD_LOGIC;
    \rdata_reg[15]_16\ : in STD_LOGIC;
    \rdata_reg[15]_17\ : in STD_LOGIC;
    tile_config_drp_drdy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tile_config_drp_drdy_reg_1 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4\ : in STD_LOGIC;
    tile_config_drp_arb_gnt : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_0\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter is
  signal \FSM_sequential_fsm_cs[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac0_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__3_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__3_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__3_n_0\ : STD_LOGIC;
  signal dummy_read_req_i_2_n_0 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal por_drp_drdy_i_2_n_0 : STD_LOGIC;
  signal tc_gnt_dac0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal user_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__3\ : label is "soft_lutpair156";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[7]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of dac0_den_mon_INST_0_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of dac0_dgnt_mon_INST_0 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of por_drp_arb_gnt_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of por_drp_drdy_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \write_access_i_1__3\ : label is "soft_lutpair158";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  Q(0) <= \^q\(0);
  dac0_drprdy_por <= \^dac0_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy <= \^user_drp_drdy\;
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => access_type_7,
      O => \FSM_onehot_state_reg[1]\(0)
    );
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => \^user_drp_drdy\,
      I5 => \FSM_onehot_state_reg[2]\(1),
      O => \FSM_onehot_state_reg[1]\(1)
    );
\FSM_sequential_fsm_cs[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000F4F44444"
    )
        port map (
      I0 => dummy_read_req,
      I1 => \FSM_sequential_fsm_cs[1]_i_2__3_n_0\,
      I2 => tc_req_dac0,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0004"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I2 => dac0_por_req,
      I3 => fsm_cs(0),
      I4 => tc_req_dac0,
      O => \FSM_sequential_fsm_cs[1]_i_2__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\,
      I1 => dac0_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_dac0,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\,
      Q => fsm_cs(0),
      R => p_7_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\,
      Q => fsm_cs(1),
      R => p_7_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\,
      Q => \^q\(0),
      R => p_7_in
    );
\FSM_sequential_tc_sm_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_gnt_dac0,
      I1 => \FSM_sequential_tc_sm_state[2]_i_4\,
      I2 => tile_config_drp_arb_gnt,
      I3 => \FSM_sequential_tc_sm_state[2]_i_4_0\,
      O => tile_config_drp_arb_gnt_reg_0
    );
\dac0_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0CC0000AAF0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(0),
      I2 => \rdata_reg[15]\(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_daddr_mon(0)
    );
\dac0_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FC00AF000C00A0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(5),
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \rdata_reg[15]\(6),
      O => dac0_daddr_mon(6)
    );
\dac0_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0CC0000AAF0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(1),
      I2 => \rdata_reg[15]\(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_daddr_mon(1)
    );
\dac0_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0CC0000AAF0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(2),
      I2 => \rdata_reg[15]\(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_daddr_mon(2)
    );
\dac0_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
\dac0_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_1\
    );
\dac0_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A100"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\(3),
      O => dac0_daddr_mon(3)
    );
\dac0_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FC00AF000C00A0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(3),
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \rdata_reg[15]\(4),
      O => dac0_daddr_mon(4)
    );
\dac0_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FC00AF000C00A0"
    )
        port map (
      I0 => dac0_drpaddr_por(0),
      I1 => dac0_drpaddr_tc(4),
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \rdata_reg[15]\(5),
      O => dac0_daddr_mon(5)
    );
dac0_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => dac0_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_0\
    );
dac0_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
dac0_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\dac0_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(0),
      I1 => \rdata_reg[15]_1\(0),
      I2 => \rdata_reg[15]_17\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(0)
    );
\dac0_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(10),
      I1 => \rdata_reg[15]_1\(10),
      I2 => \rdata_reg[15]_7\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(10)
    );
\dac0_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(11),
      I1 => \rdata_reg[15]_1\(11),
      I2 => \rdata_reg[15]_6\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(11)
    );
\dac0_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(12),
      I1 => \rdata_reg[15]_1\(12),
      I2 => \rdata_reg[15]_5\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(12)
    );
\dac0_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(13),
      I1 => \rdata_reg[15]_1\(13),
      I2 => \rdata_reg[15]_4\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(13)
    );
\dac0_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(14),
      I1 => \rdata_reg[15]_1\(14),
      I2 => \rdata_reg[15]_3\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(14)
    );
\dac0_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(15),
      I1 => \rdata_reg[15]_1\(15),
      I2 => \rdata_reg[15]_2\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(15)
    );
\dac0_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(1),
      I1 => \rdata_reg[15]_1\(1),
      I2 => \rdata_reg[15]_16\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(1)
    );
\dac0_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(2),
      I1 => \rdata_reg[15]_1\(2),
      I2 => \rdata_reg[15]_15\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(2)
    );
\dac0_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(3),
      I1 => \rdata_reg[15]_1\(3),
      I2 => \rdata_reg[15]_14\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(3)
    );
\dac0_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(4),
      I1 => \rdata_reg[15]_1\(4),
      I2 => \rdata_reg[15]_13\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(4)
    );
\dac0_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(5),
      I1 => \rdata_reg[15]_1\(5),
      I2 => \rdata_reg[15]_12\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(5)
    );
\dac0_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(6),
      I1 => \rdata_reg[15]_1\(6),
      I2 => \rdata_reg[15]_11\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(6)
    );
\dac0_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(7),
      I1 => \rdata_reg[15]_1\(7),
      I2 => \rdata_reg[15]_10\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(7)
    );
\dac0_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(8),
      I1 => \rdata_reg[15]_1\(8),
      I2 => \rdata_reg[15]_9\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(8)
    );
\dac0_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_0\(9),
      I1 => \rdata_reg[15]_1\(9),
      I2 => \rdata_reg[15]_8\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac0_di_mon(9)
    );
dac0_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FA00C0000A00C0"
    )
        port map (
      I0 => dac0_drpwe_por,
      I1 => dac0_drpen_tc,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => dac0_drp_we,
      O => \^drpwe_por_reg\
    );
drp_RdAck_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^user_drp_drdy\,
      I2 => drp_RdAck_r_reg,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => user_drp_drdy_reg_0
    );
\drp_drdy_r[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_7_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_7_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_7_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_7_in
    );
\dummy_read_den_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_7_in
    );
\dummy_read_gnt_held_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A808A808A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__3_n_0\,
      I5 => fsm_cs(0),
      O => \dummy_read_gnt_held_i_1__3_n_0\
    );
\dummy_read_gnt_held_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__3_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__3_n_0\,
      Q => dummy_read_gnt_held,
      R => p_7_in
    );
\dummy_read_gnt_r_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_7_in
    );
\dummy_read_req_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => dummy_read_req_i_2_n_0,
      I1 => dummy_read_req_reg_0,
      I2 => bank2_write,
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I5 => dummy_read_req_reg_1,
      O => \dummy_read_req_i_1__3_n_0\
    );
dummy_read_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_7_in,
      O => dummy_read_req_i_2_n_0
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__3_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
por_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac0_por_gnt,
      R => p_7_in
    );
\por_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_7_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^q\(0),
      I5 => por_drp_drdy_i_2_n_0,
      O => \por_drp_drdy_i_1__3_n_0\
    );
por_drp_drdy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => por_drp_drdy_i_2_n_0
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__3_n_0\,
      Q => \^dac0_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac0_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_dac0,
      R => p_7_in
    );
\tile_config_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => tile_config_drp_drdy_reg_0(0),
      I1 => tile_config_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__3_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__3_n_0\,
      Q => dac0_drprdy_tc,
      R => '0'
    );
user_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => tile_config_drp_drdy_reg_0(0),
      I1 => tile_config_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => user_drp_drdy_i_1_n_0
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => user_drp_drdy_i_1_n_0,
      Q => \^user_drp_drdy\,
      R => '0'
    );
\write_access_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I2 => write_access,
      O => \write_access_i_1__3_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__3_n_0\,
      Q => write_access,
      R => p_7_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_33 is
  port (
    user_drp_drdy : out STD_LOGIC;
    tile_config_drp_arb_gnt : out STD_LOGIC;
    dac1_drprdy_tc : out STD_LOGIC;
    dac1_por_gnt : out STD_LOGIC;
    dac1_drprdy_por : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    access_type : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg_3 : in STD_LOGIC;
    drp_RdAck_r_reg_4 : in STD_LOGIC;
    drp_RdAck_r_reg_5 : in STD_LOGIC;
    drp_RdAck_r_reg_6 : in STD_LOGIC;
    dac1_drpwe_por : in STD_LOGIC;
    dac1_drpen_tc : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    tc_req_dac1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    dac1_por_req : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[15]_2\ : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC;
    \rdata_reg[15]_6\ : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    dac1_drpen_por : in STD_LOGIC;
    \rdata_reg[15]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_8\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpdi_tc : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tile_config_drp_drdy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tile_config_drp_drdy_reg_1 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_33 : entity is "ADC8_R2R_2048_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_33 is
  signal \FSM_onehot_state[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_3\ : STD_LOGIC;
  signal \dac1_daddr_mon[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^dac1_drprdy_por\ : STD_LOGIC;
  signal drp_RdAck_r_i_2_n_0 : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__4_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__0_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__4_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__0_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__4_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__4\ : label is "soft_lutpair164";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[7]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of dac1_den_mon_INST_0_i_2 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of dac1_dgnt_mon_INST_0 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \por_drp_drdy_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \write_access_i_1__4\ : label is "soft_lutpair165";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_0\(0) <= \^fsm_sequential_fsm_cs_reg[2]_0\(0);
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  \FSM_sequential_fsm_cs_reg[2]_3\ <= \^fsm_sequential_fsm_cs_reg[2]_3\;
  dac1_drprdy_por <= \^dac1_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy <= \^user_drp_drdy\;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => access_type,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => Q(0),
      O => D(0)
    );
\FSM_onehot_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => Q(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => \^user_drp_drdy\,
      I5 => Q(1),
      O => D(1)
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => Q(2),
      I2 => \FSM_onehot_state_reg[4]\,
      I3 => \FSM_onehot_state[4]_i_3__2_n_0\,
      I4 => \FSM_onehot_state_reg[4]_0\,
      I5 => \FSM_onehot_state_reg[4]_1\,
      O => D(2)
    );
\FSM_onehot_state[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^user_drp_drdy\,
      I1 => Q(1),
      O => \FSM_onehot_state[4]_i_3__2_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000F4F44444"
    )
        port map (
      I0 => dummy_read_req,
      I1 => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\,
      I2 => tc_req_dac1,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0004"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I2 => dac1_por_req,
      I3 => fsm_cs(0),
      I4 => tc_req_dac1,
      O => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\,
      I1 => dac1_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_dac1,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\,
      Q => fsm_cs(0),
      R => p_8_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\,
      Q => fsm_cs(1),
      R => p_8_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\,
      Q => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      R => p_8_in
    );
\dac1_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]_6\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \rdata_reg[15]_1\(0),
      I5 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      O => dac1_daddr_mon(0)
    );
\dac1_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      I5 => \rdata_reg[15]_1\(6),
      O => dac1_daddr_mon(6)
    );
\dac1_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dac1_drpaddr_por(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => \dac1_daddr_mon[10]_INST_0_i_1_n_0\
    );
\dac1_daddr_mon[10]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
\dac1_daddr_mon[10]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_3\
    );
\dac1_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]_5\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \rdata_reg[15]_1\(1),
      I5 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      O => dac1_daddr_mon(1)
    );
\dac1_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]_4\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \rdata_reg[15]_1\(2),
      I5 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      O => dac1_daddr_mon(2)
    );
\dac1_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A100"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I3 => \rdata_reg[15]_1\(3),
      O => dac1_daddr_mon(3)
    );
\dac1_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]_3\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      I5 => \rdata_reg[15]_1\(4),
      O => dac1_daddr_mon(4)
    );
\dac1_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \dac1_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \rdata_reg[15]_2\,
      I2 => \rdata_reg[15]_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I4 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      I5 => \rdata_reg[15]_1\(5),
      O => dac1_daddr_mon(5)
    );
dac1_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => dac1_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
dac1_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
dac1_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\dac1_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(0),
      I1 => \rdata_reg[15]_8\(0),
      I2 => dac1_drpdi_tc(0),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(0)
    );
\dac1_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(10),
      I1 => \rdata_reg[15]_8\(10),
      I2 => dac1_drpdi_tc(10),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(10)
    );
\dac1_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(11),
      I1 => \rdata_reg[15]_8\(11),
      I2 => dac1_drpdi_tc(11),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(11)
    );
\dac1_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(12),
      I1 => \rdata_reg[15]_8\(12),
      I2 => dac1_drpdi_tc(12),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(12)
    );
\dac1_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(13),
      I1 => \rdata_reg[15]_8\(13),
      I2 => dac1_drpdi_tc(13),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(13)
    );
\dac1_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(14),
      I1 => \rdata_reg[15]_8\(14),
      I2 => dac1_drpdi_tc(14),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(14)
    );
\dac1_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(15),
      I1 => \rdata_reg[15]_8\(15),
      I2 => dac1_drpdi_tc(15),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(15)
    );
\dac1_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(1),
      I1 => \rdata_reg[15]_8\(1),
      I2 => dac1_drpdi_tc(1),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(1)
    );
\dac1_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(2),
      I1 => \rdata_reg[15]_8\(2),
      I2 => dac1_drpdi_tc(2),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(2)
    );
\dac1_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(3),
      I1 => \rdata_reg[15]_8\(3),
      I2 => dac1_drpdi_tc(3),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(3)
    );
\dac1_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(4),
      I1 => \rdata_reg[15]_8\(4),
      I2 => dac1_drpdi_tc(4),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(4)
    );
\dac1_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(5),
      I1 => \rdata_reg[15]_8\(5),
      I2 => dac1_drpdi_tc(5),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(5)
    );
\dac1_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(6),
      I1 => \rdata_reg[15]_8\(6),
      I2 => dac1_drpdi_tc(6),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(6)
    );
\dac1_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(7),
      I1 => \rdata_reg[15]_8\(7),
      I2 => dac1_drpdi_tc(7),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(7)
    );
\dac1_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(8),
      I1 => \rdata_reg[15]_8\(8),
      I2 => dac1_drpdi_tc(8),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(8)
    );
\dac1_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF00000CCAA"
    )
        port map (
      I0 => \rdata_reg[15]_7\(9),
      I1 => \rdata_reg[15]_8\(9),
      I2 => dac1_drpdi_tc(9),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(9)
    );
dac1_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FA00C0000A00C0"
    )
        port map (
      I0 => dac1_drpwe_por,
      I1 => dac1_drpen_tc,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I5 => dac1_drp_we,
      O => \^drpwe_por_reg\
    );
drp_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFFFFF"
    )
        port map (
      I0 => drp_RdAck_r_i_2_n_0,
      I1 => drp_RdAck_r_reg,
      I2 => drp_RdAck_r_reg_0,
      I3 => drp_RdAck_r_reg_1,
      I4 => drp_RdAck_r_reg_2,
      I5 => drp_RdAck_r_reg_3,
      O => drp_RdAck_r0
    );
drp_RdAck_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^user_drp_drdy\,
      I2 => \FSM_onehot_state_reg[4]\,
      I3 => drp_RdAck_r_reg_4,
      I4 => drp_RdAck_r_reg_5,
      I5 => drp_RdAck_r_reg_6,
      O => drp_RdAck_r_i_2_n_0
    );
\drp_drdy_r[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_8_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_8_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_8_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_8_in
    );
\dummy_read_den_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_8_in
    );
\dummy_read_gnt_held_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A808A808A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__4_n_0\,
      I5 => fsm_cs(0),
      O => \dummy_read_gnt_held_i_1__4_n_0\
    );
\dummy_read_gnt_held_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__4_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__4_n_0\,
      Q => dummy_read_gnt_held,
      R => p_8_in
    );
\dummy_read_gnt_r_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I2 => fsm_cs(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_8_in
    );
\dummy_read_req_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__0_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => bank4_write,
      I3 => Q(0),
      I4 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I5 => dummy_read_req_reg_1,
      O => \dummy_read_req_i_1__4_n_0\
    );
\dummy_read_req_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_8_in,
      O => \dummy_read_req_i_2__0_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__4_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac1_por_gnt,
      R => p_8_in
    );
\por_drp_drdy_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_8_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      I5 => \por_drp_drdy_i_2__0_n_0\,
      O => \por_drp_drdy_i_1__4_n_0\
    );
\por_drp_drdy_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__0_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__4_n_0\,
      Q => \^dac1_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac1_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^fsm_sequential_fsm_cs_reg[2]_0\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt,
      R => p_8_in
    );
\tile_config_drp_drdy_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => tile_config_drp_drdy_reg_0(0),
      I1 => tile_config_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__4_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__4_n_0\,
      Q => dac1_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => tile_config_drp_drdy_reg_0(0),
      I1 => tile_config_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__0_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__0_n_0\,
      Q => \^user_drp_drdy\,
      R => '0'
    );
\write_access_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__4_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__4_n_0\,
      Q => write_access,
      R => p_8_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc is
  port (
    const_gnt_adc0 : out STD_LOGIC;
    adc0_status_gnt : out STD_LOGIC;
    adc0_por_gnt : out STD_LOGIC;
    bgt_drp_arb_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc0_drprdy_tc : out STD_LOGIC;
    adc0_drprdy_const : out STD_LOGIC;
    adc0_drprdy_status : out STD_LOGIC;
    adc0_drprdy_por : out STD_LOGIC;
    adc_drp_rdy_bgt : out STD_LOGIC;
    dummy_read_req : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \drp_addr_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pll_state_machine.status_req_reg\ : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_6 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    \icount_out[11]_i_8\ : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \icount_out[11]_i_8_0\ : in STD_LOGIC;
    const_config_drp_drdy_reg_0 : in STD_LOGIC;
    \m00_axis_tdata[127]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    adc0_drpen_const : in STD_LOGIC;
    adc0_drpen_tc : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    drp_wen : in STD_LOGIC;
    adc0_drpwe_por : in STD_LOGIC;
    dummy_read_req3 : in STD_LOGIC;
    adc_bgt_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    const_req_adc0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : in STD_LOGIC;
    adc0_por_req : in STD_LOGIC;
    drp_req_adc0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : in STD_LOGIC;
    \m00_axis_tdata[127]_0\ : in STD_LOGIC;
    \m00_axis_tdata[127]_1\ : in STD_LOGIC;
    \m00_axis_tdata[127]_2\ : in STD_LOGIC;
    \m00_axis_tdata[127]_3\ : in STD_LOGIC;
    \adc0_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \m00_axis_tdata[127]_4\ : in STD_LOGIC;
    \m00_axis_tdata[127]_5\ : in STD_LOGIC;
    \m00_axis_tdata[127]_6\ : in STD_LOGIC;
    \m00_axis_tdata[127]_7\ : in STD_LOGIC;
    \m00_axis_tdata[127]_8\ : in STD_LOGIC;
    \m00_axis_tdata[127]_9\ : in STD_LOGIC;
    \m00_axis_tdata[127]_10\ : in STD_LOGIC;
    \m00_axis_tdata[127]_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m00_axis_tdata[127]_12\ : in STD_LOGIC;
    \m00_axis_tdata[127]_13\ : in STD_LOGIC;
    \m00_axis_tdata[127]_14\ : in STD_LOGIC;
    \m00_axis_tdata[127]_15\ : in STD_LOGIC;
    \m00_axis_tdata[127]_16\ : in STD_LOGIC;
    \m00_axis_tdata[127]_17\ : in STD_LOGIC;
    \m00_axis_tdata[127]_18\ : in STD_LOGIC;
    \m00_axis_tdata[127]_19\ : in STD_LOGIC;
    \m00_axis_tdata[127]_20\ : in STD_LOGIC;
    \m00_axis_tdata[127]_21\ : in STD_LOGIC;
    \m00_axis_tdata[127]_22\ : in STD_LOGIC;
    \m00_axis_tdata[127]_23\ : in STD_LOGIC;
    \m00_axis_tdata[127]_24\ : in STD_LOGIC;
    \m00_axis_tdata[127]_25\ : in STD_LOGIC;
    \m00_axis_tdata[127]_26\ : in STD_LOGIC;
    drp_den : in STD_LOGIC;
    adc0_drpen_por : in STD_LOGIC;
    adc0_drpen_status : in STD_LOGIC;
    adc0_status_req : in STD_LOGIC;
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc0_di_mon[15]_INST_0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc0_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_tc_sm_state[2]_i_4\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    tc_gnt_adc2 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_0\ : in STD_LOGIC;
    tc_gnt_adc1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc is
  signal \FSM_onehot_state[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \adc0_daddr_mon[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_daddr_mon[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal adc0_den_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc0_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal \adc0_di_mon[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_di_mon[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal adc0_dwe_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal bgt_drp_arb_gnt_i : STD_LOGIC;
  signal bgt_drp_drdy_i : STD_LOGIC;
  signal const_config_drp_arb_gnt_i_1_n_0 : STD_LOGIC;
  signal const_config_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal drp_drdy_i : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal dummy_read_gnt_held_i_1_n_0 : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \^dummy_read_req\ : STD_LOGIC;
  signal dummy_read_req_i_1_n_0 : STD_LOGIC;
  signal \dummy_read_req_i_2__1_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \por_drp_arb_gnt_i_1__1_n_0\ : STD_LOGIC;
  signal por_drp_drdy_i : STD_LOGIC;
  signal status_drp_arb_gnt_i : STD_LOGIC;
  signal status_drp_drdy_i : STD_LOGIC;
  signal tc_gnt_adc0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal write_access_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2\ : label is "soft_lutpair127";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[7]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of adc0_dgnt_mon_INST_0 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of bgt_drp_arb_gnt_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of const_config_drp_arb_gnt_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of dummy_read_den_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of dummy_read_gnt_held_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of dummy_read_gnt_held_i_2 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of dummy_read_gnt_r_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dummy_read_req_i_2__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of status_drp_arb_gnt_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of write_access_i_1 : label is "soft_lutpair126";
begin
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  dummy_read_req <= \^dummy_read_req\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => access_type_6,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => fsm_cs(2),
      I4 => \FSM_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state_reg[4]\(0)
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => fsm_cs(2),
      I4 => \^user_drp_drdy_reg_0\,
      I5 => \FSM_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state_reg[4]\(1)
    );
\FSM_onehot_state[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[4]_0\(2),
      I2 => \FSM_onehot_state_reg[4]_1\,
      I3 => \FSM_onehot_state[4]_i_3__3_n_0\,
      I4 => \FSM_onehot_state_reg[4]_2\,
      I5 => \FSM_onehot_state_reg[4]_3\,
      O => \FSM_onehot_state_reg[4]\(2)
    );
\FSM_onehot_state[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^user_drp_drdy_reg_0\,
      I1 => \FSM_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state[4]_i_3__3_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232003000300"
    )
        port map (
      I0 => const_req_adc0,
      I1 => fsm_cs(2),
      I2 => \^q\(1),
      I3 => \FSM_sequential_fsm_cs[0]_i_2_n_0\,
      I4 => \FSM_sequential_fsm_cs[2]_i_2_n_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => const_req_adc0,
      I1 => \^q\(0),
      I2 => drp_req_adc0,
      I3 => \^dummy_read_req\,
      I4 => \FSM_sequential_fsm_cs_reg[0]_0\,
      O => \FSM_sequential_fsm_cs[0]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF080F0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => adc_bgt_req,
      I2 => \^q\(0),
      I3 => fsm_cs(2),
      I4 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I5 => \FSM_sequential_fsm_cs[1]_i_3_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I2 => fsm_cs(2),
      I3 => const_req_adc0,
      I4 => \^q\(1),
      O => \FSM_sequential_fsm_cs[1]_i_3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0C0FF00"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2_n_0\,
      I1 => fsm_cs(2),
      I2 => adc_bgt_req,
      I3 => \FSM_sequential_fsm_cs_reg[2]_2\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I1 => \^q\(1),
      I2 => adc0_por_req,
      O => \FSM_sequential_fsm_cs[2]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => adc0_status_req,
      I1 => fsm_cs(2),
      I2 => \^dummy_read_req\,
      I3 => drp_req_adc0,
      I4 => const_req_adc0,
      O => \pll_state_machine.status_req_reg\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1_n_0\,
      Q => \^q\(1),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1_n_0\,
      Q => fsm_cs(2),
      R => adc0_reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tc_gnt_adc0,
      I1 => \FSM_sequential_tc_sm_state[2]_i_4\,
      I2 => p_0_in,
      I3 => tc_gnt_adc2,
      I4 => \FSM_sequential_tc_sm_state[2]_i_4_0\,
      I5 => tc_gnt_adc1,
      O => tile_config_drp_arb_gnt_reg_0
    );
\adc0_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[0]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_0\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(0),
      I5 => \^q\(0),
      O => adc0_daddr_mon(0)
    );
\adc0_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(0),
      I1 => drp_addr(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_daddr_mon[10]_INST_0_0\(0),
      O => \adc0_daddr_mon[0]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_9\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(10),
      I5 => \^q\(0),
      O => adc0_daddr_mon(10)
    );
\adc0_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(10),
      I1 => drp_addr(2),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(9),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(2),
      O => \adc0_daddr_mon[10]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[1]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_1\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(1),
      I5 => \^q\(0),
      O => adc0_daddr_mon(1)
    );
\adc0_daddr_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(1),
      I1 => drp_addr(2),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(1),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(1),
      O => \adc0_daddr_mon[1]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[2]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_2\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(2),
      I5 => \^q\(0),
      O => adc0_daddr_mon(2)
    );
\adc0_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(2),
      I1 => \^q\(1),
      I2 => \adc0_daddr_mon[10]_INST_0_0\(2),
      I3 => \^q\(0),
      I4 => \adc0_daddr_mon[10]_INST_0_1\(0),
      O => \adc0_daddr_mon[2]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[3]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_3\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(3),
      I5 => \^q\(0),
      O => adc0_daddr_mon(3)
    );
\adc0_daddr_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(3),
      I1 => drp_addr(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_daddr_mon[10]_INST_0_0\(3),
      O => \adc0_daddr_mon[3]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc0_daddr_mon[10]_INST_0_0\(4),
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_4\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(4),
      I5 => \^q\(0),
      O => adc0_daddr_mon(4)
    );
\adc0_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_5\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(5),
      I5 => \^q\(0),
      O => adc0_daddr_mon(5)
    );
\adc0_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(5),
      I1 => drp_addr(0),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(5),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(0),
      O => \adc0_daddr_mon[5]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[6]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_6\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(6),
      I5 => \^q\(0),
      O => adc0_daddr_mon(6)
    );
\adc0_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(6),
      I1 => drp_addr(1),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(6),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(1),
      O => \adc0_daddr_mon[6]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(0),
      I2 => \m00_axis_tdata[127]\(7),
      I3 => \^q\(1),
      O => adc0_daddr_mon(7)
    );
\adc0_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[8]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_7\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(8),
      I5 => \^q\(0),
      O => adc0_daddr_mon(8)
    );
\adc0_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(8),
      I1 => drp_addr(2),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(7),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(2),
      O => \adc0_daddr_mon[8]_INST_0_i_1_n_0\
    );
\adc0_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_daddr_mon[9]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_8\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]\(9),
      I5 => \^q\(0),
      O => adc0_daddr_mon(9)
    );
\adc0_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(9),
      I1 => drp_addr(2),
      I2 => \^q\(1),
      I3 => \adc0_daddr_mon[10]_INST_0_0\(8),
      I4 => \^q\(0),
      I5 => \adc0_daddr_mon[10]_INST_0_1\(2),
      O => \adc0_daddr_mon[9]_INST_0_i_1_n_0\
    );
adc0_den_mon_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => adc0_den_mon_INST_0_i_1_n_0,
      I1 => adc0_den_mon_INST_0_i_2_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_0\,
      S => fsm_cs(2)
    );
adc0_den_mon_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => adc0_drpen_const,
      I1 => adc0_drpen_tc,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => dummy_read_den,
      O => adc0_den_mon_INST_0_i_1_n_0
    );
adc0_den_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_0\(0),
      I1 => drp_den,
      I2 => \^q\(1),
      I3 => adc0_drpen_por,
      I4 => \^q\(0),
      I5 => adc0_drpen_status,
      O => adc0_den_mon_INST_0_i_2_n_0
    );
adc0_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => fsm_cs(2),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\adc0_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[0]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_10\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(0),
      I5 => \^q\(0),
      O => adc0_di_mon(0)
    );
\adc0_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(0),
      I1 => drp_di(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(0),
      O => \adc0_di_mon[0]_INST_0_i_1_n_0\
    );
\adc0_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[10]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_21\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(10),
      I5 => \^q\(0),
      O => adc0_di_mon(10)
    );
\adc0_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(10),
      I1 => drp_di(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(10),
      O => \adc0_di_mon[10]_INST_0_i_1_n_0\
    );
\adc0_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[11]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_22\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(11),
      I5 => \^q\(0),
      O => adc0_di_mon(11)
    );
\adc0_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(11),
      I1 => drp_di(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(11),
      O => \adc0_di_mon[11]_INST_0_i_1_n_0\
    );
\adc0_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[12]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_23\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(12),
      I5 => \^q\(0),
      O => adc0_di_mon(12)
    );
\adc0_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(12),
      I1 => drp_di(12),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(12),
      O => \adc0_di_mon[12]_INST_0_i_1_n_0\
    );
\adc0_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[13]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_24\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(13),
      I5 => \^q\(0),
      O => adc0_di_mon(13)
    );
\adc0_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(13),
      I1 => drp_di(13),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(13),
      O => \adc0_di_mon[13]_INST_0_i_1_n_0\
    );
\adc0_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[14]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_25\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(14),
      I5 => \^q\(0),
      O => adc0_di_mon(14)
    );
\adc0_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(14),
      I1 => drp_di(14),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(14),
      O => \adc0_di_mon[14]_INST_0_i_1_n_0\
    );
\adc0_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[15]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_26\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(15),
      I5 => \^q\(0),
      O => adc0_di_mon(15)
    );
\adc0_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(15),
      I1 => drp_di(15),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(15),
      O => \adc0_di_mon[15]_INST_0_i_1_n_0\
    );
\adc0_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[1]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_12\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(1),
      I5 => \^q\(0),
      O => adc0_di_mon(1)
    );
\adc0_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(1),
      I1 => drp_di(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(1),
      O => \adc0_di_mon[1]_INST_0_i_1_n_0\
    );
\adc0_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[2]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_13\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(2),
      I5 => \^q\(0),
      O => adc0_di_mon(2)
    );
\adc0_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(2),
      I1 => drp_di(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(2),
      O => \adc0_di_mon[2]_INST_0_i_1_n_0\
    );
\adc0_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[3]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_14\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(3),
      I5 => \^q\(0),
      O => adc0_di_mon(3)
    );
\adc0_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(3),
      I1 => drp_di(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(3),
      O => \adc0_di_mon[3]_INST_0_i_1_n_0\
    );
\adc0_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[4]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_15\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(4),
      I5 => \^q\(0),
      O => adc0_di_mon(4)
    );
\adc0_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(4),
      I1 => drp_di(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(4),
      O => \adc0_di_mon[4]_INST_0_i_1_n_0\
    );
\adc0_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[5]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_16\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(5),
      I5 => \^q\(0),
      O => adc0_di_mon(5)
    );
\adc0_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(5),
      I1 => drp_di(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(5),
      O => \adc0_di_mon[5]_INST_0_i_1_n_0\
    );
\adc0_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[6]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_17\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(6),
      I5 => \^q\(0),
      O => adc0_di_mon(6)
    );
\adc0_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(6),
      I1 => drp_di(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(6),
      O => \adc0_di_mon[6]_INST_0_i_1_n_0\
    );
\adc0_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[7]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_18\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(7),
      I5 => \^q\(0),
      O => adc0_di_mon(7)
    );
\adc0_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(7),
      I1 => drp_di(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(7),
      O => \adc0_di_mon[7]_INST_0_i_1_n_0\
    );
\adc0_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[8]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_19\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(8),
      I5 => \^q\(0),
      O => adc0_di_mon(8)
    );
\adc0_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(8),
      I1 => drp_di(8),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(8),
      O => \adc0_di_mon[8]_INST_0_i_1_n_0\
    );
\adc0_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc0_di_mon[9]_INST_0_i_1_n_0\,
      I1 => fsm_cs(2),
      I2 => \m00_axis_tdata[127]_20\,
      I3 => \^q\(1),
      I4 => \m00_axis_tdata[127]_11\(9),
      I5 => \^q\(0),
      O => adc0_di_mon(9)
    );
\adc0_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \m00_axis_tdata[127]_11\(9),
      I1 => drp_di(9),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \adc0_di_mon[15]_INST_0_0\(9),
      O => \adc0_di_mon[9]_INST_0_i_1_n_0\
    );
adc0_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => adc0_dwe_mon_INST_0_i_1_n_0,
      I1 => fsm_cs(2),
      I2 => \^q\(1),
      I3 => adc0_drpen_const,
      I4 => \^q\(0),
      I5 => adc0_drpen_tc,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
adc0_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FFF0008800F000"
    )
        port map (
      I0 => bank10_write,
      I1 => \FSM_onehot_state_reg[4]_0\(0),
      I2 => drp_wen,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => adc0_drpwe_por,
      O => adc0_dwe_mon_INST_0_i_1_n_0
    );
bgt_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(2),
      I2 => \^q\(1),
      O => bgt_drp_arb_gnt_i
    );
bgt_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => bgt_drp_arb_gnt,
      R => adc0_reset_i
    );
bgt_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200000000000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(1),
      O => bgt_drp_drdy_i
    );
bgt_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_drdy_i,
      Q => adc_drp_rdy_bgt,
      R => adc0_reset_i
    );
const_config_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => fsm_cs(2),
      O => const_config_drp_arb_gnt_i_1_n_0
    );
const_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_config_drp_arb_gnt_i_1_n_0,
      Q => const_gnt_adc0,
      R => adc0_reset_i
    );
const_config_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => fsm_cs(2),
      O => const_config_drp_drdy_i_1_n_0
    );
const_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_config_drp_drdy_i_1_n_0,
      Q => adc0_drprdy_const,
      R => adc0_reset_i
    );
\drp_drdy_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => adc0_reset_i
    );
dummy_read_den_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => fsm_cs(2),
      I2 => \^q\(0),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => adc0_reset_i
    );
dummy_read_gnt_held_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_i,
      I2 => \^q\(0),
      I3 => fsm_cs(2),
      I4 => \^q\(1),
      O => dummy_read_gnt_held_i_1_n_0
    );
dummy_read_gnt_held_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => const_config_drp_drdy_reg_0,
      O => drp_drdy_i
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt_held_i_1_n_0,
      Q => dummy_read_gnt_held,
      R => adc0_reset_i
    );
dummy_read_gnt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(2),
      I2 => \^q\(1),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => adc0_reset_i
    );
dummy_read_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I2 => dummy_read_req3,
      I3 => \FSM_onehot_state_reg[4]_0\(0),
      I4 => bank10_write,
      I5 => adc0_reset_i,
      O => dummy_read_req_i_1_n_0
    );
\dummy_read_req_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => const_config_drp_drdy_reg_0,
      I4 => dummy_read_gnt_held,
      O => \dummy_read_req_i_2__1_n_0\
    );
dummy_read_req_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m00_axis_tdata[127]\(2),
      I1 => \m00_axis_tdata[127]\(0),
      O => \drp_addr_reg[2]\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_req_i_1_n_0,
      Q => \^dummy_read_req\,
      R => '0'
    );
\icount_out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \FSM_onehot_state_reg[4]_1\,
      I3 => \icount_out[11]_i_8\,
      I4 => user_drp_drdy,
      I5 => \icount_out[11]_i_8_0\,
      O => user_drp_drdy_reg_1
    );
\por_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(2),
      I2 => \^q\(1),
      O => \por_drp_arb_gnt_i_1__1_n_0\
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_arb_gnt_i_1__1_n_0\,
      Q => adc0_por_gnt,
      R => adc0_reset_i
    );
por_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020000000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => por_drp_drdy_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i,
      Q => adc0_drprdy_por,
      R => adc0_reset_i
    );
status_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => status_drp_arb_gnt_i
    );
status_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_arb_gnt_i,
      Q => adc0_status_gnt,
      R => adc0_reset_i
    );
status_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => fsm_cs(2),
      O => status_drp_drdy_i
    );
status_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_drdy_i,
      Q => adc0_drprdy_status,
      R => adc0_reset_i
    );
tile_config_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => fsm_cs(2),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc0,
      R => adc0_reset_i
    );
tile_config_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => tile_config_drp_drdy_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i,
      Q => adc0_drprdy_tc,
      R => adc0_reset_i
    );
\user_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => fsm_cs(2),
      O => \user_drp_drdy_i_1__1_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__1_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => adc0_reset_i
    );
write_access_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I2 => write_access,
      O => write_access_i_1_n_0
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_access_i_1_n_0,
      Q => write_access,
      R => adc0_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_30 is
  port (
    tc_gnt_adc1 : out STD_LOGIC;
    const_gnt_adc1 : out STD_LOGIC;
    adc1_status_gnt : out STD_LOGIC;
    adc1_por_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc1_drprdy_tc : out STD_LOGIC;
    adc1_drprdy_const : out STD_LOGIC;
    adc1_drprdy_status : out STD_LOGIC;
    adc1_drprdy_por : out STD_LOGIC;
    dummy_read_req : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    user_drp_drdy_reg_2 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_5 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icount_out[11]_i_8\ : in STD_LOGIC;
    \icount_out[11]_i_8_0\ : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \icount_out[11]_i_8_1\ : in STD_LOGIC;
    const_config_drp_drdy_reg_0 : in STD_LOGIC;
    adc1_drpen_const : in STD_LOGIC;
    adc1_drpen_tc : in STD_LOGIC;
    adc1_drpwe_por : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    dummy_read_req3 : in STD_LOGIC;
    const_req_adc1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    drp_req_adc1 : in STD_LOGIC;
    adc1_por_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : in STD_LOGIC;
    adc1_status_req : in STD_LOGIC;
    \m10_axis_tdata[127]\ : in STD_LOGIC;
    \m10_axis_tdata[127]_0\ : in STD_LOGIC;
    \m10_axis_tdata[127]_1\ : in STD_LOGIC;
    \m10_axis_tdata[127]_2\ : in STD_LOGIC;
    \m10_axis_tdata[127]_3\ : in STD_LOGIC;
    \adc1_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \m10_axis_tdata[127]_4\ : in STD_LOGIC;
    \adc1_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \m10_axis_tdata[127]_5\ : in STD_LOGIC;
    \m10_axis_tdata[127]_6\ : in STD_LOGIC;
    \m10_axis_tdata[127]_7\ : in STD_LOGIC;
    \m10_axis_tdata[127]_8\ : in STD_LOGIC;
    \m10_axis_tdata[127]_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m10_axis_tdata[127]_10\ : in STD_LOGIC;
    \m10_axis_tdata[127]_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m10_axis_tdata[127]_12\ : in STD_LOGIC;
    \m10_axis_tdata[127]_13\ : in STD_LOGIC;
    \m10_axis_tdata[127]_14\ : in STD_LOGIC;
    \m10_axis_tdata[127]_15\ : in STD_LOGIC;
    \m10_axis_tdata[127]_16\ : in STD_LOGIC;
    \m10_axis_tdata[127]_17\ : in STD_LOGIC;
    \m10_axis_tdata[127]_18\ : in STD_LOGIC;
    \m10_axis_tdata[127]_19\ : in STD_LOGIC;
    \m10_axis_tdata[127]_20\ : in STD_LOGIC;
    \m10_axis_tdata[127]_21\ : in STD_LOGIC;
    \m10_axis_tdata[127]_22\ : in STD_LOGIC;
    \m10_axis_tdata[127]_23\ : in STD_LOGIC;
    \m10_axis_tdata[127]_24\ : in STD_LOGIC;
    \m10_axis_tdata[127]_25\ : in STD_LOGIC;
    \m10_axis_tdata[127]_26\ : in STD_LOGIC;
    adc1_drpen_por : in STD_LOGIC;
    adc1_drpen_status : in STD_LOGIC;
    \adc1_daddr_mon[10]_INST_0_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_30 : entity is "ADC8_R2R_2048_drp_arbiter_adc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_30 is
  signal \FSM_sequential_fsm_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc1_daddr_mon[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_daddr_mon[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal adc1_den_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc1_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal adc1_dwe_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal \const_config_drp_arb_gnt_i_1__0_n_0\ : STD_LOGIC;
  signal \const_config_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal drp_drdy_i : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__0_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \^dummy_read_req\ : STD_LOGIC;
  signal \dummy_read_req_i_1__0_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__2_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \por_drp_arb_gnt_i_1__2_n_0\ : STD_LOGIC;
  signal por_drp_drdy_i : STD_LOGIC;
  signal status_drp_arb_gnt_i : STD_LOGIC;
  signal status_drp_drdy_i : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_3__0\ : label is "soft_lutpair134";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[7]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of adc1_dgnt_mon_INST_0 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \const_config_drp_arb_gnt_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dummy_read_req_i_2__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \write_access_i_1__0\ : label is "soft_lutpair133";
begin
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  dummy_read_req <= \^dummy_read_req\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => access_type_5,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \FSM_onehot_state_reg[2]\(0),
      O => \FSM_onehot_state_reg[1]\(0)
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^user_drp_drdy_reg_0\,
      I5 => \FSM_onehot_state_reg[2]\(1),
      O => \FSM_onehot_state_reg[1]\(1)
    );
\FSM_onehot_state[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^user_drp_drdy_reg_0\,
      I1 => \FSM_onehot_state_reg[2]\(1),
      O => user_drp_drdy_reg_2
    );
\FSM_sequential_fsm_cs[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232003000300"
    )
        port map (
      I0 => const_req_adc1,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_sequential_fsm_cs[0]_i_2__0_n_0\,
      I4 => \FSM_sequential_fsm_cs[0]_i_3__0_n_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBBA"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[0]_i_4_n_0\,
      I1 => drp_req_adc1,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => adc1_por_req,
      I4 => \^q\(0),
      I5 => adc1_status_req,
      O => \FSM_sequential_fsm_cs[0]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I1 => \^q\(1),
      I2 => adc1_por_req,
      O => \FSM_sequential_fsm_cs[0]_i_3__0_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_req_adc1,
      I2 => \^q\(0),
      I3 => const_req_adc1,
      O => \FSM_sequential_fsm_cs[0]_i_4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_req_adc1,
      I2 => \^q\(2),
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^q\(0),
      I5 => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => drp_req_adc1,
      I5 => const_req_adc1,
      O => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088880000FF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc1_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => \FSM_sequential_fsm_cs_reg[2]_2\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => p_3_in
    );
\adc1_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_0\(0),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_8\,
      I3 => \^q\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(0),
      I5 => \^q\(0),
      O => adc1_daddr_mon(0)
    );
\adc1_daddr_mon[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]\,
      I1 => \adc1_daddr_mon[10]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(10),
      S => \^q\(2)
    );
\adc1_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(10),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(9),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(2),
      O => \adc1_daddr_mon[10]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_7\,
      I1 => \adc1_daddr_mon[1]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(1),
      S => \^q\(2)
    );
\adc1_daddr_mon[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(1),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(1),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(1),
      O => \adc1_daddr_mon[1]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_6\,
      I1 => \adc1_daddr_mon[2]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(2),
      S => \^q\(2)
    );
\adc1_daddr_mon[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(2),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(2),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(0),
      O => \adc1_daddr_mon[2]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_0\(3),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_5\,
      I3 => \^q\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(3),
      I5 => \^q\(0),
      O => adc1_daddr_mon(3)
    );
\adc1_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_0\(4),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_4\,
      I3 => \^q\(1),
      I4 => \adc1_daddr_mon[10]_INST_0_1\(4),
      I5 => \^q\(0),
      O => adc1_daddr_mon(4)
    );
\adc1_daddr_mon[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_3\,
      I1 => \adc1_daddr_mon[5]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(5),
      S => \^q\(2)
    );
\adc1_daddr_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(5),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(5),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(0),
      O => \adc1_daddr_mon[5]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_2\,
      I1 => \adc1_daddr_mon[6]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(6),
      S => \^q\(2)
    );
\adc1_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(6),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(6),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(1),
      O => \adc1_daddr_mon[6]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \adc1_daddr_mon[10]_INST_0_1\(7),
      I3 => \^q\(1),
      O => adc1_daddr_mon(7)
    );
\adc1_daddr_mon[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_1\,
      I1 => \adc1_daddr_mon[8]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(8),
      S => \^q\(2)
    );
\adc1_daddr_mon[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(8),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(7),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(2),
      O => \adc1_daddr_mon[8]_INST_0_i_2_n_0\
    );
\adc1_daddr_mon[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m10_axis_tdata[127]_0\,
      I1 => \adc1_daddr_mon[9]_INST_0_i_2_n_0\,
      O => adc1_daddr_mon(9),
      S => \^q\(2)
    );
\adc1_daddr_mon[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \adc1_daddr_mon[10]_INST_0_1\(9),
      I1 => \^q\(1),
      I2 => \adc1_daddr_mon[10]_INST_0_0\(8),
      I3 => \^q\(0),
      I4 => \adc1_daddr_mon[10]_INST_0_2\(2),
      O => \adc1_daddr_mon[9]_INST_0_i_2_n_0\
    );
adc1_den_mon_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => adc1_den_mon_INST_0_i_1_n_0,
      I1 => adc1_den_mon_INST_0_i_2_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_0\,
      S => \^q\(2)
    );
adc1_den_mon_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => adc1_drpen_const,
      I1 => adc1_drpen_tc,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => dummy_read_den,
      O => adc1_den_mon_INST_0_i_1_n_0
    );
adc1_den_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => \^q\(1),
      I2 => adc1_drpen_por,
      I3 => \^q\(0),
      I4 => adc1_drpen_status,
      O => adc1_den_mon_INST_0_i_2_n_0
    );
adc1_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\adc1_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(0),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_10\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(0),
      I5 => \^q\(0),
      O => adc1_di_mon(0)
    );
\adc1_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(10),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_21\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(10),
      I5 => \^q\(0),
      O => adc1_di_mon(10)
    );
\adc1_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(11),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_22\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(11),
      I5 => \^q\(0),
      O => adc1_di_mon(11)
    );
\adc1_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(12),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_23\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(12),
      I5 => \^q\(0),
      O => adc1_di_mon(12)
    );
\adc1_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(13),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_24\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(13),
      I5 => \^q\(0),
      O => adc1_di_mon(13)
    );
\adc1_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(14),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_25\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(14),
      I5 => \^q\(0),
      O => adc1_di_mon(14)
    );
\adc1_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(15),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_26\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(15),
      I5 => \^q\(0),
      O => adc1_di_mon(15)
    );
\adc1_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(1),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_12\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(1),
      I5 => \^q\(0),
      O => adc1_di_mon(1)
    );
\adc1_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(2),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_13\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(2),
      I5 => \^q\(0),
      O => adc1_di_mon(2)
    );
\adc1_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(3),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_14\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(3),
      I5 => \^q\(0),
      O => adc1_di_mon(3)
    );
\adc1_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(4),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_15\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(4),
      I5 => \^q\(0),
      O => adc1_di_mon(4)
    );
\adc1_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(5),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_16\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(5),
      I5 => \^q\(0),
      O => adc1_di_mon(5)
    );
\adc1_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(6),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_17\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(6),
      I5 => \^q\(0),
      O => adc1_di_mon(6)
    );
\adc1_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(7),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_18\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(7),
      I5 => \^q\(0),
      O => adc1_di_mon(7)
    );
\adc1_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(8),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_19\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(8),
      I5 => \^q\(0),
      O => adc1_di_mon(8)
    );
\adc1_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m10_axis_tdata[127]_9\(9),
      I1 => \^q\(2),
      I2 => \m10_axis_tdata[127]_20\,
      I3 => \^q\(1),
      I4 => \m10_axis_tdata[127]_11\(9),
      I5 => \^q\(0),
      O => adc1_di_mon(9)
    );
adc1_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => adc1_dwe_mon_INST_0_i_1_n_0,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => adc1_drpen_const,
      I4 => \^q\(0),
      I5 => adc1_drpen_tc,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
adc1_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080008000800080"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc1_drpwe_por,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => bank12_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => adc1_dwe_mon_INST_0_i_1_n_0
    );
\const_config_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \const_config_drp_arb_gnt_i_1__0_n_0\
    );
const_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_arb_gnt_i_1__0_n_0\,
      Q => const_gnt_adc1,
      R => p_3_in
    );
\const_config_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \const_config_drp_drdy_i_1__0_n_0\
    );
const_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_drdy_i_1__0_n_0\,
      Q => adc1_drprdy_const,
      R => p_3_in
    );
\drp_drdy_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_3_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_3_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_3_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_3_in
    );
\dummy_read_den_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_3_in
    );
\dummy_read_gnt_held_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_i,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \dummy_read_gnt_held_i_1__0_n_0\
    );
\dummy_read_gnt_held_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => const_config_drp_drdy_reg_0,
      O => drp_drdy_i
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__0_n_0\,
      Q => dummy_read_gnt_held,
      R => p_3_in
    );
\dummy_read_gnt_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_3_in
    );
\dummy_read_req_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__2_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I2 => dummy_read_req3,
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => bank12_write,
      I5 => p_3_in,
      O => \dummy_read_req_i_1__0_n_0\
    );
\dummy_read_req_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => const_config_drp_drdy_reg_0,
      I4 => dummy_read_gnt_held,
      O => \dummy_read_req_i_2__2_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__0_n_0\,
      Q => \^dummy_read_req\,
      R => '0'
    );
\icount_out[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \icount_out[11]_i_8\,
      I3 => \icount_out[11]_i_8_0\,
      I4 => user_drp_drdy,
      I5 => \icount_out[11]_i_8_1\,
      O => user_drp_drdy_reg_1
    );
\por_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \por_drp_arb_gnt_i_1__2_n_0\
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_arb_gnt_i_1__2_n_0\,
      Q => adc1_por_gnt,
      R => p_3_in
    );
\por_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => por_drp_drdy_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i,
      Q => adc1_drprdy_por,
      R => p_3_in
    );
\status_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => status_drp_arb_gnt_i
    );
status_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_arb_gnt_i,
      Q => adc1_status_gnt,
      R => p_3_in
    );
\status_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => status_drp_drdy_i
    );
status_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_drdy_i,
      Q => adc1_drprdy_status,
      R => p_3_in
    );
\tile_config_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc1,
      R => p_3_in
    );
\tile_config_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => tile_config_drp_drdy_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i,
      Q => adc1_drprdy_tc,
      R => p_3_in
    );
\user_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \user_drp_drdy_i_1__2_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__2_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => p_3_in
    );
\write_access_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I2 => write_access,
      O => \write_access_i_1__0_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__0_n_0\,
      Q => write_access,
      R => p_3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_31 is
  port (
    tc_gnt_adc2 : out STD_LOGIC;
    const_gnt_adc2 : out STD_LOGIC;
    adc2_status_gnt : out STD_LOGIC;
    adc2_por_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc2_drprdy_tc : out STD_LOGIC;
    adc2_drprdy_const : out STD_LOGIC;
    adc2_drprdy_status : out STD_LOGIC;
    adc2_drprdy_por : out STD_LOGIC;
    dummy_read_req : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_4_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    const_config_drp_drdy_reg_0 : in STD_LOGIC;
    adc2_drpen_const : in STD_LOGIC;
    adc2_drpen_tc : in STD_LOGIC;
    adc2_drpwe_por : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    dummy_read_req3 : in STD_LOGIC;
    const_req_adc2 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    drp_req_adc2 : in STD_LOGIC;
    adc2_por_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : in STD_LOGIC;
    adc2_status_req : in STD_LOGIC;
    \adc2_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \m20_axis_tdata[127]\ : in STD_LOGIC;
    \m20_axis_tdata[127]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \m20_axis_tdata[127]_1\ : in STD_LOGIC;
    \m20_axis_tdata[127]_2\ : in STD_LOGIC;
    \m20_axis_tdata[127]_3\ : in STD_LOGIC;
    \m20_axis_tdata[127]_4\ : in STD_LOGIC;
    \m20_axis_tdata[127]_5\ : in STD_LOGIC;
    \m20_axis_tdata[127]_6\ : in STD_LOGIC;
    \m20_axis_tdata[127]_7\ : in STD_LOGIC;
    \m20_axis_tdata[127]_8\ : in STD_LOGIC;
    \m20_axis_tdata[127]_9\ : in STD_LOGIC;
    \m20_axis_tdata[127]_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m20_axis_tdata[127]_11\ : in STD_LOGIC;
    \m20_axis_tdata[127]_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m20_axis_tdata[127]_13\ : in STD_LOGIC;
    \m20_axis_tdata[127]_14\ : in STD_LOGIC;
    \m20_axis_tdata[127]_15\ : in STD_LOGIC;
    \m20_axis_tdata[127]_16\ : in STD_LOGIC;
    \m20_axis_tdata[127]_17\ : in STD_LOGIC;
    \m20_axis_tdata[127]_18\ : in STD_LOGIC;
    \m20_axis_tdata[127]_19\ : in STD_LOGIC;
    \m20_axis_tdata[127]_20\ : in STD_LOGIC;
    \m20_axis_tdata[127]_21\ : in STD_LOGIC;
    \m20_axis_tdata[127]_22\ : in STD_LOGIC;
    \m20_axis_tdata[127]_23\ : in STD_LOGIC;
    \m20_axis_tdata[127]_24\ : in STD_LOGIC;
    \m20_axis_tdata[127]_25\ : in STD_LOGIC;
    \m20_axis_tdata[127]_26\ : in STD_LOGIC;
    \m20_axis_tdata[127]_27\ : in STD_LOGIC;
    adc2_drpen_por : in STD_LOGIC;
    adc2_drpen_status : in STD_LOGIC;
    \adc2_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_31 : entity is "ADC8_R2R_2048_drp_arbiter_adc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_31 is
  signal \FSM_onehot_state[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc2_daddr_mon[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_daddr_mon[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal adc2_den_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc2_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal adc2_dwe_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal \const_config_drp_arb_gnt_i_1__1_n_0\ : STD_LOGIC;
  signal \const_config_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal drp_drdy_i : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__1_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \^dummy_read_req\ : STD_LOGIC;
  signal \dummy_read_req_i_1__1_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \por_drp_arb_gnt_i_1__3_n_0\ : STD_LOGIC;
  signal por_drp_drdy_i : STD_LOGIC;
  signal status_drp_arb_gnt_i : STD_LOGIC;
  signal status_drp_drdy_i : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_3__1\ : label is "soft_lutpair141";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[7]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of adc2_dgnt_mon_INST_0 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \const_config_drp_arb_gnt_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of drp_RdAck_r_i_4 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dummy_read_req_i_2__3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \status_drp_arb_gnt_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \write_access_i_1__1\ : label is "soft_lutpair142";
begin
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  dummy_read_req <= \^dummy_read_req\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => access_type_4,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \FSM_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state_reg[4]\(0)
    );
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^user_drp_drdy_reg_0\,
      I5 => \FSM_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state_reg[4]\(1)
    );
\FSM_onehot_state[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => \FSM_onehot_state_reg[4]_0\(2),
      I2 => \FSM_onehot_state_reg[4]_1\,
      I3 => \FSM_onehot_state[4]_i_3__4_n_0\,
      I4 => \FSM_onehot_state_reg[4]_2\,
      I5 => \FSM_onehot_state_reg[4]_3\,
      O => \FSM_onehot_state_reg[4]\(2)
    );
\FSM_onehot_state[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^user_drp_drdy_reg_0\,
      I1 => \FSM_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state[4]_i_3__4_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232003000300"
    )
        port map (
      I0 => const_req_adc2,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_sequential_fsm_cs[0]_i_2__1_n_0\,
      I4 => \FSM_sequential_fsm_cs[0]_i_3__1_n_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBBA"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[0]_i_4__0_n_0\,
      I1 => drp_req_adc2,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => adc2_por_req,
      I4 => \^q\(0),
      I5 => adc2_status_req,
      O => \FSM_sequential_fsm_cs[0]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I1 => \^q\(1),
      I2 => adc2_por_req,
      O => \FSM_sequential_fsm_cs[0]_i_3__1_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_req_adc2,
      I2 => \^q\(0),
      I3 => const_req_adc2,
      O => \FSM_sequential_fsm_cs[0]_i_4__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_req_adc2,
      I2 => \^q\(2),
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^q\(0),
      I5 => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => drp_req_adc2,
      I5 => const_req_adc2,
      O => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088880000FF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc2_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => \FSM_sequential_fsm_cs_reg[2]_3\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => p_4_in
    );
\adc2_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0_0\(0),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(0),
      I5 => \^q\(0),
      O => adc2_daddr_mon(0)
    );
\adc2_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_9\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(10),
      I5 => \^q\(0),
      O => adc2_daddr_mon(10)
    );
\adc2_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(10),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(9),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(2),
      O => \adc2_daddr_mon[10]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[1]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_1\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(1),
      I5 => \^q\(0),
      O => adc2_daddr_mon(1)
    );
\adc2_daddr_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(1),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(1),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(1),
      O => \adc2_daddr_mon[1]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[2]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_2\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(2),
      I5 => \^q\(0),
      O => adc2_daddr_mon(2)
    );
\adc2_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(2),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(2),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(0),
      O => \adc2_daddr_mon[2]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0_0\(3),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_3\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(3),
      I5 => \^q\(0),
      O => adc2_daddr_mon(3)
    );
\adc2_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc2_daddr_mon[10]_INST_0_0\(4),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_4\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(4),
      I5 => \^q\(0),
      O => adc2_daddr_mon(4)
    );
\adc2_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_5\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(5),
      I5 => \^q\(0),
      O => adc2_daddr_mon(5)
    );
\adc2_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(5),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(5),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(0),
      O => \adc2_daddr_mon[5]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[6]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_6\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(6),
      I5 => \^q\(0),
      O => adc2_daddr_mon(6)
    );
\adc2_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(6),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(6),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(1),
      O => \adc2_daddr_mon[6]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \m20_axis_tdata[127]_0\(7),
      I3 => \^q\(1),
      O => adc2_daddr_mon(7)
    );
\adc2_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[8]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_7\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(8),
      I5 => \^q\(0),
      O => adc2_daddr_mon(8)
    );
\adc2_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(8),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(7),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(2),
      O => \adc2_daddr_mon[8]_INST_0_i_1_n_0\
    );
\adc2_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc2_daddr_mon[9]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_8\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_0\(9),
      I5 => \^q\(0),
      O => adc2_daddr_mon(9)
    );
\adc2_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m20_axis_tdata[127]_0\(9),
      I1 => \^q\(1),
      I2 => \adc2_daddr_mon[10]_INST_0_0\(8),
      I3 => \^q\(0),
      I4 => \adc2_daddr_mon[10]_INST_0_1\(2),
      O => \adc2_daddr_mon[9]_INST_0_i_1_n_0\
    );
adc2_den_mon_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => adc2_den_mon_INST_0_i_1_n_0,
      I1 => adc2_den_mon_INST_0_i_2_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\,
      S => \^q\(2)
    );
adc2_den_mon_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => adc2_drpen_const,
      I1 => adc2_drpen_tc,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => dummy_read_den,
      O => adc2_den_mon_INST_0_i_1_n_0
    );
adc2_den_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_0\(0),
      I1 => \^q\(1),
      I2 => adc2_drpen_por,
      I3 => \^q\(0),
      I4 => adc2_drpen_status,
      O => adc2_den_mon_INST_0_i_2_n_0
    );
adc2_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\adc2_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(0),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_11\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(0),
      I5 => \^q\(0),
      O => adc2_di_mon(0)
    );
\adc2_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(10),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_22\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(10),
      I5 => \^q\(0),
      O => adc2_di_mon(10)
    );
\adc2_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(11),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_23\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(11),
      I5 => \^q\(0),
      O => adc2_di_mon(11)
    );
\adc2_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(12),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_24\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(12),
      I5 => \^q\(0),
      O => adc2_di_mon(12)
    );
\adc2_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(13),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_25\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(13),
      I5 => \^q\(0),
      O => adc2_di_mon(13)
    );
\adc2_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(14),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_26\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(14),
      I5 => \^q\(0),
      O => adc2_di_mon(14)
    );
\adc2_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(15),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_27\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(15),
      I5 => \^q\(0),
      O => adc2_di_mon(15)
    );
\adc2_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(1),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_13\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(1),
      I5 => \^q\(0),
      O => adc2_di_mon(1)
    );
\adc2_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(2),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_14\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(2),
      I5 => \^q\(0),
      O => adc2_di_mon(2)
    );
\adc2_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(3),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_15\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(3),
      I5 => \^q\(0),
      O => adc2_di_mon(3)
    );
\adc2_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(4),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_16\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(4),
      I5 => \^q\(0),
      O => adc2_di_mon(4)
    );
\adc2_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(5),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_17\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(5),
      I5 => \^q\(0),
      O => adc2_di_mon(5)
    );
\adc2_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(6),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_18\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(6),
      I5 => \^q\(0),
      O => adc2_di_mon(6)
    );
\adc2_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(7),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_19\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(7),
      I5 => \^q\(0),
      O => adc2_di_mon(7)
    );
\adc2_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(8),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_20\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(8),
      I5 => \^q\(0),
      O => adc2_di_mon(8)
    );
\adc2_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m20_axis_tdata[127]_10\(9),
      I1 => \^q\(2),
      I2 => \m20_axis_tdata[127]_21\,
      I3 => \^q\(1),
      I4 => \m20_axis_tdata[127]_12\(9),
      I5 => \^q\(0),
      O => adc2_di_mon(9)
    );
adc2_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => adc2_dwe_mon_INST_0_i_1_n_0,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => adc2_drpen_const,
      I4 => \^q\(0),
      I5 => adc2_drpen_tc,
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
adc2_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080008000800080"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc2_drpwe_por,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => bank14_write,
      I5 => \FSM_onehot_state_reg[4]_0\(0),
      O => adc2_dwe_mon_INST_0_i_1_n_0
    );
\const_config_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \const_config_drp_arb_gnt_i_1__1_n_0\
    );
const_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_arb_gnt_i_1__1_n_0\,
      Q => const_gnt_adc2,
      R => p_4_in
    );
\const_config_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \const_config_drp_drdy_i_1__1_n_0\
    );
const_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_drdy_i_1__1_n_0\,
      Q => adc2_drprdy_const,
      R => p_4_in
    );
drp_RdAck_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\
    );
\drp_drdy_r[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_4_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_4_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_4_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_4_in
    );
\dummy_read_den_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_4_in
    );
\dummy_read_gnt_held_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_i,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \dummy_read_gnt_held_i_1__1_n_0\
    );
\dummy_read_gnt_held_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => const_config_drp_drdy_reg_0,
      O => drp_drdy_i
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__1_n_0\,
      Q => dummy_read_gnt_held,
      R => p_4_in
    );
\dummy_read_gnt_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_4_in
    );
\dummy_read_req_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__3_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I2 => dummy_read_req3,
      I3 => \FSM_onehot_state_reg[4]_0\(0),
      I4 => bank14_write,
      I5 => p_4_in,
      O => \dummy_read_req_i_1__1_n_0\
    );
\dummy_read_req_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => const_config_drp_drdy_reg_0,
      I4 => dummy_read_gnt_held,
      O => \dummy_read_req_i_2__3_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__1_n_0\,
      Q => \^dummy_read_req\,
      R => '0'
    );
\por_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \por_drp_arb_gnt_i_1__3_n_0\
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_arb_gnt_i_1__3_n_0\,
      Q => adc2_por_gnt,
      R => p_4_in
    );
\por_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => por_drp_drdy_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i,
      Q => adc2_drprdy_por,
      R => p_4_in
    );
\status_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => status_drp_arb_gnt_i
    );
status_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_arb_gnt_i,
      Q => adc2_status_gnt,
      R => p_4_in
    );
\status_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => status_drp_drdy_i
    );
status_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_drdy_i,
      Q => adc2_drprdy_status,
      R => p_4_in
    );
\tile_config_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc2,
      R => p_4_in
    );
\tile_config_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => tile_config_drp_drdy_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i,
      Q => adc2_drprdy_tc,
      R => p_4_in
    );
\user_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \user_drp_drdy_i_1__3_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__3_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => p_4_in
    );
\write_access_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__1_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__1_n_0\,
      Q => write_access,
      R => p_4_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_32 is
  port (
    tc_gnt_adc3 : out STD_LOGIC;
    const_gnt_adc3 : out STD_LOGIC;
    adc3_status_gnt : out STD_LOGIC;
    adc3_por_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc3_drprdy_tc : out STD_LOGIC;
    adc3_drprdy_const : out STD_LOGIC;
    adc3_drprdy_status : out STD_LOGIC;
    adc3_drprdy_por : out STD_LOGIC;
    dummy_read_req : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_5_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \icount_out[11]_i_6\ : in STD_LOGIC;
    \icount_out[11]_i_6_0\ : in STD_LOGIC;
    \icount_out[11]_i_6_1\ : in STD_LOGIC;
    \icount_out[11]_i_6_2\ : in STD_LOGIC;
    access_type_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    const_config_drp_drdy_reg_0 : in STD_LOGIC;
    adc3_drpen_const : in STD_LOGIC;
    adc3_drpen_tc : in STD_LOGIC;
    adc3_drpwe_por : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    dummy_read_req3 : in STD_LOGIC;
    const_req_adc3 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    drp_req_adc3 : in STD_LOGIC;
    adc3_por_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : in STD_LOGIC;
    adc3_status_req : in STD_LOGIC;
    \adc3_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \m30_axis_tdata[127]\ : in STD_LOGIC;
    \m30_axis_tdata[127]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \m30_axis_tdata[127]_1\ : in STD_LOGIC;
    \m30_axis_tdata[127]_2\ : in STD_LOGIC;
    \m30_axis_tdata[127]_3\ : in STD_LOGIC;
    \m30_axis_tdata[127]_4\ : in STD_LOGIC;
    \m30_axis_tdata[127]_5\ : in STD_LOGIC;
    \m30_axis_tdata[127]_6\ : in STD_LOGIC;
    \m30_axis_tdata[127]_7\ : in STD_LOGIC;
    \m30_axis_tdata[127]_8\ : in STD_LOGIC;
    \m30_axis_tdata[127]_9\ : in STD_LOGIC;
    \m30_axis_tdata[127]_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m30_axis_tdata[127]_11\ : in STD_LOGIC;
    \m30_axis_tdata[127]_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m30_axis_tdata[127]_13\ : in STD_LOGIC;
    \m30_axis_tdata[127]_14\ : in STD_LOGIC;
    \m30_axis_tdata[127]_15\ : in STD_LOGIC;
    \m30_axis_tdata[127]_16\ : in STD_LOGIC;
    \m30_axis_tdata[127]_17\ : in STD_LOGIC;
    \m30_axis_tdata[127]_18\ : in STD_LOGIC;
    \m30_axis_tdata[127]_19\ : in STD_LOGIC;
    \m30_axis_tdata[127]_20\ : in STD_LOGIC;
    \m30_axis_tdata[127]_21\ : in STD_LOGIC;
    \m30_axis_tdata[127]_22\ : in STD_LOGIC;
    \m30_axis_tdata[127]_23\ : in STD_LOGIC;
    \m30_axis_tdata[127]_24\ : in STD_LOGIC;
    \m30_axis_tdata[127]_25\ : in STD_LOGIC;
    \m30_axis_tdata[127]_26\ : in STD_LOGIC;
    \m30_axis_tdata[127]_27\ : in STD_LOGIC;
    adc3_drpen_por : in STD_LOGIC;
    adc3_drpen_status : in STD_LOGIC;
    \adc3_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_32 : entity is "ADC8_R2R_2048_drp_arbiter_adc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_32 is
  signal \FSM_sequential_fsm_cs[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc3_daddr_mon[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_daddr_mon[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal adc3_den_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc3_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal adc3_dwe_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal \const_config_drp_arb_gnt_i_1__2_n_0\ : STD_LOGIC;
  signal \const_config_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal drp_drdy_i : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__2_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \^dummy_read_req\ : STD_LOGIC;
  signal \dummy_read_req_i_1__2_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__4_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \por_drp_arb_gnt_i_1__4_n_0\ : STD_LOGIC;
  signal por_drp_drdy_i : STD_LOGIC;
  signal status_drp_arb_gnt_i : STD_LOGIC;
  signal status_drp_drdy_i : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__4_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_3__2\ : label is "soft_lutpair149";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[7]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of adc3_dgnt_mon_INST_0 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \const_config_drp_arb_gnt_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of drp_RdAck_r_i_5 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dummy_read_req_i_2__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \status_drp_arb_gnt_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \write_access_i_1__2\ : label is "soft_lutpair150";
begin
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  dummy_read_req <= \^dummy_read_req\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => access_type_3,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \FSM_onehot_state_reg[2]\(0),
      O => \FSM_onehot_state_reg[1]\(0)
    );
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^user_drp_drdy_reg_0\,
      I5 => \FSM_onehot_state_reg[2]\(1),
      O => \FSM_onehot_state_reg[1]\(1)
    );
\FSM_onehot_state[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^user_drp_drdy_reg_0\,
      I1 => \FSM_onehot_state_reg[2]\(1),
      O => user_drp_drdy_reg_1
    );
\FSM_sequential_fsm_cs[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232003000300"
    )
        port map (
      I0 => const_req_adc3,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_sequential_fsm_cs[0]_i_2__2_n_0\,
      I4 => \FSM_sequential_fsm_cs[0]_i_3__2_n_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBBA"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[0]_i_4__1_n_0\,
      I1 => drp_req_adc3,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => adc3_por_req,
      I4 => \^q\(0),
      I5 => adc3_status_req,
      O => \FSM_sequential_fsm_cs[0]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I1 => \^q\(1),
      I2 => adc3_por_req,
      O => \FSM_sequential_fsm_cs[0]_i_3__2_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_req_adc3,
      I2 => \^q\(0),
      I3 => const_req_adc3,
      O => \FSM_sequential_fsm_cs[0]_i_4__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
        port map (
      I0 => \^q\(1),
      I1 => const_req_adc3,
      I2 => \^q\(2),
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^q\(0),
      I5 => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => drp_req_adc3,
      I5 => const_req_adc3,
      O => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088880000FF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc3_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => \FSM_sequential_fsm_cs_reg[2]_3\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => p_5_in
    );
\adc3_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0_0\(0),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(0),
      I5 => \^q\(0),
      O => adc3_daddr_mon(0)
    );
\adc3_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_9\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(10),
      I5 => \^q\(0),
      O => adc3_daddr_mon(10)
    );
\adc3_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(10),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(9),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(2),
      O => \adc3_daddr_mon[10]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[1]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_1\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(1),
      I5 => \^q\(0),
      O => adc3_daddr_mon(1)
    );
\adc3_daddr_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(1),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(1),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(1),
      O => \adc3_daddr_mon[1]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[2]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_2\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(2),
      I5 => \^q\(0),
      O => adc3_daddr_mon(2)
    );
\adc3_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(2),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(2),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(0),
      O => \adc3_daddr_mon[2]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0_0\(3),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_3\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(3),
      I5 => \^q\(0),
      O => adc3_daddr_mon(3)
    );
\adc3_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \adc3_daddr_mon[10]_INST_0_0\(4),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_4\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(4),
      I5 => \^q\(0),
      O => adc3_daddr_mon(4)
    );
\adc3_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_5\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(5),
      I5 => \^q\(0),
      O => adc3_daddr_mon(5)
    );
\adc3_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(5),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(5),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(0),
      O => \adc3_daddr_mon[5]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_6\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(6),
      I5 => \^q\(0),
      O => adc3_daddr_mon(6)
    );
\adc3_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(6),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(6),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(1),
      O => \adc3_daddr_mon[6]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \m30_axis_tdata[127]_0\(7),
      I3 => \^q\(1),
      O => adc3_daddr_mon(7)
    );
\adc3_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[8]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_7\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(8),
      I5 => \^q\(0),
      O => adc3_daddr_mon(8)
    );
\adc3_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(8),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(7),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(2),
      O => \adc3_daddr_mon[8]_INST_0_i_1_n_0\
    );
\adc3_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \adc3_daddr_mon[9]_INST_0_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_8\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_0\(9),
      I5 => \^q\(0),
      O => adc3_daddr_mon(9)
    );
\adc3_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \m30_axis_tdata[127]_0\(9),
      I1 => \^q\(1),
      I2 => \adc3_daddr_mon[10]_INST_0_0\(8),
      I3 => \^q\(0),
      I4 => \adc3_daddr_mon[10]_INST_0_1\(2),
      O => \adc3_daddr_mon[9]_INST_0_i_1_n_0\
    );
adc3_den_mon_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => adc3_den_mon_INST_0_i_1_n_0,
      I1 => adc3_den_mon_INST_0_i_2_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\,
      S => \^q\(2)
    );
adc3_den_mon_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => adc3_drpen_const,
      I1 => adc3_drpen_tc,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => dummy_read_den,
      O => adc3_den_mon_INST_0_i_1_n_0
    );
adc3_den_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => \^q\(1),
      I2 => adc3_drpen_por,
      I3 => \^q\(0),
      I4 => adc3_drpen_status,
      O => adc3_den_mon_INST_0_i_2_n_0
    );
adc3_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\adc3_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(0),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_11\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(0),
      I5 => \^q\(0),
      O => adc3_di_mon(0)
    );
\adc3_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(10),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_22\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(10),
      I5 => \^q\(0),
      O => adc3_di_mon(10)
    );
\adc3_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(11),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_23\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(11),
      I5 => \^q\(0),
      O => adc3_di_mon(11)
    );
\adc3_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(12),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_24\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(12),
      I5 => \^q\(0),
      O => adc3_di_mon(12)
    );
\adc3_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(13),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_25\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(13),
      I5 => \^q\(0),
      O => adc3_di_mon(13)
    );
\adc3_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(14),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_26\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(14),
      I5 => \^q\(0),
      O => adc3_di_mon(14)
    );
\adc3_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(15),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_27\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(15),
      I5 => \^q\(0),
      O => adc3_di_mon(15)
    );
\adc3_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(1),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_13\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(1),
      I5 => \^q\(0),
      O => adc3_di_mon(1)
    );
\adc3_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(2),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_14\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(2),
      I5 => \^q\(0),
      O => adc3_di_mon(2)
    );
\adc3_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(3),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_15\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(3),
      I5 => \^q\(0),
      O => adc3_di_mon(3)
    );
\adc3_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(4),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_16\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(4),
      I5 => \^q\(0),
      O => adc3_di_mon(4)
    );
\adc3_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(5),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_17\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(5),
      I5 => \^q\(0),
      O => adc3_di_mon(5)
    );
\adc3_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(6),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_18\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(6),
      I5 => \^q\(0),
      O => adc3_di_mon(6)
    );
\adc3_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(7),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_19\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(7),
      I5 => \^q\(0),
      O => adc3_di_mon(7)
    );
\adc3_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(8),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_20\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(8),
      I5 => \^q\(0),
      O => adc3_di_mon(8)
    );
\adc3_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308830333000"
    )
        port map (
      I0 => \m30_axis_tdata[127]_10\(9),
      I1 => \^q\(2),
      I2 => \m30_axis_tdata[127]_21\,
      I3 => \^q\(1),
      I4 => \m30_axis_tdata[127]_12\(9),
      I5 => \^q\(0),
      O => adc3_di_mon(9)
    );
adc3_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => adc3_dwe_mon_INST_0_i_1_n_0,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => adc3_drpen_const,
      I4 => \^q\(0),
      I5 => adc3_drpen_tc,
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
adc3_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080008000800080"
    )
        port map (
      I0 => \^q\(2),
      I1 => adc3_drpwe_por,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => bank16_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => adc3_dwe_mon_INST_0_i_1_n_0
    );
\const_config_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \const_config_drp_arb_gnt_i_1__2_n_0\
    );
const_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_arb_gnt_i_1__2_n_0\,
      Q => const_gnt_adc3,
      R => p_5_in
    );
\const_config_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \const_config_drp_drdy_i_1__2_n_0\
    );
const_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \const_config_drp_drdy_i_1__2_n_0\,
      Q => adc3_drprdy_const,
      R => p_5_in
    );
drp_RdAck_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\
    );
\drp_drdy_r[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_5_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_5_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_5_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_5_in
    );
\dummy_read_den_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_5_in
    );
\dummy_read_gnt_held_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_i,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \dummy_read_gnt_held_i_1__2_n_0\
    );
\dummy_read_gnt_held_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => const_config_drp_drdy_reg_0,
      O => drp_drdy_i
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__2_n_0\,
      Q => dummy_read_gnt_held,
      R => p_5_in
    );
\dummy_read_gnt_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_5_in
    );
\dummy_read_req_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__4_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I2 => dummy_read_req3,
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => bank16_write,
      I5 => p_5_in,
      O => \dummy_read_req_i_1__2_n_0\
    );
\dummy_read_req_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \^dummy_read_req\,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => const_config_drp_drdy_reg_0,
      I4 => dummy_read_gnt_held,
      O => \dummy_read_req_i_2__4_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__2_n_0\,
      Q => \^dummy_read_req\,
      R => '0'
    );
\icount_out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \icount_out[11]_i_6\,
      I1 => \icount_out[11]_i_6_0\,
      I2 => \^user_drp_drdy_reg_0\,
      I3 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I4 => \icount_out[11]_i_6_1\,
      I5 => \icount_out[11]_i_6_2\,
      O => access_type_reg
    );
\por_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \por_drp_arb_gnt_i_1__4_n_0\
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_arb_gnt_i_1__4_n_0\,
      Q => adc3_por_gnt,
      R => p_5_in
    );
\por_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => por_drp_drdy_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i,
      Q => adc3_drprdy_por,
      R => p_5_in
    );
\status_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => status_drp_arb_gnt_i
    );
status_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_arb_gnt_i,
      Q => adc3_status_gnt,
      R => p_5_in
    );
\status_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => status_drp_drdy_i
    );
status_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_drp_drdy_i,
      Q => adc3_drprdy_status,
      R => p_5_in
    );
\tile_config_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc3,
      R => p_5_in
    );
\tile_config_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => drp_drdy_r(3),
      I4 => write_access,
      I5 => const_config_drp_drdy_reg_0,
      O => tile_config_drp_drdy_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i,
      Q => adc3_drprdy_tc,
      R => p_5_in
    );
\user_drp_drdy_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => const_config_drp_drdy_reg_0,
      I5 => \^q\(2),
      O => \user_drp_drdy_i_1__4_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__4_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => p_5_in
    );
\write_access_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__2_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__2_n_0\,
      Q => write_access,
      R => p_5_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \drp_addr_reg[0]\ : out STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    adc0_dgnt_mon : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    adc0_drp_rdy : in STD_LOGIC;
    access_type_i_3_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control is
  signal \FSM_onehot_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal access_type_i_5_n_0 : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E0E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(4),
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => adc0_dgnt_mon,
      I3 => bank10_write,
      I4 => bank10_read,
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[0]_i_1__4_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => adc0_dgnt_mon,
      I2 => adc0_drp_rdy,
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^fsm_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state[4]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[0]_i_1__4_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => access_type_reg_1
    );
access_type_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03333CC400000000"
    )
        port map (
      I0 => access_type_i_3_0(0),
      I1 => access_type_i_3_0(4),
      I2 => access_type_i_3_0(2),
      I3 => access_type_i_3_0(1),
      I4 => access_type_i_3_0(3),
      I5 => access_type_i_5_n_0,
      O => \drp_addr_reg[0]\
    );
access_type_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => access_type_i_3_0(6),
      I1 => access_type_i_3_0(5),
      I2 => access_type_i_3_0(7),
      O => access_type_i_5_n_0
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_3 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    adc1_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_3 : entity is "ADC8_R2R_2048_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_3 is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E0E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(4),
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => bank12_write,
      I4 => bank12_read,
      I5 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => adc1_drp_rdy,
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^fsm_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state[4]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => access_type_reg_1
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_4 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    adc2_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_4 : entity is "ADC8_R2R_2048_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_4 is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E0E0E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(4),
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => adc2_drp_rdy,
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1__1_n_0\
    );
\FSM_onehot_state[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(2),
      I4 => \^fsm_onehot_state_reg[4]_0\(1),
      O => \FSM_onehot_state[4]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[3]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => access_type_reg_1
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_5 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank12_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    bank16_read : in STD_LOGIC;
    adc3_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_5 : entity is "ADC8_R2R_2048_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_5 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E0E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => bank16_write,
      I4 => bank16_read,
      I5 => \^q\(0),
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => adc3_drp_rdy,
      I3 => \^q\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \FSM_onehot_state[4]_i_1__4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__4_n_0\,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \^q\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(1),
      Q => \^q\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__4_n_0\,
      D => \FSM_onehot_state[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(2),
      Q => \^q\(4),
      R => access_type_reg_1
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
s_axi_wready_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => bank16_write,
      I2 => s_axi_wready_reg_i_2(0),
      I3 => bank12_write,
      O => \FSM_onehot_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_6 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    user_drp_drdy_reg : out STD_LOGIC;
    \drp_addr_reg[6]\ : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \drp_addr_reg[1]\ : out STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    user_dac0_drprdy : in STD_LOGIC;
    access_type_i_4_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_6 : entity is "ADC8_R2R_2048_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_6 is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal access_type_i_6_n_0 : STD_LOGIC;
  signal access_type_i_7_n_0 : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  signal \^drp_addr_reg[1]\ : STD_LOGIC;
  signal \^drp_addr_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_6\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_7\ : label is "soft_lutpair687";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute SOFT_HLUTNM of access_type_i_7 : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of dummy_read_req_i_4 : label is "soft_lutpair687";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
  \drp_addr_reg[1]\ <= \^drp_addr_reg[1]\;
  \drp_addr_reg[3]\ <= \^drp_addr_reg[3]\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E0E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => bank2_write,
      I4 => bank2_read,
      I5 => \^q\(0),
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => user_dac0_drprdy,
      I3 => \^q\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \FSM_onehot_state[4]_i_2__4_n_0\
    );
\FSM_onehot_state[4]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => user_dac0_drprdy,
      I1 => \^q\(2),
      I2 => \^access_type_reg_0\,
      I3 => \^q\(4),
      I4 => \FSM_onehot_state_reg[3]_0\,
      O => user_drp_drdy_reg
    );
\FSM_onehot_state[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \^drp_addr_reg[3]\,
      I1 => \FSM_onehot_state[4]_i_7_n_0\,
      I2 => access_type_i_4_0(6),
      I3 => access_type_i_4_0(5),
      I4 => access_type_i_4_0(7),
      O => \drp_addr_reg[6]\
    );
\FSM_onehot_state[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFEFF"
    )
        port map (
      I0 => access_type_i_4_0(2),
      I1 => access_type_i_4_0(3),
      I2 => access_type_i_4_0(0),
      I3 => access_type_i_4_0(4),
      I4 => access_type_i_4_0(1),
      O => \FSM_onehot_state[4]_i_7_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__4_n_0\,
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__4_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__4_n_0\,
      D => D(1),
      Q => \^q\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__4_n_0\,
      D => \FSM_onehot_state[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__4_n_0\,
      D => D(2),
      Q => \^q\(4),
      R => access_type_reg_1
    );
access_type_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => access_type_i_4_0(3),
      I1 => access_type_i_4_0(6),
      I2 => access_type_i_4_0(8),
      I3 => access_type_i_6_n_0,
      I4 => access_type_i_7_n_0,
      I5 => \^drp_addr_reg[1]\,
      O => \^drp_addr_reg[3]\
    );
access_type_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => access_type_i_4_0(9),
      I1 => access_type_i_4_0(10),
      I2 => access_type_i_4_0(0),
      I3 => access_type_i_4_0(2),
      O => access_type_i_6_n_0
    );
access_type_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => access_type_i_4_0(7),
      I1 => access_type_i_4_0(5),
      O => access_type_i_7_n_0
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
dummy_read_req_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => access_type_i_4_0(1),
      I1 => access_type_i_4_0(4),
      O => \^drp_addr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_7 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dac1_dgnt_mon : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    user_dac1_drprdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_7 : entity is "ADC8_R2R_2048_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_7 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E0E0E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => dac1_dgnt_mon,
      I3 => \FSM_onehot_state_reg[0]_0\,
      I4 => \^q\(0),
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => dac1_dgnt_mon,
      I2 => user_dac1_drprdy,
      I3 => \^q\(2),
      I4 => \^access_type_reg_0\,
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \^q\(0),
      S => access_type_reg_1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \^q\(1),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(1),
      Q => \^q\(2),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => access_type_reg_1
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_0\(2),
      Q => \^q\(4),
      R => access_type_reg_1
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_2,
      Q => \^access_type_reg_0\,
      R => access_type_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank0_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__21_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank0_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank0_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__21_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__21_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
axi_timeout_r2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      I2 => s_axi_aresetn,
      O => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_10 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc2_powerup_state_out_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    adc2_powerup_state_irq : in STD_LOGIC;
    adc2_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc2_powerup_state_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_10 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_10 is
  signal adc2_powerup_state_ack : STD_LOGIC;
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__16_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc2_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => adc2_powerup_state_irq,
      I1 => adc2_status(0),
      I2 => adc2_powerup_state_out_reg_0,
      I3 => s_axi_aresetn,
      I4 => adc2_powerup_state_out_reg_1,
      I5 => adc2_powerup_state_ack,
      O => adc2_powerup_state_out_reg
    );
adc2_powerup_state_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      O => adc2_powerup_state_ack
    );
axi_RdAck_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      I5 => axi_RdAck_reg_2,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank13_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__16_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__16_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_11 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc3_powerup_state_out_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc3_powerup_state_irq : in STD_LOGIC;
    adc3_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc3_powerup_state_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_11 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_11 is
  signal adc3_powerup_state_ack : STD_LOGIC;
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__15_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc3_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => adc3_powerup_state_irq,
      I1 => adc3_status(0),
      I2 => adc3_powerup_state_out_reg_0,
      I3 => s_axi_aresetn,
      I4 => adc3_powerup_state_out_reg_1,
      I5 => adc3_powerup_state_ack,
      O => adc3_powerup_state_out_reg
    );
adc3_powerup_state_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      O => adc3_powerup_state_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank15_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__15_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__15_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_12 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank1_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_12 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_12 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__20_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank1_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank1_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__20_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__20_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_13 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank3_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_13 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_13 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__19_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank3_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank3_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__19_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__19_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_14 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc00_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_8 : in STD_LOGIC;
    axi_RdAck_i_8_0 : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_14 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_14 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__14_n_0\ : STD_LOGIC;
  signal read_ack_tog_0 : STD_LOGIC;
  signal read_ack_tog_r_1 : STD_LOGIC;
begin
adc00_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc00_overvol_irq,
      I1 => adc00_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_1,
      I4 => read_ack_tog_0,
      I5 => adc0_done,
      O => adc00_overvol_out_reg
    );
axi_RdAck_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_1,
      I1 => read_ack_tog_0,
      I2 => axi_RdAck_i_8,
      I3 => axi_RdAck_i_8_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__14_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__14_n_0\,
      Q => axi_read_req_tog,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_0,
      Q => read_ack_tog_r_1,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => read_ack_tog_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_15 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc01_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_4 : in STD_LOGIC;
    axi_RdAck_i_4_0 : in STD_LOGIC;
    axi_RdAck_i_4_1 : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_15 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_15 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__2_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc01_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc01_overvol_irq,
      I1 => adc01_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc0_done,
      O => adc01_overvol_out_reg
    );
axi_RdAck_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => axi_RdAck_i_4,
      I1 => axi_RdAck_i_4_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => axi_RdAck_i_4_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__2_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__2_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_16 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc02_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_5 : in STD_LOGIC;
    axi_RdAck_i_5_0 : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_16 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_16 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__6_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc02_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc02_overvol_irq,
      I1 => adc02_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc0_done,
      O => adc02_overvol_out_reg
    );
axi_RdAck_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_5,
      I3 => axi_RdAck_i_5_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__6_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__6_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_17 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc03_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_4 : in STD_LOGIC;
    axi_RdAck_i_4_0 : in STD_LOGIC;
    axi_RdAck_i_4_1 : in STD_LOGIC;
    axi_RdAck_i_4_2 : in STD_LOGIC;
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_17 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_17 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__10_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc03_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc03_overvol_irq,
      I1 => adc03_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc0_done,
      O => adc03_overvol_out_reg
    );
axi_RdAck_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => axi_RdAck_i_4,
      I1 => axi_RdAck_i_4_0,
      I2 => read_ack_tog_r_reg_n_0,
      I3 => read_ack_tog_reg_n_0,
      I4 => axi_RdAck_i_4_1,
      I5 => axi_RdAck_i_4_2,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__10_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__10_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_18 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc10_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc1_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_18 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_18 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__13_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc10_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc10_overvol_irq,
      I1 => adc10_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc1_done,
      O => adc10_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank11_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__13_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__13_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_19 is
  port (
    axi_RdAck_r_reg : out STD_LOGIC;
    adc11_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    adc23_overvol_ack : in STD_LOGIC;
    axi_RdAck_i_8 : in STD_LOGIC;
    axi_RdAck_i_8_0 : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc1_done : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_19 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_19 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__1_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc11_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc11_overvol_irq,
      I1 => adc11_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc1_done,
      O => adc11_overvol_out_reg
    );
axi_RdAck_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => axi_RdAck_r,
      I1 => read_ack_tog_reg_n_0,
      I2 => read_ack_tog_r_reg_n_0,
      I3 => adc23_overvol_ack,
      I4 => axi_RdAck_i_8,
      I5 => axi_RdAck_i_8_0,
      O => axi_RdAck_r_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__1_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__1_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_20 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc12_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_10 : in STD_LOGIC;
    axi_RdAck_i_10_0 : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc1_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_20 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_20 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__5_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc12_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc12_overvol_irq,
      I1 => adc12_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc1_done,
      O => adc12_overvol_out_reg
    );
axi_RdAck_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_10,
      I3 => axi_RdAck_i_10_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank11_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__5_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__5_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_21 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc13_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc1_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_21 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_21 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__9_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc13_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc13_overvol_irq,
      I1 => adc13_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc1_done,
      O => adc13_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank11_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__9_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__9_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_22 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc20_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_5 : in STD_LOGIC;
    axi_RdAck_i_5_0 : in STD_LOGIC;
    axi_RdAck_i_5_1 : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc2_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_22 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_22 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__12_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc20_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc20_overvol_irq,
      I1 => adc20_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc2_done,
      O => adc20_overvol_out_reg
    );
axi_RdAck_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => axi_RdAck_i_5,
      I3 => axi_RdAck_i_5_0,
      I4 => axi_RdAck_i_5_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank13_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__12_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__12_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_23 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc21_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc2_done : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_23 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_23 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__0_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc21_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc21_overvol_irq,
      I1 => adc21_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc2_done,
      O => adc21_overvol_out_reg
    );
axi_RdAck_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => read_ack_tog_r,
      I3 => read_ack_tog,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__0_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__0_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_24 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc22_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    adc22_overvol_irq : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc2_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_24 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_24 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__4_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc22_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc22_overvol_irq,
      I1 => adc22_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc2_done,
      O => adc22_overvol_out_reg
    );
axi_RdAck_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      I5 => axi_RdAck_reg_2,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank13_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__4_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__4_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_25 is
  port (
    adc23_overvol_out_reg : out STD_LOGIC;
    adc23_overvol_ack : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc2_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_25 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_25 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__8_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc23_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc23_overvol_irq,
      I1 => adc23_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc2_done,
      O => adc23_overvol_out_reg
    );
axi_RdAck_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      O => adc23_overvol_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank13_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__8_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__8_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_26 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc30_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc3_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_26 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_26 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__11_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc30_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc30_overvol_irq,
      I1 => adc30_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc3_done,
      O => adc30_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank15_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__11_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__11_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_27 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc31_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc3_done : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_27 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_27 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog_i_1_n_0 : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc31_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc31_overvol_irq,
      I1 => adc31_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc3_done,
      O => adc31_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
axi_read_req_tog_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => axi_read_req_tog_i_1_n_0
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_i_1_n_0,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_28 is
  port (
    adc32_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc3_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_28 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_28 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__3_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc32_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc32_overvol_irq,
      I1 => adc32_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc3_done,
      O => adc32_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank15_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__3_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__3_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_29 is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc33_overvol_out_reg : out STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_done : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_29 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_29 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__7_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
adc33_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc33_overvol_irq,
      I1 => adc33_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc3_done,
      O => adc33_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => \^s_axi_aresetn_0\
    );
\axi_read_req_tog_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__7_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__7_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_8 is
  port (
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    adc0_powerup_state_out_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc0_powerup_state_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_8 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_8 is
  signal adc0_powerup_state_ack : STD_LOGIC;
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__18_n_0\ : STD_LOGIC;
  signal \^read_ack_tog\ : STD_LOGIC;
  signal \^read_ack_tog_r\ : STD_LOGIC;
begin
  read_ack_tog <= \^read_ack_tog\;
  read_ack_tog_r <= \^read_ack_tog_r\;
adc0_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => adc0_powerup_state_irq,
      I1 => adc0_status(0),
      I2 => adc0_powerup_state_out_reg_0,
      I3 => s_axi_aresetn,
      I4 => adc0_powerup_state_out_reg_1,
      I5 => adc0_powerup_state_ack,
      O => adc0_powerup_state_out_reg
    );
adc0_powerup_state_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^read_ack_tog\,
      I1 => \^read_ack_tog_r\,
      O => adc0_powerup_state_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__18_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__18_n_0\,
      Q => axi_read_req_tog,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog\,
      Q => \^read_ack_tog_r\,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => \^read_ack_tog\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_9 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc1_powerup_state_out_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc1_powerup_state_irq : in STD_LOGIC;
    adc1_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc1_powerup_state_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_9 : entity is "ADC8_R2R_2048_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_9 is
  signal adc1_powerup_state_ack : STD_LOGIC;
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__17_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc1_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => adc1_powerup_state_irq,
      I1 => adc1_status(0),
      I2 => adc1_powerup_state_out_reg_0,
      I3 => s_axi_aresetn,
      I4 => adc1_powerup_state_out_reg_1,
      I5 => adc1_powerup_state_ack,
      O => adc1_powerup_state_out_reg
    );
adc1_powerup_state_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      O => adc1_powerup_state_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank11_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__17_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__17_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled is
  port (
    dac0_drpen_por : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    dac0_drpwe_por : out STD_LOGIC;
    dac0_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[5]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    dac0_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled is
  signal \FSM_onehot_por_sm_state[11]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__3_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__3_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \^dac0_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac0_por_req\ : STD_LOGIC;
  signal \done_i_1__4_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__3_n_0\ : STD_LOGIC;
  signal drpen_por_i_1_n_0 : STD_LOGIC;
  signal drpen_por_i_2_n_0 : STD_LOGIC;
  signal \enable_clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_7_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__3_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__3_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__3_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1_n_0\ : STD_LOGIC;
  signal \status[3]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__3\ : label is "soft_lutpair427";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \clock_en_i_2__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of dac0_powerup_state_INST_0 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \done_i_1__4\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of drpen_por_i_2 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \status[1]_i_1\ : label is "soft_lutpair427";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  dac0_drpaddr_por(0) <= \^dac0_drpaddr_por\(0);
  dac0_por_req <= \^dac0_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_7_in <= \^p_7_in\;
\FSM_onehot_por_sm_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3_n_0\,
      I2 => dac0_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__3_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__3_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => drpen_por_i_2_n_0,
      O => \FSM_onehot_por_sm_state[11]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => dac0_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__3_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__3_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__3_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__3_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_7_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_7_in\
    );
\clock_en_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[5]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_7_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__3_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__3_n_0\
    );
\clock_en_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__3_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__3_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
dac0_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac0_powerup_state_INST_0_0(0),
      I1 => \^done_reg_0\,
      O => dac0_powerup_state
    );
\done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__4_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__4_n_0\,
      Q => \^done_reg_0\,
      R => \^p_7_in\
    );
\drpaddr_por[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^dac0_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__3_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__3_n_0\,
      Q => \^dac0_drpaddr_por\(0),
      R => \^p_7_in\
    );
\drpdi_por[15]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__3_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_7_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_7_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_7_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_7_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_7_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_7_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__3_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_7_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_7_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_7_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_7_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_7_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_7_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_7_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_7_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_7_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_7_in\
    );
drpen_por_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => drpen_por_i_1_n_0
    );
drpen_por_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => drpen_por_i_2_n_0
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => drpen_por_i_2_n_0,
      Q => dac0_drpen_por,
      R => \^p_7_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => dac0_drpwe_por,
      R => \^p_7_in\
    );
\enable_clock_en_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__3_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__3_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_7_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_por_gnt,
      Q => por_gnt_r,
      R => \^p_7_in\
    );
\por_req_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => dac0_drprdy_por,
      I3 => \^dac0_por_req\,
      O => \por_req_i_1__3_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__3_n_0\,
      Q => \^dac0_por_req\,
      R => \^p_7_in\
    );
\por_timer_count[0]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__3_n_0\
    );
\por_timer_count[0]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__3_n_0\
    );
\por_timer_count[0]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__3_n_0\
    );
\por_timer_count[0]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__3_n_0\
    );
\por_timer_count[0]_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__3_n_0\
    );
\por_timer_count[0]_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__3_n_0\
    );
\por_timer_count[0]_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__3_n_0\
    );
\por_timer_count[0]_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__3_n_0\
    );
\por_timer_count[0]_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__3_n_0\
    );
\por_timer_count[0]_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__3_n_0\
    );
\por_timer_count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__3_n_0\,
      I2 => \por_timer_count[0]_i_4__3_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__3_n_0\
    );
\por_timer_count[0]_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__3_n_0\
    );
\por_timer_count[0]_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__3_n_0\
    );
\por_timer_count[0]_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__3_n_0\,
      O => \por_timer_count[0]_i_22__3_n_0\
    );
\por_timer_count[0]_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__3_n_0\
    );
\por_timer_count[0]_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__3_n_0\
    );
\por_timer_count[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__3_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__3_n_0\,
      O => \por_timer_count[0]_i_3__3_n_0\
    );
\por_timer_count[0]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__3_n_0\,
      O => \por_timer_count[0]_i_4__3_n_0\
    );
\por_timer_count[0]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__3_n_0\
    );
\por_timer_count[0]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__3_n_0\
    );
\por_timer_count[0]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__3_n_0\
    );
\por_timer_count[0]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__3_n_0\
    );
\por_timer_count[0]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__3_n_0\
    );
\por_timer_count[16]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__3_n_0\
    );
\por_timer_count[16]_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__3_n_0\
    );
\por_timer_count[16]_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__3_n_0\
    );
\por_timer_count[16]_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__3_n_0\
    );
\por_timer_count[16]_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__3_n_0\
    );
\por_timer_count[16]_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__3_n_0\
    );
\por_timer_count[16]_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__3_n_0\
    );
\por_timer_count[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__3_n_0\
    );
\por_timer_count[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__3_n_0\
    );
\por_timer_count[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__3_n_0\
    );
\por_timer_count[16]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__3_n_0\
    );
\por_timer_count[16]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__3_n_0\
    );
\por_timer_count[16]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__3_n_0\
    );
\por_timer_count[16]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__3_n_0\
    );
\por_timer_count[8]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__3_n_0\
    );
\por_timer_count[8]_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__3_n_0\
    );
\por_timer_count[8]_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__3_n_0\
    );
\por_timer_count[8]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__3_n_0\
    );
\por_timer_count[8]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__3_n_0\
    );
\por_timer_count[8]_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__3_n_0\
    );
\por_timer_count[8]_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__3_n_0\
    );
\por_timer_count[8]_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count[8]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__3_n_0\
    );
\por_timer_count[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__3_n_0\
    );
\por_timer_count[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__3_n_0\
    );
\por_timer_count[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__3_n_0\
    );
\por_timer_count[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__3_n_0\
    );
\por_timer_count[8]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__3_n_0\
    );
\por_timer_count[8]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__3_n_0\
    );
\por_timer_count[8]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__3_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_7_in\
    );
\por_timer_count_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__3_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__3_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__3_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__3_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__3_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__3_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__3_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__3_n_7\,
      DI(7) => \por_timer_count[0]_i_5__3_n_0\,
      DI(6) => \por_timer_count[0]_i_6__3_n_0\,
      DI(5) => \por_timer_count[0]_i_7__3_n_0\,
      DI(4) => \por_timer_count[0]_i_8__3_n_0\,
      DI(3) => \por_timer_count[0]_i_9__3_n_0\,
      DI(2) => \por_timer_count[0]_i_10__3_n_0\,
      DI(1) => \por_timer_count[0]_i_11__3_n_0\,
      DI(0) => \por_timer_count[0]_i_12__3_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__3_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__3_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__3_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__3_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__3_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__3_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__3_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__3_n_15\,
      S(7) => \por_timer_count[0]_i_13__3_n_0\,
      S(6) => \por_timer_count[0]_i_14__3_n_0\,
      S(5) => \por_timer_count[0]_i_15__3_n_0\,
      S(4) => \por_timer_count[0]_i_16__3_n_0\,
      S(3) => \por_timer_count[0]_i_17__3_n_0\,
      S(2) => \por_timer_count[0]_i_18__3_n_0\,
      S(1) => \por_timer_count[0]_i_19__3_n_0\,
      S(0) => \por_timer_count[0]_i_20__3_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_7_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_7_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_7_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_7_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_7_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_7_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_7_in\
    );
\por_timer_count_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__3_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__3_n_0\,
      DI(5) => \por_timer_count[16]_i_3__3_n_0\,
      DI(4) => \por_timer_count[16]_i_4__3_n_0\,
      DI(3) => \por_timer_count[16]_i_5__3_n_0\,
      DI(2) => \por_timer_count[16]_i_6__3_n_0\,
      DI(1) => \por_timer_count[16]_i_7__3_n_0\,
      DI(0) => \por_timer_count[16]_i_8__3_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__3_n_15\,
      S(7) => \por_timer_count[16]_i_9__3_n_0\,
      S(6) => \por_timer_count[16]_i_10__3_n_0\,
      S(5) => \por_timer_count[16]_i_11__3_n_0\,
      S(4) => \por_timer_count[16]_i_12__3_n_0\,
      S(3) => \por_timer_count[16]_i_13__3_n_0\,
      S(2) => \por_timer_count[16]_i_14__3_n_0\,
      S(1) => \por_timer_count[16]_i_15__3_n_0\,
      S(0) => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_7_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_7_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_7_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_7_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_7_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_7_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_7_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_7_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_7_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_7_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_7_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_7_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_7_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_7_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_7_in\
    );
\por_timer_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__3_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__3_n_7\,
      DI(7) => \por_timer_count[8]_i_2__3_n_0\,
      DI(6) => \por_timer_count[8]_i_3__3_n_0\,
      DI(5) => \por_timer_count[8]_i_4__3_n_0\,
      DI(4) => \por_timer_count[8]_i_5__3_n_0\,
      DI(3) => \por_timer_count[8]_i_6__3_n_0\,
      DI(2) => \por_timer_count[8]_i_7__3_n_0\,
      DI(1) => \por_timer_count[8]_i_8__3_n_0\,
      DI(0) => \por_timer_count[8]_i_9__3_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__3_n_15\,
      S(7) => \por_timer_count[8]_i_10__3_n_0\,
      S(6) => \por_timer_count[8]_i_11__3_n_0\,
      S(5) => \por_timer_count[8]_i_12__3_n_0\,
      S(4) => \por_timer_count[8]_i_13__3_n_0\,
      S(3) => \por_timer_count[8]_i_14__3_n_0\,
      S(2) => \por_timer_count[8]_i_15__3_n_0\,
      S(1) => \por_timer_count[8]_i_16__3_n_0\,
      S(0) => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_7_in\
    );
\por_timer_start_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__3_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__3_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_7_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(0),
      Q => rdata(0),
      R => \^p_7_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(10),
      Q => rdata(10),
      R => \^p_7_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(11),
      Q => rdata(11),
      R => \^p_7_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(12),
      Q => rdata(12),
      R => \^p_7_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(13),
      Q => rdata(13),
      R => \^p_7_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(14),
      Q => rdata(14),
      R => \^p_7_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(15),
      Q => p_0_in,
      R => \^p_7_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(1),
      Q => rdata(1),
      R => \^p_7_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(2),
      Q => rdata(2),
      R => \^p_7_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(3),
      Q => rdata(3),
      R => \^p_7_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(4),
      Q => rdata(4),
      R => \^p_7_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(5),
      Q => rdata(5),
      R => \^p_7_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(6),
      Q => rdata(6),
      R => \^p_7_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(7),
      Q => rdata(7),
      R => \^p_7_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(8),
      Q => rdata(8),
      R => \^p_7_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(9),
      Q => rdata(9),
      R => \^p_7_in\
    );
\status[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1_n_0\
    );
\status[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[5]_0\,
      O => \^p_7_in\
    );
\status[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2_n_0\,
      D => \status[1]_i_1_n_0\,
      Q => dac0_status(0),
      R => \^p_7_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => dac0_status(1),
      R => \^p_7_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled_34 is
  port (
    dac1_drpen_por : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    dac1_drpwe_por : out STD_LOGIC;
    dac1_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac1_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[5]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    dac1_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled_34 : entity is "ADC8_R2R_2048_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled_34 is
  signal \FSM_onehot_por_sm_state[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__4_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__4_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \^dac1_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac1_por_req\ : STD_LOGIC;
  signal \done_i_1__5_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__0_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__0_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_8_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__4_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__4_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__4_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__4\ : label is "soft_lutpair434";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__4\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__4\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__4\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \clock_en_i_2__4\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of dac1_powerup_state_INST_0 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \done_i_1__5\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__4\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \drpen_por_i_2__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \status[1]_i_1__0\ : label is "soft_lutpair434";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  dac1_drpaddr_por(0) <= \^dac1_drpaddr_por\(0);
  dac1_por_req <= \^dac1_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_8_in <= \^p_8_in\;
\FSM_onehot_por_sm_state[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\,
      I2 => dac1_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__4_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__0_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => dac1_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__4_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__4_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__4_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__4_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_8_in\
    );
\clock_en_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[5]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_8_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__4_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__4_n_0\
    );
\clock_en_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__4_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__4_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
dac1_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac1_powerup_state_INST_0_0(0),
      I1 => \^done_reg_0\,
      O => dac1_powerup_state
    );
\done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__5_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__5_n_0\,
      Q => \^done_reg_0\,
      R => \^p_8_in\
    );
\drpaddr_por[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^dac1_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__4_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__4_n_0\,
      Q => \^dac1_drpaddr_por\(0),
      R => \^p_8_in\
    );
\drpdi_por[15]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__4_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_8_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_8_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_8_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_8_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_8_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_8_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__4_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_8_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_8_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_8_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_8_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_8_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_8_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_8_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_8_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_8_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_8_in\
    );
\drpen_por_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__0_n_0\
    );
\drpen_por_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__0_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \drpen_por_i_2__0_n_0\,
      Q => dac1_drpen_por,
      R => \^p_8_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => dac1_drpwe_por,
      R => \^p_8_in\
    );
\enable_clock_en_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__4_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__4_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_8_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_por_gnt,
      Q => por_gnt_r,
      R => \^p_8_in\
    );
\por_req_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => dac1_drprdy_por,
      I3 => \^dac1_por_req\,
      O => \por_req_i_1__4_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__4_n_0\,
      Q => \^dac1_por_req\,
      R => \^p_8_in\
    );
\por_timer_count[0]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__4_n_0\
    );
\por_timer_count[0]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__4_n_0\
    );
\por_timer_count[0]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__4_n_0\
    );
\por_timer_count[0]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__4_n_0\
    );
\por_timer_count[0]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__4_n_0\
    );
\por_timer_count[0]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__4_n_0\
    );
\por_timer_count[0]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__4_n_0\
    );
\por_timer_count[0]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__4_n_0\
    );
\por_timer_count[0]_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__4_n_0\
    );
\por_timer_count[0]_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__4_n_0\
    );
\por_timer_count[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__4_n_0\,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__4_n_0\
    );
\por_timer_count[0]_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count[0]_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__4_n_0\
    );
\por_timer_count[0]_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__4_n_0\,
      O => \por_timer_count[0]_i_22__4_n_0\
    );
\por_timer_count[0]_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__4_n_0\
    );
\por_timer_count[0]_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__4_n_0\
    );
\por_timer_count[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__4_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__4_n_0\,
      O => \por_timer_count[0]_i_3__4_n_0\
    );
\por_timer_count[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__4_n_0\,
      O => \por_timer_count[0]_i_4__4_n_0\
    );
\por_timer_count[0]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__4_n_0\
    );
\por_timer_count[0]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__4_n_0\
    );
\por_timer_count[0]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__4_n_0\
    );
\por_timer_count[0]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__4_n_0\
    );
\por_timer_count[0]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__4_n_0\
    );
\por_timer_count[16]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__4_n_0\
    );
\por_timer_count[16]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__4_n_0\
    );
\por_timer_count[16]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__4_n_0\
    );
\por_timer_count[16]_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__4_n_0\
    );
\por_timer_count[16]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__4_n_0\
    );
\por_timer_count[16]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__4_n_0\
    );
\por_timer_count[16]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__4_n_0\
    );
\por_timer_count[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__4_n_0\
    );
\por_timer_count[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__4_n_0\
    );
\por_timer_count[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__4_n_0\
    );
\por_timer_count[16]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__4_n_0\
    );
\por_timer_count[16]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__4_n_0\
    );
\por_timer_count[16]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__4_n_0\
    );
\por_timer_count[16]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__4_n_0\
    );
\por_timer_count[8]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__4_n_0\
    );
\por_timer_count[8]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__4_n_0\
    );
\por_timer_count[8]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__4_n_0\
    );
\por_timer_count[8]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__4_n_0\
    );
\por_timer_count[8]_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__4_n_0\
    );
\por_timer_count[8]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__4_n_0\
    );
\por_timer_count[8]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__4_n_0\
    );
\por_timer_count[8]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count[8]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__4_n_0\
    );
\por_timer_count[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__4_n_0\
    );
\por_timer_count[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__4_n_0\
    );
\por_timer_count[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__4_n_0\
    );
\por_timer_count[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__4_n_0\
    );
\por_timer_count[8]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__4_n_0\
    );
\por_timer_count[8]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__4_n_0\
    );
\por_timer_count[8]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__4_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_8_in\
    );
\por_timer_count_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__4_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__4_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__4_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__4_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__4_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__4_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__4_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__4_n_7\,
      DI(7) => \por_timer_count[0]_i_5__4_n_0\,
      DI(6) => \por_timer_count[0]_i_6__4_n_0\,
      DI(5) => \por_timer_count[0]_i_7__4_n_0\,
      DI(4) => \por_timer_count[0]_i_8__4_n_0\,
      DI(3) => \por_timer_count[0]_i_9__4_n_0\,
      DI(2) => \por_timer_count[0]_i_10__4_n_0\,
      DI(1) => \por_timer_count[0]_i_11__4_n_0\,
      DI(0) => \por_timer_count[0]_i_12__4_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__4_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__4_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__4_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__4_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__4_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__4_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__4_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__4_n_15\,
      S(7) => \por_timer_count[0]_i_13__4_n_0\,
      S(6) => \por_timer_count[0]_i_14__4_n_0\,
      S(5) => \por_timer_count[0]_i_15__4_n_0\,
      S(4) => \por_timer_count[0]_i_16__4_n_0\,
      S(3) => \por_timer_count[0]_i_17__4_n_0\,
      S(2) => \por_timer_count[0]_i_18__4_n_0\,
      S(1) => \por_timer_count[0]_i_19__4_n_0\,
      S(0) => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_8_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_8_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_8_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_8_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_8_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_8_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_8_in\
    );
\por_timer_count_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__4_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__4_n_0\,
      DI(5) => \por_timer_count[16]_i_3__4_n_0\,
      DI(4) => \por_timer_count[16]_i_4__4_n_0\,
      DI(3) => \por_timer_count[16]_i_5__4_n_0\,
      DI(2) => \por_timer_count[16]_i_6__4_n_0\,
      DI(1) => \por_timer_count[16]_i_7__4_n_0\,
      DI(0) => \por_timer_count[16]_i_8__4_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__4_n_15\,
      S(7) => \por_timer_count[16]_i_9__4_n_0\,
      S(6) => \por_timer_count[16]_i_10__4_n_0\,
      S(5) => \por_timer_count[16]_i_11__4_n_0\,
      S(4) => \por_timer_count[16]_i_12__4_n_0\,
      S(3) => \por_timer_count[16]_i_13__4_n_0\,
      S(2) => \por_timer_count[16]_i_14__4_n_0\,
      S(1) => \por_timer_count[16]_i_15__4_n_0\,
      S(0) => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_8_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_8_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_8_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_8_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_8_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_8_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_8_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_8_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_8_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_8_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_8_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_8_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_8_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_8_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_8_in\
    );
\por_timer_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__4_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__4_n_7\,
      DI(7) => \por_timer_count[8]_i_2__4_n_0\,
      DI(6) => \por_timer_count[8]_i_3__4_n_0\,
      DI(5) => \por_timer_count[8]_i_4__4_n_0\,
      DI(4) => \por_timer_count[8]_i_5__4_n_0\,
      DI(3) => \por_timer_count[8]_i_6__4_n_0\,
      DI(2) => \por_timer_count[8]_i_7__4_n_0\,
      DI(1) => \por_timer_count[8]_i_8__4_n_0\,
      DI(0) => \por_timer_count[8]_i_9__4_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__4_n_15\,
      S(7) => \por_timer_count[8]_i_10__4_n_0\,
      S(6) => \por_timer_count[8]_i_11__4_n_0\,
      S(5) => \por_timer_count[8]_i_12__4_n_0\,
      S(4) => \por_timer_count[8]_i_13__4_n_0\,
      S(3) => \por_timer_count[8]_i_14__4_n_0\,
      S(2) => \por_timer_count[8]_i_15__4_n_0\,
      S(1) => \por_timer_count[8]_i_16__4_n_0\,
      S(0) => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_8_in\
    );
\por_timer_start_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__4_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__4_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_8_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(0),
      Q => rdata(0),
      R => \^p_8_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(10),
      Q => rdata(10),
      R => \^p_8_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(11),
      Q => rdata(11),
      R => \^p_8_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(12),
      Q => rdata(12),
      R => \^p_8_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(13),
      Q => rdata(13),
      R => \^p_8_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(14),
      Q => rdata(14),
      R => \^p_8_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(15),
      Q => p_0_in,
      R => \^p_8_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(1),
      Q => rdata(1),
      R => \^p_8_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(2),
      Q => rdata(2),
      R => \^p_8_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(3),
      Q => rdata(3),
      R => \^p_8_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(4),
      Q => rdata(4),
      R => \^p_8_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(5),
      Q => rdata(5),
      R => \^p_8_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(6),
      Q => rdata(6),
      R => \^p_8_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(7),
      Q => rdata(7),
      R => \^p_8_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(8),
      Q => rdata(8),
      R => \^p_8_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(9),
      Q => rdata(9),
      R => \^p_8_in\
    );
\status[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__0_n_0\
    );
\status[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[5]_0\,
      O => \^p_8_in\
    );
\status[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2__0_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__0_n_0\,
      D => \status[1]_i_1__0_n_0\,
      Q => dac1_status(0),
      R => \^p_8_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => dac1_status(1),
      R => \^p_8_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_register_decode is
  port (
    \bus2ip_addr_reg_reg[9]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_11\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_12\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_13\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_14\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_15\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_16\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_17\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_18\ : out STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_register_decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_register_decode is
  signal \^bus2ip_addr_reg_reg[2]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[3]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[4]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[4]_4\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[7]\ : STD_LOGIC;
  signal \dac0_ref_clk_freq[31]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_28\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_29\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_15\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_21\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_13\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_14\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_15\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_16\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_32\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_33\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_34\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_35\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_36\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_37\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_48\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_49\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_51\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_64\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_26\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of adc00_irq_en_i_2 : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of axi_read_req_r_i_2 : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__0\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__2\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__3\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__5\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__0\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__2\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of axi_read_req_r_i_4 : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of dac0_irq_en_i_2 : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \dac0_ref_clk_freq[31]_i_3\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of dac0_reset_i_2 : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \dac0_sample_rate[31]_i_3\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of dac1_restart_i_2 : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \dac1_sim_level[1]_i_3\ : label is "soft_lutpair693";
begin
  \bus2ip_addr_reg_reg[2]\ <= \^bus2ip_addr_reg_reg[2]\;
  \bus2ip_addr_reg_reg[3]\ <= \^bus2ip_addr_reg_reg[3]\;
  \bus2ip_addr_reg_reg[4]_0\ <= \^bus2ip_addr_reg_reg[4]_0\;
  \bus2ip_addr_reg_reg[4]_4\ <= \^bus2ip_addr_reg_reg[4]_4\;
  \bus2ip_addr_reg_reg[7]\ <= \^bus2ip_addr_reg_reg[7]\;
\IP2Bus_Data[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(6),
      I1 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \bus2ip_addr_reg_reg[8]_2\
    );
\IP2Bus_Data[12]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(6),
      I1 => \adc3_ref_clk_freq_reg[0]\(5),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      I3 => \adc3_ref_clk_freq_reg[0]\(7),
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[8]_1\
    );
\IP2Bus_Data[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \^bus2ip_addr_reg_reg[7]\,
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[9]_15\
    );
\IP2Bus_Data[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(4),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(6),
      O => \bus2ip_addr_reg_reg[9]_11\
    );
\IP2Bus_Data[16]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \bus2ip_addr_reg_reg[9]_18\
    );
\IP2Bus_Data[25]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]\,
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \adc3_ref_clk_freq_reg[0]\(2),
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[3]_1\
    );
\IP2Bus_Data[25]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]\,
      I1 => \adc3_ref_clk_freq_reg[0]\(0),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(2),
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[2]_1\
    );
\IP2Bus_Data[25]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \^bus2ip_addr_reg_reg[7]\,
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      I4 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[5]_4\
    );
\IP2Bus_Data[25]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \^bus2ip_addr_reg_reg[7]\,
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      I4 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[5]_3\
    );
\IP2Bus_Data[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \^bus2ip_addr_reg_reg[7]\,
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      I5 => \adc3_ref_clk_freq_reg[0]\(7),
      O => \bus2ip_addr_reg_reg[4]_6\
    );
\IP2Bus_Data[30]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \adc3_ref_clk_freq_reg[0]\(7),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      O => \bus2ip_addr_reg_reg[5]_1\
    );
\IP2Bus_Data[30]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(1),
      I1 => \adc3_ref_clk_freq_reg[0]\(0),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      O => \bus2ip_addr_reg_reg[3]_0\
    );
\IP2Bus_Data[30]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      O => \bus2ip_addr_reg_reg[5]_2\
    );
\IP2Bus_Data[30]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[4]_10\
    );
\IP2Bus_Data[30]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[5]\
    );
\IP2Bus_Data[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[4]_2\
    );
\IP2Bus_Data[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(4),
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[4]\
    );
\IP2Bus_Data[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(0),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(6),
      O => \bus2ip_addr_reg_reg[2]_2\
    );
\IP2Bus_Data[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[9]_6\
    );
\IP2Bus_Data[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(5),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      I3 => \adc3_ref_clk_freq_reg[0]\(7),
      O => \bus2ip_addr_reg_reg[7]_0\
    );
\IP2Bus_Data[31]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[4]_8\
    );
\IP2Bus_Data[9]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]\,
      I1 => \adc3_ref_clk_freq_reg[0]\(0),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(3),
      I4 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[2]_0\
    );
adc00_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \^bus2ip_addr_reg_reg[4]_0\,
      I2 => \adc3_ref_clk_freq_reg[0]\(6),
      I3 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \bus2ip_addr_reg_reg[9]_1\
    );
\adc0_slice2_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]\,
      I1 => \adc3_ref_clk_freq_reg[0]\(7),
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(1),
      I5 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[9]_5\
    );
\adc0_slice3_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      I4 => \adc3_ref_clk_freq_reg[0]\(0),
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \bus2ip_addr_reg_reg[9]_2\
    );
\adc1_slice0_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \^bus2ip_addr_reg_reg[7]\,
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[9]_13\
    );
\adc1_slice1_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(0),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \^bus2ip_addr_reg_reg[7]\,
      I4 => \adc3_ref_clk_freq_reg[0]\(7),
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[4]_1\
    );
adc30_cal_freeze_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      I2 => \adc3_ref_clk_freq_reg[0]\(2),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      I4 => \adc3_ref_clk_freq_reg[0]\(0),
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \bus2ip_addr_reg_reg[9]_3\
    );
adc32_cal_freeze_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \bus2ip_addr_reg_reg[9]_17\
    );
\adc3_fifo_disable[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      I2 => \adc3_ref_clk_freq_reg[0]\(2),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(1),
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \bus2ip_addr_reg_reg[9]_10\
    );
axi_RdAck_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \^bus2ip_addr_reg_reg[7]\,
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[9]_12\
    );
axi_RdAck_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \^bus2ip_addr_reg_reg[7]\,
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(1),
      I5 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[9]_9\
    );
axi_RdAck_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \^bus2ip_addr_reg_reg[7]\,
      I4 => \adc3_ref_clk_freq_reg[0]\(7),
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[4]_3\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(3),
      I1 => \adc3_ref_clk_freq_reg[0]\(7),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      I3 => \adc3_ref_clk_freq_reg[0]\(6),
      I4 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \bus2ip_addr_reg_reg[5]_0\
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \^bus2ip_addr_reg_reg[4]_4\,
      I2 => \adc3_ref_clk_freq_reg[0]\(6),
      I3 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \bus2ip_addr_reg_reg[9]_8\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(1),
      O => \^bus2ip_addr_reg_reg[4]_4\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(0),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[2]_3\
    );
\axi_read_req_r_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(1),
      I1 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \^bus2ip_addr_reg_reg[3]\
    );
\axi_read_req_r_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      I5 => \^bus2ip_addr_reg_reg[7]\,
      O => \bus2ip_addr_reg_reg[9]_14\
    );
\axi_read_req_r_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[4]_7\
    );
axi_read_req_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[7]\,
      I1 => \adc3_ref_clk_freq_reg[0]\(7),
      I2 => \adc3_ref_clk_freq_reg[0]\(3),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \adc3_ref_clk_freq_reg[0]\(1),
      I5 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[9]_4\
    );
\axi_read_req_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(4),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[6]\
    );
\axi_read_req_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(4),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[6]_0\
    );
\axi_read_req_r_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(5),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      O => \^bus2ip_addr_reg_reg[7]\
    );
axi_read_req_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \bus2ip_addr_reg_reg[4]_9\
    );
\dac0_cmn_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(2),
      I2 => \adc3_ref_clk_freq_reg[0]\(1),
      I3 => \adc3_ref_clk_freq_reg[0]\(0),
      I4 => \^bus2ip_addr_reg_reg[7]\,
      I5 => \adc3_ref_clk_freq_reg[0]\(3),
      O => \bus2ip_addr_reg_reg[9]_16\
    );
dac0_irq_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(3),
      I2 => \adc3_ref_clk_freq_reg[0]\(4),
      I3 => \adc3_ref_clk_freq_reg[0]\(1),
      I4 => \adc3_ref_clk_freq_reg[0]\(0),
      O => \^bus2ip_addr_reg_reg[4]_0\
    );
\dac0_ref_clk_freq[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \^bus2ip_addr_reg_reg[3]\,
      I2 => \dac0_ref_clk_freq[31]_i_3_n_0\,
      I3 => \adc3_ref_clk_freq_reg[0]\(3),
      I4 => \adc3_ref_clk_freq_reg[0]\(4),
      I5 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[9]\
    );
\dac0_ref_clk_freq[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(6),
      I1 => \adc3_ref_clk_freq_reg[0]\(5),
      O => \dac0_ref_clk_freq[31]_i_3_n_0\
    );
dac0_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_4\,
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(7),
      O => \bus2ip_addr_reg_reg[8]_0\
    );
\dac0_sample_rate[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[2]\,
      I1 => \dac0_ref_clk_freq[31]_i_3_n_0\,
      I2 => \adc3_ref_clk_freq_reg[0]\(7),
      I3 => \adc3_ref_clk_freq_reg[0]\(3),
      I4 => \adc3_ref_clk_freq_reg[0]\(4),
      I5 => \adc3_ref_clk_freq_reg[0]\(2),
      O => \bus2ip_addr_reg_reg[9]_0\
    );
\dac0_sample_rate[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(0),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      O => \^bus2ip_addr_reg_reg[2]\
    );
dac1_restart_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[4]_0\,
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \adc3_ref_clk_freq_reg[0]\(7),
      O => \bus2ip_addr_reg_reg[8]\
    );
\dac1_sim_level[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(7),
      I1 => \adc3_ref_clk_freq_reg[0]\(6),
      I2 => \adc3_ref_clk_freq_reg[0]\(5),
      I3 => \^bus2ip_addr_reg_reg[4]_4\,
      O => \bus2ip_addr_reg_reg[9]_7\
    );
\startup_delay[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \adc3_ref_clk_freq_reg[0]\(2),
      I1 => \adc3_ref_clk_freq_reg[0]\(1),
      I2 => \adc3_ref_clk_freq_reg[0]\(0),
      I3 => \^bus2ip_addr_reg_reg[7]\,
      I4 => \adc3_ref_clk_freq_reg[0]\(3),
      I5 => \adc3_ref_clk_freq_reg[0]\(7),
      O => \bus2ip_addr_reg_reg[4]_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count is
  port (
    sm_reset_r : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__25_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \count[2]_i_1__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \count[3]_i_1__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \count[4]_i_1__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \count[6]_i_1__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \count[7]_i_3__2\ : label is "soft_lutpair504";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
axi_RdAck_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => axi_RdAck_reg,
      I3 => axi_RdAck_reg_0,
      I4 => read_ack_tog_r,
      I5 => read_ack_tog,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__25_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__25_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
\count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__2\(0)
    );
\count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__2\(1)
    );
\count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__2\(2)
    );
\count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__2\(3)
    );
\count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \p_0_in__2\(4)
    );
\count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \p_0_in__2\(5)
    );
\count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4__2_n_0\,
      O => \p_0_in__2\(6)
    );
\count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1__2_n_0\
    );
\count[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(7),
      I2 => \count[7]_i_4__2_n_0\,
      I3 => \^q\(6),
      O => count0
    );
\count[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count[7]_i_4__2_n_0\,
      O => \p_0_in__2\(7)
    );
\count[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count[7]_i_4__2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(0),
      Q => \^q\(0),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(1),
      Q => \^q\(1),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(2),
      Q => \^q\(2),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(3),
      Q => \^q\(3),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(4),
      Q => \^q\(4),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(5),
      Q => \^q\(5),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(6),
      Q => \^q\(6),
      R => \count[7]_i_1__2_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__2\(7),
      Q => \^q\(7),
      R => \count[7]_i_1__2_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => SS(0)
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => SS(0)
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_sm_reset_i,
      Q => sm_reset_r,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_0 is
  port (
    sm_reset_r : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_0 : entity is "ADC8_R2R_2048_reset_count";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__24_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \count[2]_i_1__1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \count[3]_i_1__1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \count[4]_i_1__1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \count[6]_i_1__1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \count[7]_i_3__1\ : label is "soft_lutpair507";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
axi_RdAck_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank11_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank11_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__24_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__24_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
\count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__1\(3)
    );
\count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \p_0_in__1\(4)
    );
\count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p_0_in__1\(5)
    );
\count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1__1_n_0\
    );
\count[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(6),
      I2 => \count[7]_i_4_n_0\,
      I3 => \^q\(7),
      O => count0
    );
\count[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => \p_0_in__1\(7)
    );
\count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count[7]_i_4_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(4),
      Q => \^q\(4),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(5),
      Q => \^q\(5),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(6),
      Q => \^q\(6),
      R => \count[7]_i_1__1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__1\(7),
      Q => \^q\(7),
      R => \count[7]_i_1__1_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => SS(0)
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => SS(0)
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_sm_reset_i,
      Q => sm_reset_r,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_1 is
  port (
    sm_reset_r : out STD_LOGIC;
    axi_RdAck0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_1 : entity is "ADC8_R2R_2048_reset_count";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__23_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \count[3]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \count[4]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \count[6]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \count[7]_i_3__0\ : label is "soft_lutpair510";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
axi_RdAck_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => axi_RdAck_reg_0,
      I2 => axi_RdAck_reg_1,
      I3 => axi_RdAck_reg_2,
      I4 => read_ack_tog_r_reg_n_0,
      I5 => read_ack_tog_reg_n_0,
      O => axi_RdAck0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank13_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank13_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__23_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__23_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => SS(0)
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__0\(2)
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__0\(3)
    );
\count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \p_0_in__0\(4)
    );
\count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p_0_in__0\(5)
    );
\count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4__1_n_0\,
      O => \p_0_in__0\(6)
    );
\count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1__0_n_0\
    );
\count[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(7),
      I2 => \count[7]_i_4__1_n_0\,
      I3 => \^q\(6),
      O => count0
    );
\count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count[7]_i_4__1_n_0\,
      O => \p_0_in__0\(7)
    );
\count[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count[7]_i_4__1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => \count[7]_i_1__0_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => SS(0)
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => SS(0)
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_sm_reset_i,
      Q => sm_reset_r,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_2 is
  port (
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    sm_reset_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_2 : entity is "ADC8_R2R_2048_reset_count";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__22_n_0\ : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^read_ack_tog\ : STD_LOGIC;
  signal \^read_ack_tog_r\ : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \count[6]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \count[7]_i_3\ : label is "soft_lutpair513";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  read_ack_tog <= \^read_ack_tog\;
  read_ack_tog_r <= \^read_ack_tog_r\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank15_read(0),
      Q => axi_read_req_r,
      R => SS(0)
    );
\axi_read_req_tog_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__22_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__22_n_0\,
      Q => axi_read_req_tog,
      R => SS(0)
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => p_0_in(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => p_0_in(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => p_0_in(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4__0_n_0\,
      O => p_0_in(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^read_ack_tog\,
      I1 => \^read_ack_tog_r\,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(7),
      I2 => \count[7]_i_4__0_n_0\,
      I3 => \^q\(6),
      O => count0
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count[7]_i_4__0_n_0\,
      O => p_0_in(7)
    );
\count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count[7]_i_4__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \count[7]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \count[7]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \count[7]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \count[7]_i_1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \count[7]_i_1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \count[7]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \count[7]_i_1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \count[7]_i_1_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog\,
      Q => \^read_ack_tog_r\,
      R => SS(0)
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => \^read_ack_tog\,
      R => SS(0)
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => SS(0)
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_sm_reset_i,
      Q => sm_reset_r,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_top is
  port (
    access_type_reg : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    access_type_reg_2 : out STD_LOGIC;
    access_type_reg_3 : out STD_LOGIC;
    access_type_reg_4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_3\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    user_drp_drdy_reg : out STD_LOGIC;
    \drp_addr_reg[6]\ : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \drp_addr_reg[1]\ : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    access_type_reg_5 : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    access_type_reg_10 : in STD_LOGIC;
    access_type_reg_11 : in STD_LOGIC;
    dac1_dgnt_mon : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    bank16_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    adc0_dgnt_mon : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    adc0_drp_rdy : in STD_LOGIC;
    adc1_drp_rdy : in STD_LOGIC;
    adc2_drp_rdy : in STD_LOGIC;
    adc3_drp_rdy : in STD_LOGIC;
    user_dac0_drprdy : in STD_LOGIC;
    user_dac1_drprdy : in STD_LOGIC;
    access_type_i_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_top is
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
i_adc0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control
     port map (
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_3\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_5\(2 downto 0),
      access_type_i_3_0(7 downto 0) => access_type_i_4(7 downto 0),
      access_type_reg_0 => access_type_reg_1,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_8,
      adc0_dgnt_mon => adc0_dgnt_mon,
      adc0_drp_rdy => adc0_drp_rdy,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      \drp_addr_reg[0]\ => \drp_addr_reg[0]\,
      s_axi_aclk => s_axi_aclk
    );
i_adc1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_3
     port map (
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_2\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \^fsm_onehot_state_reg[4]_0\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_6\(2 downto 0),
      access_type_reg_0 => access_type_reg_2,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_9,
      adc1_drp_rdy => adc1_drp_rdy,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc2_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_4
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]_1\,
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_1\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_2\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_7\(2 downto 0),
      access_type_reg_0 => access_type_reg_3,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_10,
      adc2_drp_rdy => adc2_drp_rdy,
      s_axi_aclk => s_axi_aclk
    );
i_adc3_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_5
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[4]_0\(2 downto 0) => \FSM_onehot_state_reg[4]_8\(2 downto 0),
      Q(4 downto 0) => \FSM_onehot_state_reg[4]\(4 downto 0),
      access_type_reg_0 => access_type_reg_4,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_11,
      adc3_drp_rdy => adc3_drp_rdy,
      bank12_write => bank12_write,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      s_axi_aclk => s_axi_aclk,
      s_axi_wready_reg_i_2(0) => \^fsm_onehot_state_reg[4]_0\(0)
    );
i_dac0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_6
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_0\,
      Q(4 downto 0) => \FSM_onehot_state_reg[4]_1\(4 downto 0),
      access_type_i_4_0(10 downto 0) => access_type_i_4(10 downto 0),
      access_type_reg_0 => access_type_reg,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_6,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      \drp_addr_reg[1]\ => \drp_addr_reg[1]\,
      \drp_addr_reg[3]\ => \drp_addr_reg[3]\,
      \drp_addr_reg[6]\ => \drp_addr_reg[6]\,
      s_axi_aclk => s_axi_aclk,
      user_dac0_drprdy => user_dac0_drprdy,
      user_drp_drdy_reg => user_drp_drdy_reg
    );
i_dac1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_7
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[4]_0\(2 downto 0) => \FSM_onehot_state_reg[4]_4\(2 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_5,
      access_type_reg_2 => access_type_reg_7,
      dac1_dgnt_mon => dac1_dgnt_mon,
      s_axi_aclk => s_axi_aclk,
      user_dac1_drprdy => user_dac1_drprdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_sync is
  port (
    irq : out STD_LOGIC;
    adc1_master_irq0 : out STD_LOGIC;
    dac0_irq_en_reg : out STD_LOGIC;
    \syncstages_ff_reg[4]\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_0\ : out STD_LOGIC;
    adc2_master_irq0 : out STD_LOGIC;
    adc0_master_irq0 : out STD_LOGIC;
    dac1_master_irq0 : out STD_LOGIC;
    adc3_master_irq0 : out STD_LOGIC;
    adc30_irq_en_reg : out STD_LOGIC;
    \adc0_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    adc03_irq_en_reg : out STD_LOGIC;
    \adc0_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    \adc0_slice0_irq_en_reg[15]\ : out STD_LOGIC;
    adc01_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_slice1_irq_en_reg[14]\ : out STD_LOGIC;
    \adc0_slice1_irq_en_reg[3]\ : out STD_LOGIC;
    \adc0_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc00_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc1_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    \adc1_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    \adc1_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    \adc1_slice0_irq_en_reg[15]\ : out STD_LOGIC;
    adc12_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_slice1_irq_en_reg[3]\ : out STD_LOGIC;
    \adc1_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc13_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc2_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    adc23_irq_en_reg : out STD_LOGIC;
    \adc2_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    \adc2_slice0_irq_en_reg[2]\ : out STD_LOGIC;
    adc21_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_slice1_irq_en_reg[14]\ : out STD_LOGIC;
    \adc2_slice1_irq_en_reg[3]\ : out STD_LOGIC;
    \adc2_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc20_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    \adc3_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    adc33_irq_sync : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc3_slice3_irq_en_reg[14]\ : out STD_LOGIC;
    adc31_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_slice1_irq_en_reg[14]\ : out STD_LOGIC;
    \adc3_slice1_irq_en_reg[3]\ : out STD_LOGIC;
    \adc3_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc32_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \syncstages_ff_reg[4]_1\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_2\ : out STD_LOGIC;
    dac10_irq_en_reg : out STD_LOGIC;
    \syncstages_ff_reg[4]_3\ : out STD_LOGIC;
    dac13_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dac1_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    dac10_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \syncstages_ff_reg[4]_4\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_5\ : out STD_LOGIC;
    \dac0_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    \dac0_slice3_irq_en_reg[14]\ : out STD_LOGIC;
    dac01_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_34_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    irq_0 : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_irq_en : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_overvol_irq : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    adc03_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    adc1_powerup_state_irq : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_overvol_irq : in STD_LOGIC;
    irq_INST_0_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc2_powerup_state_irq : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_overvol_irq : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    adc23_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    adc3_powerup_state_irq : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_43_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_76\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_53\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_66\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_55\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_47\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_en : in STD_LOGIC;
    dac00_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac01_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac10_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc00_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_status : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_sync is
  signal \IP2Bus_Data[3]_i_29_n_0\ : STD_LOGIC;
  signal \^adc00_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc01_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc02_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc03_irq_en_reg\ : STD_LOGIC;
  signal \^adc03_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc0_master_irq0\ : STD_LOGIC;
  signal \^adc0_slice0_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc0_slice1_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc0_slice2_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc10_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc11_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc11_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc12_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc13_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc1_master_irq0\ : STD_LOGIC;
  signal \^adc1_slice0_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc1_slice1_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc1_slice2_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc1_slice3_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc20_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc21_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc22_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc23_irq_en_reg\ : STD_LOGIC;
  signal \^adc23_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc2_master_irq0\ : STD_LOGIC;
  signal \^adc2_slice0_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc2_slice1_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc2_slice2_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc30_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc31_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc32_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc33_irq_sync\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc33_stat_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^adc3_master_irq0\ : STD_LOGIC;
  signal \^adc3_slice1_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc3_slice2_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc3_slice3_irq_en_reg[2]\ : STD_LOGIC;
  signal \^dac00_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac01_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac02_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac03_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac0_irq_en_reg\ : STD_LOGIC;
  signal \^dac10_irq_en_reg\ : STD_LOGIC;
  signal \^dac10_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac11_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac12_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac13_irq_sync\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac13_stat_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^dac1_master_irq0\ : STD_LOGIC;
  signal irq_INST_0_i_16_n_0 : STD_LOGIC;
  signal irq_INST_0_i_18_n_0 : STD_LOGIC;
  signal irq_INST_0_i_19_n_0 : STD_LOGIC;
  signal irq_INST_0_i_1_n_0 : STD_LOGIC;
  signal irq_INST_0_i_20_n_0 : STD_LOGIC;
  signal irq_INST_0_i_27_n_0 : STD_LOGIC;
  signal irq_INST_0_i_29_n_0 : STD_LOGIC;
  signal irq_INST_0_i_30_n_0 : STD_LOGIC;
  signal irq_INST_0_i_34_n_0 : STD_LOGIC;
  signal irq_INST_0_i_35_n_0 : STD_LOGIC;
  signal irq_INST_0_i_36_n_0 : STD_LOGIC;
  signal irq_INST_0_i_37_n_0 : STD_LOGIC;
  signal irq_INST_0_i_41_n_0 : STD_LOGIC;
  signal irq_INST_0_i_44_n_0 : STD_LOGIC;
  signal irq_INST_0_i_45_n_0 : STD_LOGIC;
  signal irq_INST_0_i_46_n_0 : STD_LOGIC;
  signal irq_INST_0_i_47_n_0 : STD_LOGIC;
  signal irq_INST_0_i_48_n_0 : STD_LOGIC;
  signal irq_INST_0_i_49_n_0 : STD_LOGIC;
  signal irq_INST_0_i_4_n_0 : STD_LOGIC;
  signal irq_INST_0_i_50_n_0 : STD_LOGIC;
  signal irq_INST_0_i_51_n_0 : STD_LOGIC;
  signal irq_INST_0_i_8_n_0 : STD_LOGIC;
  signal irq_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[4]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_0\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_1\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_2\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_4\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_67\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_59\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_73\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_81\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_84\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_85\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_57\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_60\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_73\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_77\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_78\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of irq_INST_0_i_16 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of irq_INST_0_i_21 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of irq_INST_0_i_24 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of irq_INST_0_i_31 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of irq_INST_0_i_34 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of irq_INST_0_i_39 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of irq_INST_0_i_42 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of irq_INST_0_i_44 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of irq_INST_0_i_46 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of irq_INST_0_i_48 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of irq_INST_0_i_50 : label is "soft_lutpair502";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_adc00_data_irq : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_adc00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_adc00_data_irq : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_adc00_data_irq : label is 0;
  attribute VERSION : integer;
  attribute VERSION of sync_adc00_data_irq : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_adc00_data_irq : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_adc00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_fifo_irq : label is 0;
  attribute VERSION of sync_adc00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_range : label is 0;
  attribute VERSION of sync_adc00_over_range : label is 0;
  attribute XPM_CDC of sync_adc00_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_vol : label is 0;
  attribute VERSION of sync_adc00_over_vol : label is 0;
  attribute XPM_CDC of sync_adc00_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_data_irq : label is 0;
  attribute VERSION of sync_adc01_data_irq : label is 0;
  attribute XPM_CDC of sync_adc01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_fifo_irq : label is 0;
  attribute VERSION of sync_adc01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_range : label is 0;
  attribute VERSION of sync_adc01_over_range : label is 0;
  attribute XPM_CDC of sync_adc01_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_vol : label is 0;
  attribute VERSION of sync_adc01_over_vol : label is 0;
  attribute XPM_CDC of sync_adc01_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_data_irq : label is 0;
  attribute VERSION of sync_adc02_data_irq : label is 0;
  attribute XPM_CDC of sync_adc02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_fifo_irq : label is 0;
  attribute VERSION of sync_adc02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_range : label is 0;
  attribute VERSION of sync_adc02_over_range : label is 0;
  attribute XPM_CDC of sync_adc02_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_vol : label is 0;
  attribute VERSION of sync_adc02_over_vol : label is 0;
  attribute XPM_CDC of sync_adc02_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_data_irq : label is 0;
  attribute VERSION of sync_adc03_data_irq : label is 0;
  attribute XPM_CDC of sync_adc03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_fifo_irq : label is 0;
  attribute VERSION of sync_adc03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_range : label is 0;
  attribute VERSION of sync_adc03_over_range : label is 0;
  attribute XPM_CDC of sync_adc03_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_vol : label is 0;
  attribute VERSION of sync_adc03_over_vol : label is 0;
  attribute XPM_CDC of sync_adc03_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_data_irq : label is 0;
  attribute VERSION of sync_adc10_data_irq : label is 0;
  attribute XPM_CDC of sync_adc10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_fifo_irq : label is 0;
  attribute VERSION of sync_adc10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_range : label is 0;
  attribute VERSION of sync_adc10_over_range : label is 0;
  attribute XPM_CDC of sync_adc10_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_vol : label is 0;
  attribute VERSION of sync_adc10_over_vol : label is 0;
  attribute XPM_CDC of sync_adc10_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_data_irq : label is 0;
  attribute VERSION of sync_adc11_data_irq : label is 0;
  attribute XPM_CDC of sync_adc11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_fifo_irq : label is 0;
  attribute VERSION of sync_adc11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_range : label is 0;
  attribute VERSION of sync_adc11_over_range : label is 0;
  attribute XPM_CDC of sync_adc11_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_vol : label is 0;
  attribute VERSION of sync_adc11_over_vol : label is 0;
  attribute XPM_CDC of sync_adc11_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_data_irq : label is 0;
  attribute VERSION of sync_adc12_data_irq : label is 0;
  attribute XPM_CDC of sync_adc12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_fifo_irq : label is 0;
  attribute VERSION of sync_adc12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_range : label is 0;
  attribute VERSION of sync_adc12_over_range : label is 0;
  attribute XPM_CDC of sync_adc12_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_vol : label is 0;
  attribute VERSION of sync_adc12_over_vol : label is 0;
  attribute XPM_CDC of sync_adc12_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_data_irq : label is 0;
  attribute VERSION of sync_adc13_data_irq : label is 0;
  attribute XPM_CDC of sync_adc13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_fifo_irq : label is 0;
  attribute VERSION of sync_adc13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_range : label is 0;
  attribute VERSION of sync_adc13_over_range : label is 0;
  attribute XPM_CDC of sync_adc13_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_vol : label is 0;
  attribute VERSION of sync_adc13_over_vol : label is 0;
  attribute XPM_CDC of sync_adc13_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_data_irq : label is 0;
  attribute VERSION of sync_adc20_data_irq : label is 0;
  attribute XPM_CDC of sync_adc20_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_fifo_irq : label is 0;
  attribute VERSION of sync_adc20_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc20_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_range : label is 0;
  attribute VERSION of sync_adc20_over_range : label is 0;
  attribute XPM_CDC of sync_adc20_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_vol : label is 0;
  attribute VERSION of sync_adc20_over_vol : label is 0;
  attribute XPM_CDC of sync_adc20_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_data_irq : label is 0;
  attribute VERSION of sync_adc21_data_irq : label is 0;
  attribute XPM_CDC of sync_adc21_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_fifo_irq : label is 0;
  attribute VERSION of sync_adc21_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc21_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_range : label is 0;
  attribute VERSION of sync_adc21_over_range : label is 0;
  attribute XPM_CDC of sync_adc21_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_vol : label is 0;
  attribute VERSION of sync_adc21_over_vol : label is 0;
  attribute XPM_CDC of sync_adc21_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_data_irq : label is 0;
  attribute VERSION of sync_adc22_data_irq : label is 0;
  attribute XPM_CDC of sync_adc22_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_fifo_irq : label is 0;
  attribute VERSION of sync_adc22_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc22_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_range : label is 0;
  attribute VERSION of sync_adc22_over_range : label is 0;
  attribute XPM_CDC of sync_adc22_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_vol : label is 0;
  attribute VERSION of sync_adc22_over_vol : label is 0;
  attribute XPM_CDC of sync_adc22_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_data_irq : label is 0;
  attribute VERSION of sync_adc23_data_irq : label is 0;
  attribute XPM_CDC of sync_adc23_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_fifo_irq : label is 0;
  attribute VERSION of sync_adc23_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc23_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_range : label is 0;
  attribute VERSION of sync_adc23_over_range : label is 0;
  attribute XPM_CDC of sync_adc23_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_vol : label is 0;
  attribute VERSION of sync_adc23_over_vol : label is 0;
  attribute XPM_CDC of sync_adc23_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_data_irq : label is 0;
  attribute VERSION of sync_adc30_data_irq : label is 0;
  attribute XPM_CDC of sync_adc30_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_fifo_irq : label is 0;
  attribute VERSION of sync_adc30_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc30_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_range : label is 0;
  attribute VERSION of sync_adc30_over_range : label is 0;
  attribute XPM_CDC of sync_adc30_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_vol : label is 0;
  attribute VERSION of sync_adc30_over_vol : label is 0;
  attribute XPM_CDC of sync_adc30_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_data_irq : label is 0;
  attribute VERSION of sync_adc31_data_irq : label is 0;
  attribute XPM_CDC of sync_adc31_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_fifo_irq : label is 0;
  attribute VERSION of sync_adc31_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc31_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_range : label is 0;
  attribute VERSION of sync_adc31_over_range : label is 0;
  attribute XPM_CDC of sync_adc31_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_vol : label is 0;
  attribute VERSION of sync_adc31_over_vol : label is 0;
  attribute XPM_CDC of sync_adc31_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_data_irq : label is 0;
  attribute VERSION of sync_adc32_data_irq : label is 0;
  attribute XPM_CDC of sync_adc32_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_fifo_irq : label is 0;
  attribute VERSION of sync_adc32_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc32_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_range : label is 0;
  attribute VERSION of sync_adc32_over_range : label is 0;
  attribute XPM_CDC of sync_adc32_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_vol : label is 0;
  attribute VERSION of sync_adc32_over_vol : label is 0;
  attribute XPM_CDC of sync_adc32_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_data_irq : label is 0;
  attribute VERSION of sync_adc33_data_irq : label is 0;
  attribute XPM_CDC of sync_adc33_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_fifo_irq : label is 0;
  attribute VERSION of sync_adc33_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc33_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_range : label is 0;
  attribute VERSION of sync_adc33_over_range : label is 0;
  attribute XPM_CDC of sync_adc33_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_vol : label is 0;
  attribute VERSION of sync_adc33_over_vol : label is 0;
  attribute XPM_CDC of sync_adc33_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_data_irq : label is 0;
  attribute VERSION of sync_dac00_data_irq : label is 0;
  attribute XPM_CDC of sync_dac00_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_fifo_irq : label is 0;
  attribute VERSION of sync_dac00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_data_irq : label is 0;
  attribute VERSION of sync_dac01_data_irq : label is 0;
  attribute XPM_CDC of sync_dac01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_fifo_irq : label is 0;
  attribute VERSION of sync_dac01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_data_irq : label is 0;
  attribute VERSION of sync_dac02_data_irq : label is 0;
  attribute XPM_CDC of sync_dac02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_fifo_irq : label is 0;
  attribute VERSION of sync_dac02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_data_irq : label is 0;
  attribute VERSION of sync_dac03_data_irq : label is 0;
  attribute XPM_CDC of sync_dac03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_fifo_irq : label is 0;
  attribute VERSION of sync_dac03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_data_irq : label is 0;
  attribute VERSION of sync_dac10_data_irq : label is 0;
  attribute XPM_CDC of sync_dac10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_fifo_irq : label is 0;
  attribute VERSION of sync_dac10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_data_irq : label is 0;
  attribute VERSION of sync_dac11_data_irq : label is 0;
  attribute XPM_CDC of sync_dac11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_fifo_irq : label is 0;
  attribute VERSION of sync_dac11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_data_irq : label is 0;
  attribute VERSION of sync_dac12_data_irq : label is 0;
  attribute XPM_CDC of sync_dac12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_fifo_irq : label is 0;
  attribute VERSION of sync_dac12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_data_irq : label is 0;
  attribute VERSION of sync_dac13_data_irq : label is 0;
  attribute XPM_CDC of sync_dac13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_fifo_irq : label is 0;
  attribute VERSION of sync_dac13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_fifo_irq : label is "TRUE";
begin
  adc00_irq_sync(3 downto 0) <= \^adc00_irq_sync\(3 downto 0);
  adc02_irq_sync(3 downto 0) <= \^adc02_irq_sync\(3 downto 0);
  adc03_irq_en_reg <= \^adc03_irq_en_reg\;
  adc03_irq_sync(3 downto 0) <= \^adc03_irq_sync\(3 downto 0);
  adc0_master_irq0 <= \^adc0_master_irq0\;
  \adc0_slice0_irq_en_reg[15]\ <= \^adc0_slice0_irq_en_reg[15]\;
  \adc0_slice1_irq_en_reg[2]\ <= \^adc0_slice1_irq_en_reg[2]\;
  \adc0_slice2_irq_en_reg[2]\ <= \^adc0_slice2_irq_en_reg[2]\;
  adc10_irq_sync(3 downto 0) <= \^adc10_irq_sync\(3 downto 0);
  adc11_irq_sync(1 downto 0) <= \^adc11_irq_sync\(1 downto 0);
  adc12_irq_sync(3 downto 0) <= \^adc12_irq_sync\(3 downto 0);
  adc13_irq_sync(3 downto 0) <= \^adc13_irq_sync\(3 downto 0);
  adc1_master_irq0 <= \^adc1_master_irq0\;
  \adc1_slice0_irq_en_reg[15]\ <= \^adc1_slice0_irq_en_reg[15]\;
  \adc1_slice1_irq_en_reg[2]\ <= \^adc1_slice1_irq_en_reg[2]\;
  \adc1_slice2_irq_en_reg[2]\ <= \^adc1_slice2_irq_en_reg[2]\;
  \adc1_slice3_irq_en_reg[2]\ <= \^adc1_slice3_irq_en_reg[2]\;
  adc20_irq_sync(3 downto 0) <= \^adc20_irq_sync\(3 downto 0);
  adc22_irq_sync(3 downto 0) <= \^adc22_irq_sync\(3 downto 0);
  adc23_irq_en_reg <= \^adc23_irq_en_reg\;
  adc23_irq_sync(3 downto 0) <= \^adc23_irq_sync\(3 downto 0);
  adc2_master_irq0 <= \^adc2_master_irq0\;
  \adc2_slice0_irq_en_reg[2]\ <= \^adc2_slice0_irq_en_reg[2]\;
  \adc2_slice1_irq_en_reg[2]\ <= \^adc2_slice1_irq_en_reg[2]\;
  \adc2_slice2_irq_en_reg[15]\ <= \^adc2_slice2_irq_en_reg[15]\;
  adc30_irq_sync(3 downto 0) <= \^adc30_irq_sync\(3 downto 0);
  adc32_irq_sync(3 downto 0) <= \^adc32_irq_sync\(3 downto 0);
  adc33_irq_sync(2 downto 0) <= \^adc33_irq_sync\(2 downto 0);
  adc3_master_irq0 <= \^adc3_master_irq0\;
  \adc3_slice1_irq_en_reg[2]\ <= \^adc3_slice1_irq_en_reg[2]\;
  \adc3_slice2_irq_en_reg[2]\ <= \^adc3_slice2_irq_en_reg[2]\;
  \adc3_slice3_irq_en_reg[2]\ <= \^adc3_slice3_irq_en_reg[2]\;
  dac00_irq_sync(1 downto 0) <= \^dac00_irq_sync\(1 downto 0);
  dac01_irq_sync(1 downto 0) <= \^dac01_irq_sync\(1 downto 0);
  dac02_irq_sync(1 downto 0) <= \^dac02_irq_sync\(1 downto 0);
  dac0_irq_en_reg <= \^dac0_irq_en_reg\;
  dac10_irq_en_reg <= \^dac10_irq_en_reg\;
  dac10_irq_sync(1 downto 0) <= \^dac10_irq_sync\(1 downto 0);
  dac11_irq_sync(1 downto 0) <= \^dac11_irq_sync\(1 downto 0);
  dac12_irq_sync(1 downto 0) <= \^dac12_irq_sync\(1 downto 0);
  dac13_irq_sync(0) <= \^dac13_irq_sync\(0);
  dac1_master_irq0 <= \^dac1_master_irq0\;
  \syncstages_ff_reg[4]\ <= \^syncstages_ff_reg[4]\;
  \syncstages_ff_reg[4]_0\ <= \^syncstages_ff_reg[4]_0\;
  \syncstages_ff_reg[4]_1\ <= \^syncstages_ff_reg[4]_1\;
  \syncstages_ff_reg[4]_2\ <= \^syncstages_ff_reg[4]_2\;
  \syncstages_ff_reg[4]_4\ <= \^syncstages_ff_reg[4]_4\;
  \syncstages_ff_reg[4]_5\ <= \^syncstages_ff_reg[4]_5\;
\IP2Bus_Data[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => adc30_irq_en,
      I1 => irq_INST_0_i_18_n_0,
      I2 => bank15_read(0),
      O => adc30_irq_en_reg
    );
\IP2Bus_Data[14]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_30\(2),
      I1 => adc31_stat_sync(2),
      O => \adc3_slice1_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => adc01_stat_sync(2),
      O => \adc0_slice1_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_36\(2),
      I1 => adc33_stat_sync(2),
      O => \adc3_slice3_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_68\(2),
      I1 => adc21_stat_sync(2),
      O => \adc2_slice1_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_55\(0),
      I1 => dac03_stat_sync(0),
      O => \dac0_slice3_irq_en_reg[14]\
    );
\IP2Bus_Data[15]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_30\(3),
      I1 => adc31_stat_sync(3),
      O => \adc3_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_43\(3),
      I1 => adc11_stat_sync(3),
      O => \adc1_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_55\(1),
      I1 => dac03_stat_sync(1),
      O => \dac0_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => adc01_stat_sync(3),
      O => \adc0_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_68\(3),
      I1 => adc21_stat_sync(3),
      O => \adc2_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76\(1),
      I1 => dac13_stat_sync(1),
      O => \dac1_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc03_irq_en,
      I1 => \IP2Bus_Data[3]_i_29_n_0\,
      I2 => adc03_overvol_irq,
      I3 => \IP2Bus_Data[3]_i_3\(0),
      I4 => \^adc03_irq_sync\(3),
      I5 => \IP2Bus_Data[3]_i_3\(3),
      O => \^adc03_irq_en_reg\
    );
\IP2Bus_Data[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc03_irq_sync\(2),
      I1 => \IP2Bus_Data[3]_i_3\(2),
      I2 => \^adc03_irq_sync\(1),
      I3 => \IP2Bus_Data[3]_i_3\(1),
      O => \IP2Bus_Data[3]_i_29_n_0\
    );
\IP2Bus_Data[3]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => adc01_stat_sync(1),
      O => \adc0_slice1_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_30\(1),
      I1 => adc31_stat_sync(1),
      O => \adc3_slice1_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dac13_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_76\(1),
      I2 => \^dac13_irq_sync\(0),
      I3 => \IP2Bus_Data[15]_i_76\(0),
      O => \syncstages_ff_reg[4]_3\
    );
\IP2Bus_Data[3]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_43\(1),
      I1 => adc11_stat_sync(1),
      O => \adc1_slice1_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_68\(1),
      I1 => adc21_stat_sync(1),
      O => \adc2_slice1_irq_en_reg[3]\
    );
irq_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => irq_INST_0_i_1_n_0,
      I1 => \^adc1_master_irq0\,
      I2 => irq_enables(3),
      I3 => \^dac0_irq_en_reg\,
      I4 => irq_INST_0_i_4_n_0,
      O => irq
    );
irq_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^dac1_master_irq0\,
      I1 => irq_enables(1),
      I2 => irq_enables(6),
      I3 => irq_0,
      I4 => irq_enables(5),
      I5 => \^adc3_master_irq0\,
      O => irq_INST_0_i_1_n_0
    );
irq_INST_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac02_irq_sync\(0),
      I1 => \IP2Bus_Data[2]_i_61\(0),
      I2 => \^dac02_irq_sync\(1),
      I3 => \IP2Bus_Data[2]_i_61\(1),
      O => \^syncstages_ff_reg[4]\
    );
irq_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac00_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_47\(1),
      I2 => \^dac00_irq_sync\(0),
      I3 => \IP2Bus_Data[0]_i_47\(0),
      O => \^syncstages_ff_reg[4]_0\
    );
irq_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^adc2_slice2_irq_en_reg[15]\,
      I1 => adc22_irq_en,
      I2 => adc2_cmn_irq_en,
      I3 => adc2_powerup_state_irq,
      I4 => irq_INST_0_i_27_n_0,
      O => \^adc2_master_irq0\
    );
irq_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^adc0_slice2_irq_en_reg[2]\,
      I1 => adc02_irq_en,
      I2 => adc0_cmn_irq_en,
      I3 => adc0_powerup_state_irq,
      I4 => irq_INST_0_i_29_n_0,
      O => \^adc0_master_irq0\
    );
irq_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac12_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_66\(1),
      I2 => \^dac12_irq_sync\(0),
      I3 => \IP2Bus_Data[2]_i_66\(0),
      O => \^syncstages_ff_reg[4]_1\
    );
irq_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac11_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_51\(1),
      I2 => \^dac11_irq_sync\(0),
      I3 => \IP2Bus_Data[1]_i_51\(0),
      O => \^syncstages_ff_reg[4]_2\
    );
irq_INST_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76\(0),
      I1 => \^dac13_irq_sync\(0),
      I2 => \IP2Bus_Data[15]_i_76\(1),
      I3 => dac13_stat_sync(1),
      I4 => dac13_irq_en,
      O => irq_INST_0_i_16_n_0
    );
irq_INST_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac10_irq_en,
      I1 => \IP2Bus_Data[0]_i_53\(0),
      I2 => \^dac10_irq_sync\(0),
      I3 => \IP2Bus_Data[0]_i_53\(1),
      I4 => \^dac10_irq_sync\(1),
      O => \^dac10_irq_en_reg\
    );
irq_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_43_0\(3),
      I1 => \^adc30_irq_sync\(3),
      I2 => \IP2Bus_Data[0]_i_43_0\(1),
      I3 => \^adc30_irq_sync\(1),
      I4 => irq_INST_0_i_30_n_0,
      O => irq_INST_0_i_18_n_0
    );
irq_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => adc31_irq_en,
      I1 => \^adc3_slice1_irq_en_reg[2]\,
      I2 => \^adc3_slice2_irq_en_reg[2]\,
      I3 => adc32_irq_en,
      I4 => \^adc3_slice3_irq_en_reg[2]\,
      I5 => adc33_irq_en,
      O => irq_INST_0_i_19_n_0
    );
irq_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^adc1_slice3_irq_en_reg[2]\,
      I1 => adc13_irq_en,
      I2 => adc1_cmn_irq_en,
      I3 => adc1_powerup_state_irq,
      I4 => irq_INST_0_i_8_n_0,
      O => \^adc1_master_irq0\
    );
irq_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc13_irq_sync\(3),
      I1 => irq_INST_0_i_7_0(3),
      I2 => \^adc13_irq_sync\(1),
      I3 => irq_INST_0_i_7_0(1),
      O => irq_INST_0_i_20_n_0
    );
irq_INST_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_43\(0),
      I1 => adc11_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_43\(3),
      I3 => adc11_stat_sync(3),
      I4 => irq_INST_0_i_34_n_0,
      O => \^adc1_slice1_irq_en_reg[2]\
    );
irq_INST_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_34\(0),
      I1 => adc12_overvol_irq,
      I2 => \IP2Bus_Data[2]_i_34\(3),
      I3 => \^adc12_irq_sync\(3),
      I4 => irq_INST_0_i_35_n_0,
      O => \^adc1_slice2_irq_en_reg[2]\
    );
irq_INST_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_19\(3),
      I1 => \^adc10_irq_sync\(3),
      I2 => \IP2Bus_Data[0]_i_19\(1),
      I3 => \^adc10_irq_sync\(1),
      I4 => irq_INST_0_i_36_n_0,
      O => \^adc1_slice0_irq_en_reg[15]\
    );
irq_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dac03_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_55\(1),
      I2 => dac03_stat_sync(0),
      I3 => \IP2Bus_Data[15]_i_55\(0),
      O => \^syncstages_ff_reg[4]_4\
    );
irq_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac01_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_49\(1),
      I2 => \^dac01_irq_sync\(0),
      I3 => \IP2Bus_Data[1]_i_49\(0),
      O => \^syncstages_ff_reg[4]_5\
    );
irq_INST_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_42\(3),
      I1 => \^adc22_irq_sync\(3),
      I2 => \IP2Bus_Data[2]_i_42\(1),
      I3 => \^adc22_irq_sync\(1),
      I4 => irq_INST_0_i_37_n_0,
      O => \^adc2_slice2_irq_en_reg[15]\
    );
irq_INST_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^adc23_irq_en_reg\,
      I1 => \^adc2_slice1_irq_en_reg[2]\,
      I2 => adc21_irq_en,
      I3 => \^adc2_slice0_irq_en_reg[2]\,
      I4 => adc20_irq_en,
      O => irq_INST_0_i_27_n_0
    );
irq_INST_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_9\(0),
      I1 => adc02_overvol_irq,
      I2 => \IP2Bus_Data[2]_i_9\(3),
      I3 => \^adc02_irq_sync\(3),
      I4 => irq_INST_0_i_41_n_0,
      O => \^adc0_slice2_irq_en_reg[2]\
    );
irq_INST_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^adc03_irq_en_reg\,
      I1 => \^adc0_slice1_irq_en_reg[2]\,
      I2 => adc01_irq_en,
      I3 => \^adc0_slice0_irq_en_reg[15]\,
      I4 => adc00_irq_en,
      O => irq_INST_0_i_29_n_0
    );
irq_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => irq_enables(0),
      I1 => irq_INST_0_i_9_n_0,
      I2 => \^syncstages_ff_reg[4]\,
      I3 => p_34_in(2),
      I4 => \^syncstages_ff_reg[4]_0\,
      I5 => p_34_in(0),
      O => \^dac0_irq_en_reg\
    );
irq_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc30_irq_sync\(2),
      I1 => \IP2Bus_Data[0]_i_43_0\(2),
      I2 => adc30_overvol_irq,
      I3 => \IP2Bus_Data[0]_i_43_0\(0),
      O => irq_INST_0_i_30_n_0
    );
irq_INST_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_30\(0),
      I1 => adc31_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_30\(3),
      I3 => adc31_stat_sync(3),
      I4 => irq_INST_0_i_44_n_0,
      O => \^adc3_slice1_irq_en_reg[2]\
    );
irq_INST_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_16\(0),
      I1 => adc32_overvol_irq,
      I2 => \IP2Bus_Data[2]_i_16\(3),
      I3 => \^adc32_irq_sync\(3),
      I4 => irq_INST_0_i_45_n_0,
      O => \^adc3_slice2_irq_en_reg[2]\
    );
irq_INST_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_36\(0),
      I1 => adc33_overvol_irq,
      I2 => \IP2Bus_Data[3]_i_36\(3),
      I3 => \^adc33_irq_sync\(2),
      I4 => irq_INST_0_i_46_n_0,
      O => \^adc3_slice3_irq_en_reg[2]\
    );
irq_INST_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc11_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_43\(1),
      I2 => \^adc11_irq_sync\(1),
      I3 => \IP2Bus_Data[15]_i_43\(2),
      O => irq_INST_0_i_34_n_0
    );
irq_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc12_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_34\(1),
      I2 => \^adc12_irq_sync\(2),
      I3 => \IP2Bus_Data[2]_i_34\(2),
      O => irq_INST_0_i_35_n_0
    );
irq_INST_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc10_irq_sync\(2),
      I1 => \IP2Bus_Data[0]_i_19\(2),
      I2 => adc10_overvol_irq,
      I3 => \IP2Bus_Data[0]_i_19\(0),
      O => irq_INST_0_i_36_n_0
    );
irq_INST_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc22_irq_sync\(2),
      I1 => \IP2Bus_Data[2]_i_42\(2),
      I2 => adc22_overvol_irq,
      I3 => \IP2Bus_Data[2]_i_42\(0),
      O => irq_INST_0_i_37_n_0
    );
irq_INST_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc23_irq_en,
      I1 => irq_INST_0_i_47_n_0,
      I2 => adc23_overvol_irq,
      I3 => \IP2Bus_Data[3]_i_46\(0),
      I4 => \^adc23_irq_sync\(3),
      I5 => \IP2Bus_Data[3]_i_46\(3),
      O => \^adc23_irq_en_reg\
    );
irq_INST_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_68\(0),
      I1 => adc21_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_68\(3),
      I3 => adc21_stat_sync(3),
      I4 => irq_INST_0_i_48_n_0,
      O => \^adc2_slice1_irq_en_reg[2]\
    );
irq_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc2_master_irq0\,
      I1 => irq_enables(4),
      I2 => \^adc0_master_irq0\,
      I3 => irq_enables(2),
      O => irq_INST_0_i_4_n_0
    );
irq_INST_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_14\(0),
      I1 => adc20_overvol_irq,
      I2 => \IP2Bus_Data[0]_i_14\(3),
      I3 => \^adc20_irq_sync\(3),
      I4 => irq_INST_0_i_49_n_0,
      O => \^adc2_slice0_irq_en_reg[2]\
    );
irq_INST_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc02_irq_sync\(2),
      I1 => \IP2Bus_Data[2]_i_9\(2),
      I2 => \^adc02_irq_sync\(1),
      I3 => \IP2Bus_Data[2]_i_9\(1),
      O => irq_INST_0_i_41_n_0
    );
irq_INST_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(0),
      I1 => adc01_overvol_irq,
      I2 => Q(3),
      I3 => adc01_stat_sync(3),
      I4 => irq_INST_0_i_50_n_0,
      O => \^adc0_slice1_irq_en_reg[2]\
    );
irq_INST_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_11\(3),
      I1 => \^adc00_irq_sync\(3),
      I2 => \IP2Bus_Data[0]_i_11\(0),
      I3 => adc00_overvol_irq,
      I4 => irq_INST_0_i_51_n_0,
      O => \^adc0_slice0_irq_en_reg[15]\
    );
irq_INST_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc31_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_30\(1),
      I2 => adc31_stat_sync(2),
      I3 => \IP2Bus_Data[15]_i_30\(2),
      O => irq_INST_0_i_44_n_0
    );
irq_INST_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc32_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_16\(1),
      I2 => \^adc32_irq_sync\(2),
      I3 => \IP2Bus_Data[2]_i_16\(2),
      O => irq_INST_0_i_45_n_0
    );
irq_INST_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc33_irq_sync\(1),
      I1 => \IP2Bus_Data[3]_i_36\(1),
      I2 => adc33_stat_sync(2),
      I3 => \IP2Bus_Data[3]_i_36\(2),
      O => irq_INST_0_i_46_n_0
    );
irq_INST_0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc23_irq_sync\(2),
      I1 => \IP2Bus_Data[3]_i_46\(2),
      I2 => \^adc23_irq_sync\(1),
      I3 => \IP2Bus_Data[3]_i_46\(1),
      O => irq_INST_0_i_47_n_0
    );
irq_INST_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc21_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_68\(1),
      I2 => adc21_stat_sync(2),
      I3 => \IP2Bus_Data[15]_i_68\(2),
      O => irq_INST_0_i_48_n_0
    );
irq_INST_0_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc20_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_14\(1),
      I2 => \^adc20_irq_sync\(2),
      I3 => \IP2Bus_Data[0]_i_14\(2),
      O => irq_INST_0_i_49_n_0
    );
irq_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^syncstages_ff_reg[4]_1\,
      I1 => dac12_irq_en,
      I2 => \^syncstages_ff_reg[4]_2\,
      I3 => dac11_irq_en,
      I4 => irq_INST_0_i_16_n_0,
      I5 => \^dac10_irq_en_reg\,
      O => \^dac1_master_irq0\
    );
irq_INST_0_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc01_stat_sync(1),
      I1 => Q(1),
      I2 => adc01_stat_sync(2),
      I3 => Q(2),
      O => irq_INST_0_i_50_n_0
    );
irq_INST_0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc00_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_11\(1),
      I2 => \^adc00_irq_sync\(2),
      I3 => \IP2Bus_Data[0]_i_11\(2),
      O => irq_INST_0_i_51_n_0
    );
irq_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => adc3_cmn_irq_en,
      I1 => adc3_powerup_state_irq,
      I2 => adc30_irq_en,
      I3 => irq_INST_0_i_18_n_0,
      I4 => irq_INST_0_i_19_n_0,
      O => \^adc3_master_irq0\
    );
irq_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => irq_INST_0_i_7_0(0),
      I1 => adc13_overvol_irq,
      I2 => irq_INST_0_i_7_0(2),
      I3 => \^adc13_irq_sync\(2),
      I4 => irq_INST_0_i_20_n_0,
      O => \^adc1_slice3_irq_en_reg[2]\
    );
irq_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^adc1_slice1_irq_en_reg[2]\,
      I1 => adc11_irq_en,
      I2 => \^adc1_slice2_irq_en_reg[2]\,
      I3 => adc12_irq_en,
      I4 => \^adc1_slice0_irq_en_reg[15]\,
      I5 => adc10_irq_en,
      O => irq_INST_0_i_8_n_0
    );
irq_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^syncstages_ff_reg[4]_4\,
      I1 => p_34_in(3),
      I2 => \^syncstages_ff_reg[4]_5\,
      I3 => p_34_in(1),
      O => irq_INST_0_i_9_n_0
    );
sync_adc00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(2),
      src_clk => '0',
      src_in => adc00_status(2)
    );
sync_adc00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(3),
      src_clk => '0',
      src_in => adc00_status(3)
    );
sync_adc00_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(1),
      src_clk => '0',
      src_in => adc00_status(1)
    );
sync_adc00_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(0),
      src_clk => '0',
      src_in => adc00_status(0)
    );
sync_adc01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc01_stat_sync(2),
      src_clk => '0',
      src_in => adc01_status(2)
    );
sync_adc01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc01_stat_sync(3),
      src_clk => '0',
      src_in => adc01_status(3)
    );
sync_adc01_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc01_stat_sync(1),
      src_clk => '0',
      src_in => adc01_status(1)
    );
sync_adc01_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc01_irq_sync(0),
      src_clk => '0',
      src_in => adc01_status(0)
    );
sync_adc02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(2),
      src_clk => '0',
      src_in => adc02_status(2)
    );
sync_adc02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(3),
      src_clk => '0',
      src_in => adc02_status(3)
    );
sync_adc02_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(1),
      src_clk => '0',
      src_in => adc02_status(1)
    );
sync_adc02_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(0),
      src_clk => '0',
      src_in => adc02_status(0)
    );
sync_adc03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(2),
      src_clk => '0',
      src_in => adc03_status(2)
    );
sync_adc03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(3),
      src_clk => '0',
      src_in => adc03_status(3)
    );
sync_adc03_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(1),
      src_clk => '0',
      src_in => adc03_status(1)
    );
sync_adc03_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(0),
      src_clk => '0',
      src_in => adc03_status(0)
    );
sync_adc10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(2),
      src_clk => '0',
      src_in => adc10_status(2)
    );
sync_adc10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(3),
      src_clk => '0',
      src_in => adc10_status(3)
    );
sync_adc10_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(1),
      src_clk => '0',
      src_in => adc10_status(1)
    );
sync_adc10_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(0),
      src_clk => '0',
      src_in => adc10_status(0)
    );
sync_adc11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(1),
      src_clk => '0',
      src_in => adc11_status(2)
    );
sync_adc11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc11_stat_sync(3),
      src_clk => '0',
      src_in => adc11_status(3)
    );
sync_adc11_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc11_stat_sync(1),
      src_clk => '0',
      src_in => adc11_status(1)
    );
sync_adc11_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(0),
      src_clk => '0',
      src_in => adc11_status(0)
    );
sync_adc12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(2),
      src_clk => '0',
      src_in => adc12_status(2)
    );
sync_adc12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(3),
      src_clk => '0',
      src_in => adc12_status(3)
    );
sync_adc12_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(1),
      src_clk => '0',
      src_in => adc12_status(1)
    );
sync_adc12_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(0),
      src_clk => '0',
      src_in => adc12_status(0)
    );
sync_adc13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(2),
      src_clk => '0',
      src_in => adc13_status(2)
    );
sync_adc13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(3),
      src_clk => '0',
      src_in => adc13_status(3)
    );
sync_adc13_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(1),
      src_clk => '0',
      src_in => adc13_status(1)
    );
sync_adc13_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(0),
      src_clk => '0',
      src_in => adc13_status(0)
    );
sync_adc20_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(2),
      src_clk => '0',
      src_in => adc20_status(2)
    );
sync_adc20_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(3),
      src_clk => '0',
      src_in => adc20_status(3)
    );
sync_adc20_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(1),
      src_clk => '0',
      src_in => adc20_status(1)
    );
sync_adc20_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(0),
      src_clk => '0',
      src_in => adc20_status(0)
    );
sync_adc21_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc21_stat_sync(2),
      src_clk => '0',
      src_in => adc21_status(2)
    );
sync_adc21_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc21_stat_sync(3),
      src_clk => '0',
      src_in => adc21_status(3)
    );
sync_adc21_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc21_stat_sync(1),
      src_clk => '0',
      src_in => adc21_status(1)
    );
sync_adc21_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc21_irq_sync(0),
      src_clk => '0',
      src_in => adc21_status(0)
    );
sync_adc22_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(2),
      src_clk => '0',
      src_in => adc22_status(2)
    );
sync_adc22_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(3),
      src_clk => '0',
      src_in => adc22_status(3)
    );
sync_adc22_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(1),
      src_clk => '0',
      src_in => adc22_status(1)
    );
sync_adc22_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(0),
      src_clk => '0',
      src_in => adc22_status(0)
    );
sync_adc23_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(2),
      src_clk => '0',
      src_in => adc23_status(2)
    );
sync_adc23_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(3),
      src_clk => '0',
      src_in => adc23_status(3)
    );
sync_adc23_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(1),
      src_clk => '0',
      src_in => adc23_status(1)
    );
sync_adc23_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(0),
      src_clk => '0',
      src_in => adc23_status(0)
    );
sync_adc30_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(2),
      src_clk => '0',
      src_in => adc30_status(2)
    );
sync_adc30_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(3),
      src_clk => '0',
      src_in => adc30_status(3)
    );
sync_adc30_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(1),
      src_clk => '0',
      src_in => adc30_status(1)
    );
sync_adc30_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(0),
      src_clk => '0',
      src_in => adc30_status(0)
    );
sync_adc31_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc31_stat_sync(2),
      src_clk => '0',
      src_in => adc31_status(2)
    );
sync_adc31_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc31_stat_sync(3),
      src_clk => '0',
      src_in => adc31_status(3)
    );
sync_adc31_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc31_stat_sync(1),
      src_clk => '0',
      src_in => adc31_status(1)
    );
sync_adc31_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc31_irq_sync(0),
      src_clk => '0',
      src_in => adc31_status(0)
    );
sync_adc32_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(2),
      src_clk => '0',
      src_in => adc32_status(2)
    );
sync_adc32_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(3),
      src_clk => '0',
      src_in => adc32_status(3)
    );
sync_adc32_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(1),
      src_clk => '0',
      src_in => adc32_status(1)
    );
sync_adc32_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(0),
      src_clk => '0',
      src_in => adc32_status(0)
    );
sync_adc33_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc33_stat_sync(2),
      src_clk => '0',
      src_in => adc33_status(2)
    );
sync_adc33_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(2),
      src_clk => '0',
      src_in => adc33_status(3)
    );
sync_adc33_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(1),
      src_clk => '0',
      src_in => adc33_status(1)
    );
sync_adc33_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(0),
      src_clk => '0',
      src_in => adc33_status(0)
    );
sync_dac00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(0),
      src_clk => '0',
      src_in => dac00_status(0)
    );
sync_dac00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(1),
      src_clk => '0',
      src_in => dac00_status(1)
    );
sync_dac01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(0),
      src_clk => '0',
      src_in => dac01_status(0)
    );
sync_dac01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(1),
      src_clk => '0',
      src_in => dac01_status(1)
    );
sync_dac02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(0),
      src_clk => '0',
      src_in => dac02_status(0)
    );
sync_dac02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(1),
      src_clk => '0',
      src_in => dac02_status(1)
    );
sync_dac03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac03_stat_sync(0),
      src_clk => '0',
      src_in => dac03_status(0)
    );
sync_dac03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac03_stat_sync(1),
      src_clk => '0',
      src_in => dac03_status(1)
    );
sync_dac10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(0),
      src_clk => '0',
      src_in => dac10_status(0)
    );
sync_dac10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(1),
      src_clk => '0',
      src_in => dac10_status(1)
    );
sync_dac11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(0),
      src_clk => '0',
      src_in => dac11_status(0)
    );
sync_dac11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(1),
      src_clk => '0',
      src_in => dac11_status(1)
    );
sync_dac12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(0),
      src_clk => '0',
      src_in => dac12_status(0)
    );
sync_dac12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(1),
      src_clk => '0',
      src_in => dac12_status(1)
    );
sync_dac13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac13_irq_sync\(0),
      src_clk => '0',
      src_in => dac13_status(0)
    );
sync_dac13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac13_stat_sync(1),
      src_clk => '0',
      src_in => dac13_status(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_overvol_irq is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_ack_tog_r_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg : out STD_LOGIC;
    \adc1_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    adc11_overvol_irq : out STD_LOGIC;
    \adc2_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    adc21_overvol_irq : out STD_LOGIC;
    \adc3_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    adc31_overvol_irq : out STD_LOGIC;
    adc00_overvol_irq : out STD_LOGIC;
    adc01_overvol_irq : out STD_LOGIC;
    adc02_overvol_irq : out STD_LOGIC;
    adc03_overvol_irq : out STD_LOGIC;
    adc10_overvol_irq : out STD_LOGIC;
    adc12_overvol_irq : out STD_LOGIC;
    adc13_overvol_irq : out STD_LOGIC;
    adc20_overvol_irq : out STD_LOGIC;
    adc22_overvol_irq : out STD_LOGIC;
    adc23_overvol_irq : out STD_LOGIC;
    adc30_overvol_irq : out STD_LOGIC;
    adc32_overvol_irq : out STD_LOGIC;
    adc33_overvol_irq : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_RdAck_i_8 : in STD_LOGIC;
    axi_RdAck_i_8_0 : in STD_LOGIC;
    axi_RdAck_i_4 : in STD_LOGIC;
    axi_RdAck_i_4_0 : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    axi_RdAck_i_10 : in STD_LOGIC;
    axi_RdAck_i_10_0 : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_74\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank9_read : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank13_read : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bank15_read : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_done : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_done : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_done : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_done : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_tog_reg : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    axi_read_req_tog_reg_2 : in STD_LOGIC;
    axi_read_req_tog_reg_3 : in STD_LOGIC;
    axi_read_req_tog_reg_4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_overvol_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_overvol_irq is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc00_overvol_irq\ : STD_LOGIC;
  signal \^adc01_overvol_irq\ : STD_LOGIC;
  signal \^adc02_overvol_irq\ : STD_LOGIC;
  signal \^adc03_overvol_irq\ : STD_LOGIC;
  signal \^adc10_overvol_irq\ : STD_LOGIC;
  signal \^adc11_overvol_irq\ : STD_LOGIC;
  signal \^adc12_overvol_irq\ : STD_LOGIC;
  signal \^adc13_overvol_irq\ : STD_LOGIC;
  signal \^adc20_overvol_irq\ : STD_LOGIC;
  signal \^adc21_overvol_irq\ : STD_LOGIC;
  signal \^adc22_overvol_irq\ : STD_LOGIC;
  signal adc23_overvol_ack : STD_LOGIC;
  signal \^adc23_overvol_irq\ : STD_LOGIC;
  signal \^adc30_overvol_irq\ : STD_LOGIC;
  signal \^adc31_overvol_irq\ : STD_LOGIC;
  signal \^adc32_overvol_irq\ : STD_LOGIC;
  signal \^adc33_overvol_irq\ : STD_LOGIC;
  signal i_adc00_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc00_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc02_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc21_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc21_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc22_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc32_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_3 : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  adc00_overvol_irq <= \^adc00_overvol_irq\;
  adc01_overvol_irq <= \^adc01_overvol_irq\;
  adc02_overvol_irq <= \^adc02_overvol_irq\;
  adc03_overvol_irq <= \^adc03_overvol_irq\;
  adc10_overvol_irq <= \^adc10_overvol_irq\;
  adc11_overvol_irq <= \^adc11_overvol_irq\;
  adc12_overvol_irq <= \^adc12_overvol_irq\;
  adc13_overvol_irq <= \^adc13_overvol_irq\;
  adc20_overvol_irq <= \^adc20_overvol_irq\;
  adc21_overvol_irq <= \^adc21_overvol_irq\;
  adc22_overvol_irq <= \^adc22_overvol_irq\;
  adc23_overvol_irq <= \^adc23_overvol_irq\;
  adc30_overvol_irq <= \^adc30_overvol_irq\;
  adc31_overvol_irq <= \^adc31_overvol_irq\;
  adc32_overvol_irq <= \^adc32_overvol_irq\;
  adc33_overvol_irq <= \^adc33_overvol_irq\;
\IP2Bus_Data[2]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_44\(0),
      I1 => \^adc21_overvol_irq\,
      O => \adc2_slice1_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^adc11_overvol_irq\,
      O => \adc1_slice1_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_74\(0),
      I1 => \^adc31_overvol_irq\,
      O => \adc3_slice1_irq_en_reg[2]\
    );
adc00_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc00_overvol_ack_n_1,
      Q => \^adc00_overvol_irq\,
      R => '0'
    );
adc01_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc01_overvol_ack_n_1,
      Q => \^adc01_overvol_irq\,
      R => '0'
    );
adc02_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc02_overvol_ack_n_1,
      Q => \^adc02_overvol_irq\,
      R => '0'
    );
adc03_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc03_overvol_ack_n_1,
      Q => \^adc03_overvol_irq\,
      R => '0'
    );
adc10_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc10_overvol_ack_n_2,
      Q => \^adc10_overvol_irq\,
      R => '0'
    );
adc11_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc11_overvol_ack_n_1,
      Q => \^adc11_overvol_irq\,
      R => '0'
    );
adc12_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc12_overvol_ack_n_1,
      Q => \^adc12_overvol_irq\,
      R => '0'
    );
adc13_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc13_overvol_ack_n_2,
      Q => \^adc13_overvol_irq\,
      R => '0'
    );
adc20_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc20_overvol_ack_n_1,
      Q => \^adc20_overvol_irq\,
      R => '0'
    );
adc21_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc21_overvol_ack_n_1,
      Q => \^adc21_overvol_irq\,
      R => '0'
    );
adc22_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc22_overvol_ack_n_1,
      Q => \^adc22_overvol_irq\,
      R => '0'
    );
adc23_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc23_overvol_ack_n_0,
      Q => \^adc23_overvol_irq\,
      R => '0'
    );
adc30_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc30_overvol_ack_n_2,
      Q => \^adc30_overvol_irq\,
      R => '0'
    );
adc31_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc31_overvol_ack_n_2,
      Q => \^adc31_overvol_irq\,
      R => '0'
    );
adc32_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc32_overvol_ack_n_0,
      Q => \^adc32_overvol_irq\,
      R => '0'
    );
adc33_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc33_overvol_ack_n_3,
      Q => \^adc33_overvol_irq\,
      R => '0'
    );
i_adc00_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_14
     port map (
      adc00_irq_sync(0) => adc00_irq_sync(0),
      adc00_overvol_irq => \^adc00_overvol_irq\,
      adc00_overvol_out_reg => i_adc00_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_i_8 => axi_RdAck_i_8,
      axi_RdAck_i_8_0 => axi_RdAck_i_8_0,
      bank9_read(0) => bank9_read(0),
      read_ack_tog_r_reg_0 => i_adc00_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc01_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_15
     port map (
      adc01_irq_sync(0) => adc01_irq_sync(0),
      adc01_overvol_irq => \^adc01_overvol_irq\,
      adc01_overvol_out_reg => i_adc01_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_i_4 => axi_RdAck_i_4,
      axi_RdAck_i_4_0 => axi_RdAck_i_4_0,
      axi_RdAck_i_4_1 => i_adc21_overvol_ack_n_0,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_3,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      bank9_read(0) => bank9_read(1),
      read_ack_tog_r_reg_0 => \^ss\(0),
      read_ack_tog_reg_0 => i_adc01_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc02_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_16
     port map (
      adc02_irq_sync(0) => adc02_irq_sync(0),
      adc02_overvol_irq => \^adc02_overvol_irq\,
      adc02_overvol_out_reg => i_adc02_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_i_5 => i_adc30_overvol_ack_n_1,
      axi_RdAck_i_5_0 => i_adc30_overvol_ack_n_0,
      bank9_read(0) => bank9_read(2),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_0,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc03_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_17
     port map (
      adc03_irq_sync(0) => adc03_irq_sync(0),
      adc03_overvol_irq => \^adc03_overvol_irq\,
      adc03_overvol_out_reg => i_adc03_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_i_4 => i_adc11_overvol_ack_n_0,
      axi_RdAck_i_4_0 => i_adc00_overvol_ack_n_0,
      axi_RdAck_i_4_1 => i_adc10_overvol_ack_n_1,
      axi_RdAck_i_4_2 => i_adc10_overvol_ack_n_0,
      bank9_read(0) => bank9_read(3),
      read_ack_tog_r_reg_0 => i_adc03_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc10_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_18
     port map (
      adc10_irq_sync(0) => adc10_irq_sync(0),
      adc10_overvol_irq => \^adc10_overvol_irq\,
      adc10_overvol_out_reg => i_adc10_overvol_ack_n_2,
      adc1_done => adc1_done,
      bank11_read(0) => bank11_read(0),
      read_ack_tog_r_reg_0 => i_adc10_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^ss\(0),
      read_ack_tog_reg_0 => i_adc10_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc11_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_19
     port map (
      adc11_irq_sync(0) => adc11_irq_sync(0),
      adc11_overvol_irq => \^adc11_overvol_irq\,
      adc11_overvol_out_reg => i_adc11_overvol_ack_n_1,
      adc1_done => adc1_done,
      adc23_overvol_ack => adc23_overvol_ack,
      axi_RdAck_i_8 => i_adc33_overvol_ack_n_1,
      axi_RdAck_i_8_0 => i_adc33_overvol_ack_n_2,
      axi_RdAck_r => axi_RdAck_r,
      axi_RdAck_r_reg => i_adc11_overvol_ack_n_0,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_2,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      bank11_read(0) => bank11_read(1),
      read_ack_tog_r_reg_0 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc12_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_20
     port map (
      adc12_irq_sync(0) => adc12_irq_sync(0),
      adc12_overvol_irq => \^adc12_overvol_irq\,
      adc12_overvol_out_reg => i_adc12_overvol_ack_n_1,
      adc1_done => adc1_done,
      axi_RdAck_i_10 => axi_RdAck_i_10,
      axi_RdAck_i_10_0 => axi_RdAck_i_10_0,
      bank11_read(0) => bank11_read(2),
      read_ack_tog_r_reg_0 => i_adc12_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc13_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_21
     port map (
      adc13_irq_sync(0) => adc13_irq_sync(0),
      adc13_overvol_irq => \^adc13_overvol_irq\,
      adc13_overvol_out_reg => i_adc13_overvol_ack_n_2,
      adc1_done => adc1_done,
      bank11_read(0) => bank11_read(3),
      read_ack_tog_r_reg_0 => i_adc13_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^ss\(0),
      read_ack_tog_reg_0 => i_adc13_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc20_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_22
     port map (
      adc20_irq_sync(0) => adc20_irq_sync(0),
      adc20_overvol_irq => \^adc20_overvol_irq\,
      adc20_overvol_out_reg => i_adc20_overvol_ack_n_1,
      adc2_done => adc2_done,
      axi_RdAck_i_5 => i_adc31_overvol_ack_n_0,
      axi_RdAck_i_5_0 => i_adc31_overvol_ack_n_1,
      axi_RdAck_i_5_1 => i_adc12_overvol_ack_n_0,
      bank13_read(0) => bank13_read(0),
      read_ack_tog_r_reg_0 => \^ss\(0),
      read_ack_tog_reg_0 => read_ack_tog_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc21_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_23
     port map (
      adc21_irq_sync(0) => adc21_irq_sync(0),
      adc21_overvol_irq => \^adc21_overvol_irq\,
      adc21_overvol_out_reg => i_adc21_overvol_ack_n_1,
      adc2_done => adc2_done,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_1,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      bank13_read(0) => bank13_read(1),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_r_reg_0 => i_adc21_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc22_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_24
     port map (
      adc22_irq_sync(0) => adc22_irq_sync(0),
      adc22_overvol_irq => \^adc22_overvol_irq\,
      adc22_overvol_out_reg => i_adc22_overvol_ack_n_1,
      adc2_done => adc2_done,
      axi_RdAck_reg => i_adc01_overvol_ack_n_0,
      axi_RdAck_reg_0 => i_adc13_overvol_ack_n_1,
      axi_RdAck_reg_1 => i_adc13_overvol_ack_n_0,
      axi_RdAck_reg_2 => i_adc03_overvol_ack_n_0,
      bank13_read(0) => bank13_read(2),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg,
      read_ack_tog_r_reg_1 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc23_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_25
     port map (
      adc23_irq_sync(0) => adc23_irq_sync(0),
      adc23_overvol_ack => adc23_overvol_ack,
      adc23_overvol_irq => \^adc23_overvol_irq\,
      adc23_overvol_out_reg => i_adc23_overvol_ack_n_0,
      adc2_done => adc2_done,
      bank13_read(0) => bank13_read(3),
      read_ack_tog_r_reg_0 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc30_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_26
     port map (
      adc30_irq_sync(0) => adc30_irq_sync(0),
      adc30_overvol_irq => \^adc30_overvol_irq\,
      adc30_overvol_out_reg => i_adc30_overvol_ack_n_2,
      adc3_done => adc3_done,
      bank15_read(0) => bank15_read(0),
      read_ack_tog_r_reg_0 => i_adc30_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^ss\(0),
      read_ack_tog_reg_0 => i_adc30_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc31_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_27
     port map (
      adc31_irq_sync(0) => adc31_irq_sync(0),
      adc31_overvol_irq => \^adc31_overvol_irq\,
      adc31_overvol_out_reg => i_adc31_overvol_ack_n_2,
      adc3_done => adc3_done,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      bank15_read(0) => bank15_read(1),
      read_ack_tog_r_reg_0 => i_adc31_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^ss\(0),
      read_ack_tog_reg_0 => i_adc31_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc32_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_28
     port map (
      adc32_irq_sync(0) => adc32_irq_sync(0),
      adc32_overvol_irq => \^adc32_overvol_irq\,
      adc32_overvol_out_reg => i_adc32_overvol_ack_n_0,
      adc3_done => adc3_done,
      bank15_read(0) => bank15_read(2),
      read_ack_tog_r_reg_0 => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc33_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_29
     port map (
      adc33_irq_sync(0) => adc33_irq_sync(0),
      adc33_overvol_irq => \^adc33_overvol_irq\,
      adc33_overvol_out_reg => i_adc33_overvol_ack_n_3,
      adc3_done => adc3_done,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_4,
      bank15_read(0) => bank15_read(3),
      read_ack_tog_r_reg_0 => i_adc33_overvol_ack_n_2,
      read_ack_tog_reg_0 => i_adc33_overvol_ack_n_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm is
  port (
    p_5_in : out STD_LOGIC;
    adc3_drpen_por : out STD_LOGIC;
    adc3_drpwe_por : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    interrupt_reg_0 : out STD_LOGIC;
    adc3_done_i : out STD_LOGIC;
    adc3_drpen_status : out STD_LOGIC;
    adc3_status_req : out STD_LOGIC;
    adc3_por_req : out STD_LOGIC;
    adc3_cal_start : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_data_adc3_reg[17]\ : out STD_LOGIC;
    \mem_data_adc3_reg[28]\ : out STD_LOGIC;
    \mem_data_adc3_reg[32]\ : out STD_LOGIC;
    \mem_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cleared_reg_0 : out STD_LOGIC;
    \mem_addr_reg[3]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_2\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_3\ : out STD_LOGIC;
    \mem_addr_reg[0]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_4\ : out STD_LOGIC;
    \mem_addr_reg[1]_5\ : out STD_LOGIC;
    \mem_addr_reg[2]_1\ : out STD_LOGIC;
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    \mem_addr_reg[3]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_6\ : out STD_LOGIC;
    sm_reset_pulse0_2 : out STD_LOGIC;
    \rdata_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_const_sm_state_adc3_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \const_operation_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[1]_0\ : out STD_LOGIC;
    \signal_lost_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc3_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_lost_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    por_req_reg_0 : out STD_LOGIC;
    \pll_state_machine.status_req_reg_0\ : out STD_LOGIC;
    \mem_data_adc3_reg[20]\ : out STD_LOGIC;
    \mem_data_adc3_reg[16]\ : out STD_LOGIC;
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[1]_0\ : out STD_LOGIC;
    \pll_state_machine.drpaddr_status_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_bg_cal_en_written : out STD_LOGIC;
    adc30_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc31_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc32_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_por_gnt : in STD_LOGIC;
    adc3_drprdy_por : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    adc3_status_gnt : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    adc3_cal_done : in STD_LOGIC;
    mem_data_adc3 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[18]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_pulse_reg : in STD_LOGIC;
    sm_reset_r_10 : in STD_LOGIC;
    \adc3_bg_cal_off_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[1]_0\ : in STD_LOGIC;
    trim_code : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bg_cal_en_written_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bg_cal_en_written_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : in STD_LOGIC;
    dummy_read_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    const_req_adc3 : in STD_LOGIC;
    drp_req_adc3 : in STD_LOGIC;
    adc3_drprdy_status : in STD_LOGIC;
    adc3_tile_config_done : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[0]_0\ : in STD_LOGIC;
    \drpdi_por_reg[10]_0\ : in STD_LOGIC;
    \drpdi_por_reg[5]_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    adc3_pll_lock : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    bgt_sm_done_adc : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \por_timer_start_val_reg[18]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bg_cal_en_written_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \drpdi_por_reg[6]_0\ : in STD_LOGIC;
    \drpdi_por_reg[2]_0\ : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm is
  signal \FSM_onehot_por_sm_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_9__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \adc0_status_0_falling_edge_seen_i_1__2_n_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal \adc1_status_0_falling_edge_seen_i_1__2_n_0\ : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal \adc2_status_0_falling_edge_seen_i_1__2_n_0\ : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal \^adc3_bg_cal_en_written\ : STD_LOGIC;
  signal \^adc3_cal_start\ : STD_LOGIC;
  signal \^adc3_done_i\ : STD_LOGIC;
  signal \^adc3_drpen_status\ : STD_LOGIC;
  signal adc3_operation : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^adc3_por_req\ : STD_LOGIC;
  signal adc3_signal_lost_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc3_status[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc3_status[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc3_status[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \adc3_status_0_falling_edge_seen_i_1__2_n_0\ : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal \^adc3_status_req\ : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal adc3_supply_timer : STD_LOGIC_VECTOR ( 2 to 2 );
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal \bg_cal_en_written_i_1__2_n_0\ : STD_LOGIC;
  signal cal_const_done_r : STD_LOGIC;
  signal \cal_const_start_i_1__2_n_0\ : STD_LOGIC;
  signal \cal_const_start_i_2__2_n_0\ : STD_LOGIC;
  signal \cal_enables[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \cal_enables[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \cal_enables[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[3]\ : STD_LOGIC;
  signal clear_interrupt : STD_LOGIC;
  signal \clear_interrupt_i_1__2_n_0\ : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal \cleared_i_1__2_n_0\ : STD_LOGIC;
  signal \^cleared_r_reg_0\ : STD_LOGIC;
  signal \^cleared_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1__2_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__2_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \const_operation[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \^const_operation_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \done_i_1__3_n_0\ : STD_LOGIC;
  signal \done_i_2__2_n_0\ : STD_LOGIC;
  signal \done_i_3__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_3_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal \enable_clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_2__1_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal \fg_cal_en_i_1__2_n_0\ : STD_LOGIC;
  signal \fg_cal_en_i_3__2_n_0\ : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal \interrupt_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt_i_3__2_n_0\ : STD_LOGIC;
  signal \interrupt_i_4__2_n_0\ : STD_LOGIC;
  signal \interrupt_i_5__1_n_0\ : STD_LOGIC;
  signal \^interrupt_reg_0\ : STD_LOGIC;
  signal \mem_addr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mem_data_adc3_reg[16]\ : STD_LOGIC;
  signal \^mem_data_adc3_reg[17]\ : STD_LOGIC;
  signal \^mem_data_adc3_reg[20]\ : STD_LOGIC;
  signal \^mem_data_adc3_reg[28]\ : STD_LOGIC;
  signal \^mem_data_adc3_reg[32]\ : STD_LOGIC;
  signal \no_pll_restart_i_1__2_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_2__2_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_3__2_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_4__2_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_5__2_n_0\ : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_5_in\ : STD_LOGIC;
  signal pll_ok : STD_LOGIC;
  signal pll_ok_r : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpen_status_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_reg_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_req_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_i_1__2_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_reg_n_0\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__2_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__2_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal por_timer_start : STD_LOGIC;
  signal \por_timer_start_i_1__2_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \por_timer_start_val[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[18]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[18]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_2_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rdata_reg[1]_0\ : STD_LOGIC;
  signal \^rdata_reg[2]_0\ : STD_LOGIC;
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \restart_fg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[7]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal signal_lost_r0 : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal status_gnt_r : STD_LOGIC;
  signal status_sm_state : STD_LOGIC;
  signal \status_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \status_timer_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_20__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_21__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_22__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_23__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_13__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_14__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_15__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_16__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_12__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_13__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_14__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_9__2_n_0\ : STD_LOGIC;
  signal status_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \status_timer_count_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \wait_event_i_1__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_2__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_3__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_4__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_5__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_6__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_7__2_n_0\ : STD_LOGIC;
  signal \wait_event_i_8__2_n_0\ : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_status_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_1__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_3__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_2__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_3__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_2__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_3__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[13]_i_1__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_2__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_3__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_5__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[1]_i_1__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_2__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_3__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_4__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_5__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[4]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[5]_i_1__2\ : label is "soft_lutpair369";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[12]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[13]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[14]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__2\ : label is "soft_lutpair416";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[0]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[1]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[2]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute SOFT_HLUTNM of \adc0_status_0_falling_edge_seen_i_1__2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \adc0_status_0_r_i_1__2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \adc1_status_0_falling_edge_seen_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \adc1_status_0_r_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \adc2_status_0_falling_edge_seen_i_1__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \adc2_status_0_r_i_1__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \adc3_bg_cal_off[0]_i_2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \adc3_bg_cal_off[2]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \adc3_status[0]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \adc3_status[1]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \adc3_status[2]_INST_0_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \adc3_status_0_falling_edge_seen_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \adc3_status_0_r_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \bg_cal_en_i_1__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \cal_const_start_i_2__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \cal_enables[0]_i_1__2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2__2\ : label is "soft_lutpair373";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of \clear_interrupt_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \cleared_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \clock_en_i_2__2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \const_operation[0]_i_1__2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \const_operation[1]_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \const_operation[2]_i_1__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \const_operation[3]_i_1__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \const_operation[4]_i_1__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \const_operation[5]_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \const_operation[7]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \const_operation[8]_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \const_operation[9]_i_2__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \data_stop_adc3[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_stop_adc3[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_stop_adc3[3]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_stop_adc3[4]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \done_i_2__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \done_i_3__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1__2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \drpaddr_por[4]_i_1__2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1__2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \drpaddr_por[6]_i_1__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \drpdi_por[0]_i_5__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_2__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \drpdi_por[11]_i_3__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \drpdi_por[11]_i_4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_6\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \drpdi_por[1]_i_2__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \drpdi_por[1]_i_4__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \drpdi_por[2]_i_2__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \drpdi_por[2]_i_4__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \drpdi_por[4]_i_3__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_2__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_4__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \drpdi_por[8]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \drpdi_por[8]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \drpdi_por[8]_i_5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_5\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \fg_cal_en_i_2__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \fg_cal_en_i_3__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \interrupt_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \interrupt_i_5__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_2__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_2__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_2__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_5__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_2__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_4__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_5__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_3__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \mem_data_adc3[31]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \mu_adc3[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \mu_adc3[3]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \no_pll_restart_i_2__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_2__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_2__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_4__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \por_timer_start_val[1]_i_1__2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_2__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \por_timer_start_val[5]_i_2__2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \por_timer_start_val[8]_i_2__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \por_timer_start_val[9]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \restart_fg[4]_i_2__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \restart_fg[5]_i_2__2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_3__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_4__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_8__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_9__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \signal_high_adc3[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \signal_high_adc3[2]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \slice_enables_adc3[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \slice_enables_adc3[1]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \slice_enables_adc3[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \slice_enables_adc3[3]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \wait_event_i_6__2\ : label is "soft_lutpair417";
begin
  \FSM_onehot_por_sm_state_reg[1]_0\ <= \^fsm_onehot_por_sm_state_reg[1]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  adc3_bg_cal_en_written <= \^adc3_bg_cal_en_written\;
  adc3_cal_start <= \^adc3_cal_start\;
  adc3_done_i <= \^adc3_done_i\;
  adc3_drpen_status <= \^adc3_drpen_status\;
  adc3_por_req <= \^adc3_por_req\;
  adc3_status_req <= \^adc3_status_req\;
  cleared_r_reg_0 <= \^cleared_r_reg_0\;
  cleared_reg_0 <= \^cleared_reg_0\;
  \const_operation_reg[5]_0\(1 downto 0) <= \^const_operation_reg[5]_0\(1 downto 0);
  interrupt_reg_0 <= \^interrupt_reg_0\;
  \mem_addr_reg[6]_0\(6 downto 0) <= \^mem_addr_reg[6]_0\(6 downto 0);
  \mem_data_adc3_reg[16]\ <= \^mem_data_adc3_reg[16]\;
  \mem_data_adc3_reg[17]\ <= \^mem_data_adc3_reg[17]\;
  \mem_data_adc3_reg[20]\ <= \^mem_data_adc3_reg[20]\;
  \mem_data_adc3_reg[28]\ <= \^mem_data_adc3_reg[28]\;
  \mem_data_adc3_reg[32]\ <= \^mem_data_adc3_reg[32]\;
  p_5_in <= \^p_5_in\;
  \rdata_reg[1]_0\ <= \^rdata_reg[1]_0\;
  \rdata_reg[2]_0\ <= \^rdata_reg[2]_0\;
\FSM_onehot_por_sm_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state[0]_i_2__2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_por_sm_state[0]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => \FSM_onehot_por_sm_state[0]_i_3__2_n_0\,
      I2 => bg_cal_en_written_reg_2(1),
      I3 => \por_timer_start_val_reg[18]_0\(1),
      I4 => bg_cal_en_written_reg_2(3),
      I5 => mem_data_adc3(28),
      O => \FSM_onehot_por_sm_state[0]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => bg_cal_en_written_reg_2(0),
      I3 => \por_timer_start_val_reg[18]_0\(0),
      O => \FSM_onehot_por_sm_state[0]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => mem_data_adc3(19),
      I2 => mem_data_adc3(16),
      I3 => \FSM_onehot_por_sm_state[10]_i_2__2_n_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_por_sm_state[10]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => mem_data_adc3(25),
      I1 => mem_data_adc3(24),
      I2 => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\,
      I3 => mem_data_adc3(17),
      I4 => mem_data_adc3(18),
      O => \FSM_onehot_por_sm_state[10]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(22),
      I2 => mem_data_adc3(21),
      I3 => mem_data_adc3(20),
      O => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[12]_i_2__2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state[12]_i_3__2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[12]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => done_reg_0(0),
      I2 => done_reg_0(2),
      I3 => done_reg_0(1),
      I4 => done_reg_0(3),
      O => \FSM_onehot_por_sm_state[12]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state[13]_i_2__2_n_0\,
      I2 => mem_data_adc3(26),
      I3 => mem_data_adc3(27),
      O => \FSM_onehot_por_sm_state[12]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc3(27),
      I4 => mem_data_adc3(26),
      O => \FSM_onehot_por_sm_state[13]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DDDD"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => done_reg_0(3),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      I3 => done_reg_0(2),
      I4 => \FSM_onehot_por_sm_state[13]_i_3__2_n_0\,
      O => \FSM_onehot_por_sm_state[13]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => done_reg_0(0),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(1),
      I3 => done_reg_0(1),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => done_reg_0(2),
      O => \FSM_onehot_por_sm_state[13]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_3__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[14]_i_4__2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg[0]_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_5__2_n_0\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc3(23),
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(24),
      I4 => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      I3 => \done_i_2__2_n_0\,
      I4 => \mem_addr[2]_i_2__2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \drpaddr_por[10]_i_1__2_n_0\,
      I1 => por_gnt_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I3 => adc3_por_gnt,
      I4 => \fg_cal_en_i_3__2_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_7__2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_4__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_reg_0(3),
      I1 => done_reg_0(1),
      I2 => done_reg_0(2),
      I3 => done_reg_0(0),
      O => \FSM_onehot_por_sm_state[14]_i_5__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \restart_fg_reg_n_0_[4]\,
      I1 => \restart_fg_reg_n_0_[5]\,
      I2 => p_2_in(2),
      I3 => \FSM_onehot_por_sm_state[14]_i_8__2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEE0000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => drprdy_por_r,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I4 => adc3_drprdy_por,
      I5 => \FSM_onehot_por_sm_state[14]_i_9__2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_7__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => mem_data_adc3(6),
      I1 => p_2_in(3),
      I2 => p_2_in(0),
      I3 => \restart_fg_reg_n_0_[7]\,
      I4 => p_2_in(1),
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \FSM_onehot_por_sm_state[14]_i_8__2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[14]_i_9__2_n_0\
    );
\FSM_onehot_por_sm_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I1 => bg_cal_en_written_reg_2(3),
      I2 => bg_cal_en_written_reg_2(2),
      I3 => bg_cal_en_written_reg_2(0),
      I4 => bg_cal_en_written_reg_2(1),
      O => \FSM_onehot_por_sm_state[1]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0FFFFE0C0E0C0"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I2 => \^interrupt_reg_0\,
      I3 => signal_lost_r,
      I4 => \FSM_onehot_por_sm_state[2]_i_2__2_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(1),
      I1 => bg_cal_en_written_reg_2(0),
      I2 => bg_cal_en_written_reg_2(2),
      I3 => bg_cal_en_written_reg_2(3),
      O => \FSM_onehot_por_sm_state[2]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => clear_interrupt,
      O => \FSM_onehot_por_sm_state[3]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => mem_data_adc3(27),
      I2 => mem_data_adc3(26),
      I3 => cleared_reg_n_0,
      I4 => por_timer_start,
      I5 => \FSM_onehot_por_sm_state[3]_i_5__0_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__2_n_0\,
      O => clear_interrupt
    );
\FSM_onehot_por_sm_state[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\,
      I1 => mem_data_adc3(24),
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(23),
      O => \FSM_onehot_por_sm_state[3]_i_5__0_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state[12]_i_2__2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00000B0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc3(26),
      I4 => mem_data_adc3(27),
      O => \FSM_onehot_por_sm_state[5]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => mem_data_adc3(25),
      I2 => mem_data_adc3(24),
      I3 => \FSM_onehot_por_sm_state[8]_i_2_n_0\,
      I4 => mem_data_adc3(16),
      I5 => mem_data_adc3(19),
      O => \FSM_onehot_por_sm_state[8]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => mem_data_adc3(18),
      I1 => mem_data_adc3(17),
      I2 => mem_data_adc3(20),
      I3 => mem_data_adc3(21),
      I4 => mem_data_adc3(22),
      I5 => mem_data_adc3(23),
      O => \FSM_onehot_por_sm_state[8]_i_2_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[0]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[10]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[12]_i_1__2_n_0\,
      Q => signal_lost_r,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[13]_i_1__2_n_0\,
      Q => por_timer_start,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[14]_i_2__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[1]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[3]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[5]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[8]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_5_in\
    );
\FSM_sequential_fsm_cs[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FFF1"
    )
        port map (
      I0 => \^adc3_status_req\,
      I1 => \^adc3_por_req\,
      I2 => const_req_adc3,
      I3 => drp_req_adc3,
      I4 => dummy_read_req,
      I5 => \FSM_sequential_fsm_cs_reg[2]_1\(0),
      O => \pll_state_machine.status_req_reg_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000F0000000E"
    )
        port map (
      I0 => \^adc3_por_req\,
      I1 => \FSM_sequential_fsm_cs_reg[2]\,
      I2 => \FSM_sequential_fsm_cs_reg[2]_0\,
      I3 => dummy_read_req,
      I4 => \FSM_sequential_fsm_cs_reg[2]_1\(1),
      I5 => \^adc3_status_req\,
      O => por_req_reg_0
    );
\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__2_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BC"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      I1 => \status_sm_state__0\(1),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__2_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(0),
      I1 => bg_cal_en_written_reg_1,
      O => \^p_5_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700C400"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__2_n_0\,
      I3 => \status_sm_state__0\(2),
      I4 => adc3_drprdy_status,
      I5 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__2_n_0\,
      O => status_sm_state
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__2_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \status_timer_count[0]_i_3__2_n_0\,
      I1 => status_timer_count_reg(0),
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__2_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2FF02F"
    )
        port map (
      I0 => adc3_status_gnt,
      I1 => status_gnt_r,
      I2 => \status_sm_state__0\(1),
      I3 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I4 => adc3_tile_config_done,
      I5 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__2_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__2_n_0\,
      Q => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      R => \^p_5_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__2_n_0\,
      Q => \status_sm_state__0\(1),
      R => \^p_5_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__2_n_0\,
      Q => \status_sm_state__0\(2),
      R => \^p_5_in\
    );
\adc0_status_0_falling_edge_seen_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => \adc0_status_0_falling_edge_seen_i_1__2_n_0\
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc0_status_0_falling_edge_seen_i_1__2_n_0\,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
\adc0_status_0_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc0_status_sync,
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
\adc1_status_0_falling_edge_seen_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => \adc1_status_0_falling_edge_seen_i_1__2_n_0\
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc1_status_0_falling_edge_seen_i_1__2_n_0\,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
\adc1_status_0_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc1_status_sync,
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
\adc2_status_0_falling_edge_seen_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => \adc2_status_0_falling_edge_seen_i_1__2_n_0\
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc2_status_0_falling_edge_seen_i_1__2_n_0\,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
\adc2_status_0_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc2_status_sync,
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
\adc3_bg_cal_off[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc3_signal_lost_out(0),
      I1 => \adc3_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(0)
    );
\adc3_bg_cal_off[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc3_signal_lost_out(2),
      I1 => \adc3_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(1)
    );
\adc3_status[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => \por_timer_start_val_reg[18]_0\(0),
      O => adc3_status(0)
    );
\adc3_status[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => \por_timer_start_val_reg[18]_0\(1),
      O => adc3_status(1)
    );
\adc3_status[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \adc3_status[2]_INST_0_i_1_n_0\,
      I1 => \adc3_status[2]_INST_0_i_2_n_0\,
      I2 => \adc3_status[2]_INST_0_i_3_n_0\,
      I3 => \^cleared_r_reg_0\,
      I4 => \por_timer_start_val_reg[18]_0\(2),
      O => adc3_status(2)
    );
\adc3_status[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \adc3_status[2]_INST_0_i_1_n_0\
    );
\adc3_status[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => signal_lost_r,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      O => \adc3_status[2]_INST_0_i_2_n_0\
    );
\adc3_status[2]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAF8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \adc3_status[2]_INST_0_i_3_n_0\
    );
\adc3_status[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => mem_data_adc3(28),
      O => adc3_status(3)
    );
\adc3_status[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFECC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I4 => \adc3_status[2]_INST_0_i_2_n_0\,
      I5 => \adc3_status[2]_INST_0_i_1_n_0\,
      O => \^fsm_onehot_por_sm_state_reg[1]_0\
    );
\adc3_status_0_falling_edge_seen_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => \adc3_status_0_falling_edge_seen_i_1__2_n_0\
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc3_status_0_falling_edge_seen_i_1__2_n_0\,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
\adc3_status_0_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc3_status_sync,
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
\bg_cal_en_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_adc3(4),
      I1 => mem_data_adc3(5),
      I2 => por_timer_start,
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__2_n_0\,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^p_5_in\
    );
\bg_cal_en_written_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(3),
      I1 => bg_cal_en_written_reg_2(1),
      I2 => bg_cal_en_written_reg_2(2),
      I3 => bg_cal_en_reg_n_0,
      I4 => wait_event_reg_n_0,
      I5 => \^adc3_bg_cal_en_written\,
      O => \bg_cal_en_written_i_1__2_n_0\
    );
bg_cal_en_written_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bg_cal_en_written_i_1__2_n_0\,
      Q => \^adc3_bg_cal_en_written\,
      R => \^p_5_in\
    );
cal_const_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_cal_done,
      Q => cal_const_done_r,
      R => \^p_5_in\
    );
\cal_const_start_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00FEFFEE000200"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\,
      I1 => mem_data_adc3(23),
      I2 => \restart_fg[7]_i_3__2_n_0\,
      I3 => por_timer_start,
      I4 => \cal_const_start_i_2__2_n_0\,
      I5 => \^adc3_cal_start\,
      O => \cal_const_start_i_1__2_n_0\
    );
\cal_const_start_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \fg_cal_en_i_3__2_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(23),
      I4 => mem_data_adc3(25),
      O => \cal_const_start_i_2__2_n_0\
    );
cal_const_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cal_const_start_i_1__2_n_0\,
      Q => \^adc3_cal_start\,
      R => \^p_5_in\
    );
\cal_enables[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc3(0),
      I1 => mem_data_adc3(6),
      I2 => p_2_in(0),
      O => \cal_enables[0]_i_1__2_n_0\
    );
\cal_enables[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc3(1),
      I1 => mem_data_adc3(6),
      I2 => p_2_in(1),
      O => \cal_enables[1]_i_1__2_n_0\
    );
\cal_enables[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc3(2),
      I1 => mem_data_adc3(6),
      I2 => p_2_in(2),
      O => \cal_enables[2]_i_1__2_n_0\
    );
\cal_enables[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\,
      I1 => mem_data_adc3(23),
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(24),
      I4 => por_timer_start,
      O => \cal_enables[3]_i_1__2_n_0\
    );
\cal_enables[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc3(3),
      I1 => mem_data_adc3(6),
      I2 => p_2_in(3),
      O => \cal_enables[3]_i_2__2_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__2_n_0\,
      D => \cal_enables[0]_i_1__2_n_0\,
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^p_5_in\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__2_n_0\,
      D => \cal_enables[1]_i_1__2_n_0\,
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__2_n_0\,
      D => \cal_enables[2]_i_1__2_n_0\,
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__2_n_0\,
      D => \cal_enables[3]_i_2__2_n_0\,
      Q => \cal_enables_reg_n_0_[3]\,
      R => \^p_5_in\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => adc30_status(0)
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => adc31_status(0)
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => adc32_status(0)
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => adc33_status(0)
    );
\clear_interrupt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => clear_interrupt,
      I2 => clear_interrupt_reg_n_0,
      O => \clear_interrupt_i_1__2_n_0\
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clear_interrupt_i_1__2_n_0\,
      Q => clear_interrupt_reg_n_0,
      R => \^p_5_in\
    );
\cleared_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"46EE"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      O => \cleared_i_1__2_n_0\
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => \^cleared_r_reg_0\,
      R => \^p_5_in\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cleared_i_1__2_n_0\,
      Q => cleared_reg_n_0,
      R => \^p_5_in\
    );
\clock_en_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => p_0_in(0)
    );
\clock_en_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(1),
      I1 => clock_en_count_reg(0),
      O => p_0_in(1)
    );
\clock_en_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      O => p_0_in(2)
    );
\clock_en_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(2),
      O => p_0_in(3)
    );
\clock_en_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => p_0_in(4)
    );
\clock_en_count[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => p_0_in(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_5_in\,
      I2 => \clock_en_i_2__2_n_0\,
      I3 => clock_en_count_reg(5),
      O => \clock_en_i_1__2_n_0\
    );
\clock_en_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => \clock_en_i_2__2_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__2_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^p_5_in\
    );
\const_operation[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => por_timer_start,
      I2 => p_2_in(0),
      I3 => mem_data_adc3(6),
      I4 => mem_data_adc3(0),
      O => \const_operation[0]_i_1__2_n_0\
    );
\const_operation[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => por_timer_start,
      I2 => p_2_in(1),
      I3 => mem_data_adc3(6),
      I4 => mem_data_adc3(1),
      O => \const_operation[1]_i_1__2_n_0\
    );
\const_operation[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => por_timer_start,
      I2 => p_2_in(2),
      I3 => mem_data_adc3(6),
      I4 => mem_data_adc3(2),
      O => \const_operation[2]_i_1__2_n_0\
    );
\const_operation[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => por_timer_start,
      I2 => p_2_in(3),
      I3 => mem_data_adc3(6),
      I4 => mem_data_adc3(3),
      O => \const_operation[3]_i_1__2_n_0\
    );
\const_operation[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => por_timer_start,
      I2 => mem_data_adc3(4),
      I3 => mem_data_adc3(6),
      O => \const_operation[4]_i_1__2_n_0\
    );
\const_operation[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc3(5),
      I1 => por_timer_start,
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(6),
      O => \const_operation[5]_i_1__2_n_0\
    );
\const_operation[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc3(7),
      I1 => por_timer_start,
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(6),
      O => \const_operation[7]_i_1__2_n_0\
    );
\const_operation[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc3(8),
      I1 => por_timer_start,
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(6),
      O => \const_operation[8]_i_1__2_n_0\
    );
\const_operation[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20C00000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__2_n_0\,
      I1 => mem_data_adc3(23),
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(24),
      I4 => por_timer_start,
      I5 => \fg_cal_en_i_3__2_n_0\,
      O => \const_operation[9]_i_1__2_n_0\
    );
\const_operation[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc3(9),
      I1 => por_timer_start,
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(6),
      O => \const_operation[9]_i_2__2_n_0\
    );
\const_operation_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[0]_i_1__2_n_0\,
      Q => adc3_operation(0),
      R => \^p_5_in\
    );
\const_operation_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[1]_i_1__2_n_0\,
      Q => adc3_operation(1),
      R => \^p_5_in\
    );
\const_operation_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[2]_i_1__2_n_0\,
      Q => adc3_operation(2),
      R => \^p_5_in\
    );
\const_operation_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[3]_i_1__2_n_0\,
      Q => adc3_operation(3),
      R => \^p_5_in\
    );
\const_operation_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[4]_i_1__2_n_0\,
      Q => \^const_operation_reg[5]_0\(0),
      R => \^p_5_in\
    );
\const_operation_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[5]_i_1__2_n_0\,
      Q => \^const_operation_reg[5]_0\(1),
      R => \^p_5_in\
    );
\const_operation_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[7]_i_1__2_n_0\,
      Q => adc3_operation(7),
      R => \^p_5_in\
    );
\const_operation_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[8]_i_1__2_n_0\,
      Q => adc3_operation(8),
      R => \^p_5_in\
    );
\const_operation_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__2_n_0\,
      D => \const_operation[9]_i_2__2_n_0\,
      Q => adc3_operation(9),
      R => \^p_5_in\
    );
\data_stop_adc3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]\(0)
    );
\data_stop_adc3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(0),
      I1 => \adc3_bg_cal_off_reg[2]\(0),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]\(1)
    );
\data_stop_adc3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]\(2)
    );
\data_stop_adc3[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]\(3)
    );
\done_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => cleared_reg_n_0,
      I2 => \done_i_2__2_n_0\,
      I3 => \done_i_3__2_n_0\,
      I4 => signal_lost_r,
      I5 => \^adc3_done_i\,
      O => \done_i_1__3_n_0\
    );
\done_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => done_reg_0(3),
      I2 => done_reg_0(0),
      I3 => done_reg_0(1),
      I4 => done_reg_0(2),
      O => \done_i_2__2_n_0\
    );
\done_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => adc3_signal_lost_out(2),
      I1 => \signal_lost_r2_reg_n_0_[3]\,
      I2 => adc3_signal_lost_out(0),
      I3 => \signal_lost_r2_reg_n_0_[0]\,
      O => \done_i_3__2_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__3_n_0\,
      Q => \^adc3_done_i\,
      R => \^p_5_in\
    );
\drpaddr_por[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[0]_i_1__2_n_0\
    );
\drpaddr_por[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_1__2_n_0\
    );
\drpaddr_por[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(25),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_2__2_n_0\
    );
\drpaddr_por[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(17),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[1]_i_1__2_n_0\
    );
\drpaddr_por[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[2]_i_1__2_n_0\
    );
\drpaddr_por[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(19),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[3]_i_1__2_n_0\
    );
\drpaddr_por[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(20),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[4]_i_1__2_n_0\
    );
\drpaddr_por[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(21),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[5]_i_1__2_n_0\
    );
\drpaddr_por[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(22),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[6]_i_1__2_n_0\
    );
\drpaddr_por[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[8]_i_1__2_n_0\
    );
\drpaddr_por[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[9]_i_1__2_n_0\
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[0]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^p_5_in\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[10]_i_2__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(9),
      R => \^p_5_in\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[1]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^p_5_in\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[2]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^p_5_in\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[3]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^p_5_in\
    );
\drpaddr_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[4]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^p_5_in\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[5]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^p_5_in\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[6]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^p_5_in\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[8]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^p_5_in\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__2_n_0\,
      D => \drpaddr_por[9]_i_1__2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^p_5_in\
    );
\drpdi_por[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \drpdi_por[0]_i_3__1_n_0\,
      I2 => \drpdi_por[15]_i_2__1_n_0\,
      I3 => \drpdi_por[0]_i_4__1_n_0\,
      O => \drpdi_por[0]_i_1__2_n_0\
    );
\drpdi_por[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBBFBB"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[8]_i_2_n_0\,
      I1 => \drpdi_por[0]_i_5__2_n_0\,
      I2 => mem_data_adc3(19),
      I3 => mem_data_adc3(21),
      I4 => mem_data_adc3(20),
      I5 => \drpdi_por[15]_i_6_n_0\,
      O => \drpdi_por[0]_i_2__2_n_0\
    );
\drpdi_por[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FFF4FFF4FFF4F"
    )
        port map (
      I0 => \drpdi_por[15]_i_5_n_0\,
      I1 => mem_data_adc3(0),
      I2 => \rdata_reg_n_0_[0]\,
      I3 => cleared_reg_n_0,
      I4 => mem_data_adc3(26),
      I5 => mem_data_adc3(27),
      O => \drpdi_por[0]_i_3__1_n_0\
    );
\drpdi_por[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF9000099999999"
    )
        port map (
      I0 => \rdata_reg_n_0_[0]\,
      I1 => mem_data_adc3(0),
      I2 => mem_data_adc3(21),
      I3 => mem_data_adc3(16),
      I4 => \drpdi_por[0]_i_6__0_n_0\,
      I5 => \drpdi_por[0]_i_7__0_n_0\,
      O => \drpdi_por[0]_i_4__1_n_0\
    );
\drpdi_por[0]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(25),
      I2 => mem_data_adc3(24),
      O => \drpdi_por[0]_i_5__2_n_0\
    );
\drpdi_por[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4FFFFFFE4FF"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => adc3_signal_lost_out(0),
      I2 => adc3_signal_lost_out(2),
      I3 => mem_data_adc3(16),
      I4 => mem_data_adc3(21),
      I5 => trim_code(0),
      O => \drpdi_por[0]_i_6__0_n_0\
    );
\drpdi_por[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^mem_data_adc3_reg[32]\,
      I1 => mem_data_adc3(20),
      I2 => mem_data_adc3(22),
      I3 => mem_data_adc3(18),
      I4 => mem_data_adc3(17),
      I5 => mem_data_adc3(19),
      O => \drpdi_por[0]_i_7__0_n_0\
    );
\drpdi_por[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => mem_data_adc3(10),
      I1 => \drpdi_por[15]_i_3__2_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \^q\(1),
      I4 => \drpdi_por[10]_i_3__2_n_0\,
      O => \drpdi_por[10]_i_1__2_n_0\
    );
\drpdi_por[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_adc3(26),
      I2 => mem_data_adc3(27),
      O => \^cleared_reg_0\
    );
\drpdi_por[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F9000000F900"
    )
        port map (
      I0 => \^q\(1),
      I1 => mem_data_adc3(10),
      I2 => \drpdi_por[11]_i_3__1_n_0\,
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[9]_i_2__2_n_0\,
      I5 => \drpdi_por_reg[10]_0\,
      O => \drpdi_por[10]_i_3__2_n_0\
    );
\drpdi_por[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022203330333"
    )
        port map (
      I0 => \drpdi_por[15]_i_3__2_n_0\,
      I1 => \drpdi_por[11]_i_2__2_n_0\,
      I2 => \drpdi_por[15]_i_2__1_n_0\,
      I3 => \drpdi_por[11]_i_3__1_n_0\,
      I4 => p_1_in(3),
      I5 => mem_data_adc3(11),
      O => \drpdi_por[11]_i_1__2_n_0\
    );
\drpdi_por[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D500FFFFFFFFFF"
    )
        port map (
      I0 => mem_data_adc3(11),
      I1 => mem_data_adc3(19),
      I2 => \drpdi_por[11]_i_4_n_0\,
      I3 => p_1_in(3),
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[11]_i_2__2_n_0\
    );
\drpdi_por[11]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(2),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => mem_data_adc3(28),
      I3 => \pll_state_machine.pll_on_reg_n_0\,
      O => \drpdi_por[11]_i_3__1_n_0\
    );
\drpdi_por[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^mem_data_adc3_reg[16]\,
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      O => \drpdi_por[11]_i_4_n_0\
    );
\drpdi_por[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \drpdi_por[15]_i_3__2_n_0\,
      I1 => \drpdi_por[15]_i_2__1_n_0\,
      I2 => mem_data_adc3(12),
      I3 => p_1_in(4),
      O => \drpdi_por[12]_i_1__2_n_0\
    );
\drpdi_por[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38CC"
    )
        port map (
      I0 => \drpdi_por[15]_i_3__2_n_0\,
      I1 => p_1_in(5),
      I2 => \drpdi_por[15]_i_2__1_n_0\,
      I3 => mem_data_adc3(13),
      O => \drpdi_por[13]_i_1__2_n_0\
    );
\drpdi_por[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38CC"
    )
        port map (
      I0 => \drpdi_por[15]_i_3__2_n_0\,
      I1 => p_1_in(6),
      I2 => \drpdi_por[15]_i_2__1_n_0\,
      I3 => mem_data_adc3(14),
      O => \drpdi_por[14]_i_1__2_n_0\
    );
\drpdi_por[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7388"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__1_n_0\,
      I1 => mem_data_adc3(15),
      I2 => \drpdi_por[15]_i_3__2_n_0\,
      I3 => p_1_in(7),
      O => \drpdi_por[15]_i_1__2_n_0\
    );
\drpdi_por[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0080AAAAAAAA"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \drpdi_por[15]_i_4__0_n_0\,
      I5 => mem_data_adc3(19),
      O => \drpdi_por[15]_i_2__1_n_0\
    );
\drpdi_por[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0B0F0F0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_2__2_n_0\,
      I1 => mem_data_adc3(19),
      I2 => \drpdi_por[15]_i_5_n_0\,
      I3 => \drpdi_por[15]_i_6_n_0\,
      I4 => mem_data_adc3(18),
      I5 => \^cleared_reg_0\,
      O => \drpdi_por[15]_i_3__2_n_0\
    );
\drpdi_por[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => mem_data_adc3(17),
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(24),
      I4 => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\,
      I5 => mem_data_adc3(18),
      O => \drpdi_por[15]_i_4__0_n_0\
    );
\drpdi_por[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(0),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => mem_data_adc3(28),
      I3 => \por_timer_start_val_reg[18]_0\(2),
      O => \drpdi_por[15]_i_5_n_0\
    );
\drpdi_por[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => mem_data_adc3(17),
      O => \drpdi_por[15]_i_6_n_0\
    );
\drpdi_por[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE222E2"
    )
        port map (
      I0 => \drpdi_por[1]_i_2__2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \drpdi_por_reg[1]_0\,
      I3 => \^mem_data_adc3_reg[32]\,
      I4 => \^rdata_reg[1]_0\,
      O => \drpdi_por[1]_i_1__2_n_0\
    );
\drpdi_por[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_5_n_0\,
      I2 => mem_data_adc3(1),
      I3 => \rdata_reg_n_0_[1]\,
      O => \drpdi_por[1]_i_2__2_n_0\
    );
\drpdi_por[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdata_reg_n_0_[1]\,
      I1 => mem_data_adc3(1),
      O => \^rdata_reg[1]_0\
    );
\drpdi_por[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \drpdi_por[2]_i_2__2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \drpdi_por_reg[2]_0\,
      I3 => \^mem_data_adc3_reg[32]\,
      I4 => \^rdata_reg[2]_0\,
      O => \drpdi_por[2]_i_1__1_n_0\
    );
\drpdi_por[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => mem_data_adc3(2),
      I2 => \drpdi_por[15]_i_5_n_0\,
      I3 => \drpdi_por[0]_i_2__2_n_0\,
      O => \drpdi_por[2]_i_2__2_n_0\
    );
\drpdi_por[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => mem_data_adc3(2),
      O => \^rdata_reg[2]_0\
    );
\drpdi_por[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFF6F0F6"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => mem_data_adc3(3),
      I2 => \drpdi_por[3]_i_2__2_n_0\,
      I3 => \drpdi_por[4]_i_3__1_n_0\,
      I4 => trim_code(2),
      I5 => \drpdi_por[6]_i_4__2_n_0\,
      O => \drpdi_por[3]_i_1__2_n_0\
    );
\drpdi_por[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEAAAAAAAAAA"
    )
        port map (
      I0 => \drpdi_por[3]_i_3__1_n_0\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => mem_data_adc3(3),
      I3 => \^mem_data_adc3_reg[17]\,
      I4 => trim_code(1),
      I5 => \^mem_data_adc3_reg[28]\,
      O => \drpdi_por[3]_i_2__2_n_0\
    );
\drpdi_por[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[3]\,
      I3 => mem_data_adc3(3),
      I4 => \drpdi_por[15]_i_5_n_0\,
      O => \drpdi_por[3]_i_3__1_n_0\
    );
\drpdi_por[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F6F0F0F0F6"
    )
        port map (
      I0 => \rdata_reg_n_0_[4]\,
      I1 => mem_data_adc3(4),
      I2 => \drpdi_por[4]_i_2__1_n_0\,
      I3 => \drpdi_por[6]_i_4__2_n_0\,
      I4 => \drpdi_por[4]_i_3__1_n_0\,
      I5 => trim_code(3),
      O => \drpdi_por[4]_i_1__2_n_0\
    );
\drpdi_por[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEAAAAAAAAAA"
    )
        port map (
      I0 => \drpdi_por[4]_i_4__1_n_0\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => mem_data_adc3(4),
      I3 => \^mem_data_adc3_reg[17]\,
      I4 => trim_code(2),
      I5 => \^mem_data_adc3_reg[28]\,
      O => \drpdi_por[4]_i_2__1_n_0\
    );
\drpdi_por[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^mem_data_adc3_reg[20]\,
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      O => \drpdi_por[4]_i_3__1_n_0\
    );
\drpdi_por[4]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[4]\,
      I3 => mem_data_adc3(4),
      I4 => \drpdi_por[15]_i_5_n_0\,
      O => \drpdi_por[4]_i_4__1_n_0\
    );
\drpdi_por[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007DFF7D55"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => mem_data_adc3(5),
      I2 => \^q\(0),
      I3 => \^mem_data_adc3_reg[32]\,
      I4 => \drpdi_por_reg[5]_0\,
      I5 => \drpdi_por[5]_i_4__2_n_0\,
      O => \drpdi_por[5]_i_1__2_n_0\
    );
\drpdi_por[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      O => \^mem_data_adc3_reg[32]\
    );
\drpdi_por[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000075FFFFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_5_n_0\,
      I2 => mem_data_adc3(5),
      I3 => \^q\(0),
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[5]_i_4__2_n_0\
    );
\drpdi_por[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => mem_data_adc3(20),
      I1 => mem_data_adc3(22),
      I2 => mem_data_adc3(18),
      I3 => mem_data_adc3(17),
      I4 => mem_data_adc3(19),
      I5 => \drpdi_por[5]_i_7__0_n_0\,
      O => \^mem_data_adc3_reg[20]\
    );
\drpdi_por[5]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => mem_data_adc3(21),
      O => \drpdi_por[5]_i_7__0_n_0\
    );
\drpdi_por[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEFEE"
    )
        port map (
      I0 => \drpdi_por[6]_i_2__2_n_0\,
      I1 => \drpdi_por_reg[6]_0\,
      I2 => \drpdi_por[6]_i_4__2_n_0\,
      I3 => \rdata_reg_n_0_[6]\,
      I4 => mem_data_adc3(6),
      O => \drpdi_por[6]_i_1__2_n_0\
    );
\drpdi_por[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[6]\,
      I3 => mem_data_adc3(6),
      I4 => \drpdi_por[15]_i_5_n_0\,
      O => \drpdi_por[6]_i_2__2_n_0\
    );
\drpdi_por[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \drpdi_por[9]_i_2__2_n_0\,
      I1 => mem_data_adc3(27),
      I2 => mem_data_adc3(26),
      I3 => cleared_reg_n_0,
      O => \drpdi_por[6]_i_4__2_n_0\
    );
\drpdi_por[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABE"
    )
        port map (
      I0 => \drpdi_por_reg[7]_0\,
      I1 => mem_data_adc3(7),
      I2 => \rdata_reg_n_0_[7]\,
      I3 => \drpdi_por[11]_i_3__1_n_0\,
      I4 => \drpdi_por[9]_i_2__2_n_0\,
      I5 => \drpdi_por[7]_i_3__2_n_0\,
      O => \drpdi_por[7]_i_1__2_n_0\
    );
\drpdi_por[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000077F7FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__2_n_0\,
      I1 => \rdata_reg_n_0_[7]\,
      I2 => mem_data_adc3(7),
      I3 => \drpdi_por[15]_i_5_n_0\,
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[7]_i_3__2_n_0\
    );
\drpdi_por[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => mem_data_adc3(17),
      I2 => mem_data_adc3(18),
      I3 => mem_data_adc3(25),
      I4 => mem_data_adc3(24),
      I5 => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\,
      O => \^mem_data_adc3_reg[16]\
    );
\drpdi_por[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00DDD0"
    )
        port map (
      I0 => mem_data_adc3(8),
      I1 => \drpdi_por[15]_i_3__2_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => p_1_in(0),
      I4 => \drpdi_por[8]_i_2__2_n_0\,
      O => \drpdi_por[8]_i_1__2_n_0\
    );
\drpdi_por[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF53F350FF50F3"
    )
        port map (
      I0 => \pll_state_machine.pll_on_reg_n_0\,
      I1 => \drpdi_por_reg[8]_0\,
      I2 => \^mem_data_adc3_reg[32]\,
      I3 => \drpdi_por[8]_i_4_n_0\,
      I4 => \drpdi_por[8]_i_5_n_0\,
      I5 => mem_data_adc3(16),
      O => \drpdi_por[8]_i_2__2_n_0\
    );
\drpdi_por[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => mem_data_adc3(8),
      O => \drpdi_por[8]_i_4_n_0\
    );
\drpdi_por[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\,
      I1 => mem_data_adc3(18),
      I2 => mem_data_adc3(17),
      I3 => mem_data_adc3(24),
      I4 => mem_data_adc3(25),
      O => \drpdi_por[8]_i_5_n_0\
    );
\drpdi_por[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2A262A2"
    )
        port map (
      I0 => p_1_in(1),
      I1 => mem_data_adc3(9),
      I2 => \drpdi_por[15]_i_3__2_n_0\,
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[9]_i_2__2_n_0\,
      I5 => \drpdi_por[9]_i_3_n_0\,
      O => \drpdi_por[9]_i_1__1_n_0\
    );
\drpdi_por[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^mem_data_adc3_reg[32]\,
      I1 => mem_data_adc3(16),
      I2 => \FSM_onehot_por_sm_state[10]_i_3__2_n_0\,
      I3 => mem_data_adc3(18),
      I4 => mem_data_adc3(17),
      I5 => \restart_fg[7]_i_3__2_n_0\,
      O => \drpdi_por[9]_i_2__2_n_0\
    );
\drpdi_por[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70770000FFFFFFFF"
    )
        port map (
      I0 => mem_data_adc3(19),
      I1 => p_1_in(1),
      I2 => \drpdi_por_reg[9]_0\,
      I3 => \^mem_data_adc3_reg[17]\,
      I4 => \^mem_data_adc3_reg[28]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[9]_i_3_n_0\
    );
\drpdi_por[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mem_data_adc3(17),
      I1 => mem_data_adc3(19),
      I2 => mem_data_adc3(16),
      O => \^mem_data_adc3_reg[17]\
    );
\drpdi_por[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \drpdi_por[9]_i_2__2_n_0\,
      I1 => mem_data_adc3(27),
      I2 => mem_data_adc3(26),
      I3 => cleared_reg_n_0,
      O => \^mem_data_adc3_reg[28]\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[0]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_5_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[10]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_5_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[11]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_5_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[12]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_5_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[13]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_5_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[14]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_5_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[15]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_5_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[1]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_5_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[2]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_5_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[3]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_5_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[4]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_5_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[5]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_5_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[6]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_5_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[7]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_5_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[8]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_5_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[9]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_5_in\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_status[2]_INST_0_i_1_n_0\,
      D => \drpaddr_por[10]_i_1__2_n_0\,
      Q => adc3_drpen_por,
      R => \^p_5_in\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_drprdy_por,
      Q => drprdy_por_r,
      R => \^p_5_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_status[2]_INST_0_i_1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => adc3_drpwe_por,
      R => \^p_5_in\
    );
\enable_clock_en_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => mem_data_adc3(25),
      I1 => mem_data_adc3(24),
      I2 => mem_data_adc3(23),
      I3 => \enable_clock_en_i_2__1_n_0\,
      I4 => por_timer_start,
      I5 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__2_n_0\
    );
\enable_clock_en_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBD"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(1),
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      O => \enable_clock_en_i_2__1_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__2_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_5_in\
    );
\fg_cal_en_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(25),
      I2 => mem_data_adc3(24),
      I3 => por_timer_start,
      I4 => \fg_cal_en_i_3__2_n_0\,
      O => \fg_cal_en_i_1__2_n_0\
    );
\fg_cal_en_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc3(4),
      I1 => mem_data_adc3(5),
      I2 => por_timer_start,
      O => fg_cal_en
    );
\fg_cal_en_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => wait_event_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \fg_cal_en_i_3__2_n_0\
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__2_n_0\,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^p_5_in\
    );
\interrupt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^interrupt_reg_0\,
      O => \interrupt_i_1__2_n_0\
    );
\interrupt_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCFFFCDDCC"
    )
        port map (
      I0 => \interrupt_i_3__2_n_0\,
      I1 => \interrupt_i_4__2_n_0\,
      I2 => \interrupt_i_5__1_n_0\,
      I3 => mem_data_adc3(28),
      I4 => clocks_ok_r,
      I5 => clocks_ok_r_reg_0,
      O => interrupt0
    );
\interrupt_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
        port map (
      I0 => pll_ok_r,
      I1 => adc3_pll_lock,
      I2 => \pll_state_machine.pll_on_reg_n_0\,
      I3 => powerup_state_r_reg_0,
      I4 => powerup_state_r,
      I5 => \interrupt_i_5__1_n_0\,
      O => \interrupt_i_3__2_n_0\
    );
\interrupt_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(2),
      I1 => mem_data_adc3(28),
      I2 => \por_timer_start_val_reg[18]_0\(1),
      I3 => \por_timer_start_val_reg[18]_0\(0),
      I4 => power_ok_r,
      I5 => power_ok_r_reg_0,
      O => \interrupt_i_4__2_n_0\
    );
\interrupt_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(1),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      O => \interrupt_i_5__1_n_0\
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \interrupt_i_1__2_n_0\,
      Q => \^interrupt_reg_0\,
      R => \^p_5_in\
    );
\mem_addr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0F0E0E"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \mem_addr[1]_i_2__2_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__2_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      O => \mem_addr[0]_i_1__2_n_0\
    );
\mem_addr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF0FFF8CCCC"
    )
        port map (
      I0 => \mem_addr[2]_i_2__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \mem_addr[1]_i_2__2_n_0\,
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[1]_i_1__2_n_0\
    );
\mem_addr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \mem_addr[1]_i_2__2_n_0\
    );
\mem_addr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28882882"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \mem_addr[2]_i_2__2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \mem_addr[2]_i_3__2_n_0\,
      O => \mem_addr[2]_i_1__2_n_0\
    );
\mem_addr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FF6"
    )
        port map (
      I0 => \signal_lost_r2_reg_n_0_[0]\,
      I1 => adc3_signal_lost_out(0),
      I2 => \signal_lost_r2_reg_n_0_[3]\,
      I3 => adc3_signal_lost_out(2),
      I4 => \mem_addr[2]_i_4__2_n_0\,
      O => \mem_addr[2]_i_2__2_n_0\
    );
\mem_addr[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBB28883CCC2888"
    )
        port map (
      I0 => \mem_addr[1]_i_2__2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[2]_i_3__2_n_0\
    );
\mem_addr[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => done_reg_0(2),
      I1 => done_reg_0(1),
      I2 => done_reg_0(0),
      I3 => done_reg_0(3),
      O => \mem_addr[2]_i_4__2_n_0\
    );
\mem_addr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \mem_addr[3]_i_2__2_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[3]_i_3__2_n_0\,
      O => \mem_addr[3]_i_1__2_n_0\
    );
\mem_addr[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB32"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \mem_addr[2]_i_2__2_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_2__2_n_0\
    );
\mem_addr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCBCBC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_3__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \mem_addr[4]_i_5__1_n_0\,
      O => \mem_addr[3]_i_3__2_n_0\
    );
\mem_addr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \mem_addr[4]_i_2__2_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[4]_i_3__2_n_0\,
      O => \mem_addr[4]_i_1__2_n_0\
    );
\mem_addr[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFAAFE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__2_n_0\,
      I4 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_2__2_n_0\
    );
\mem_addr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CBCBCCC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_3__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(3),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \mem_addr[4]_i_4__2_n_0\,
      I5 => \mem_addr[4]_i_5__1_n_0\,
      O => \mem_addr[4]_i_3__2_n_0\
    );
\mem_addr[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_4__2_n_0\
    );
\mem_addr[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_5__1_n_0\
    );
\mem_addr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F8F8FFF8"
    )
        port map (
      I0 => \mem_addr[6]_i_5__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      I2 => \mem_addr[5]_i_2__2_n_0\,
      I3 => \mem_addr[5]_i_3__0_n_0\,
      I4 => \mem_addr[5]_i_4__2_n_0\,
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_1__2_n_0\
    );
\mem_addr[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880800"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => \mem_addr[5]_i_5__2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_2__2_n_0\
    );
\mem_addr[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__2_n_0\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[5]_i_3__0_n_0\
    );
\mem_addr[5]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[5]_i_4__2_n_0\
    );
\mem_addr[5]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[5]_i_5__2_n_0\
    );
\mem_addr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__2_n_0\,
      I1 => adc3_drprdy_por,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \fg_cal_en_i_3__2_n_0\,
      I4 => \mem_addr[6]_i_3__2_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_3__2_n_0\,
      O => \mem_addr[6]_i_1__2_n_0\
    );
\mem_addr[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEEAAAA"
    )
        port map (
      I0 => \mem_addr[6]_i_4__2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(6),
      I2 => \^mem_addr_reg[6]_0\(5),
      I3 => \mem_addr[6]_i_5__2_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_3__2_n_0\,
      O => \mem_addr[6]_i_2__2_n_0\
    );
\mem_addr[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__2_n_0\,
      O => \mem_addr[6]_i_3__2_n_0\
    );
\mem_addr[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFC030EFAA0000AA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__2_n_0\,
      I1 => \mem_addr[6]_i_6__0_n_0\,
      I2 => no_pll_restart_reg_n_0,
      I3 => \^mem_addr_reg[6]_0\(6),
      I4 => \mem_addr[6]_i_7__2_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[6]_i_4__2_n_0\
    );
\mem_addr[6]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010105051"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \mem_addr[2]_i_2__2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_5__2_n_0\
    );
\mem_addr[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(5),
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_6__0_n_0\
    );
\mem_addr[6]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_7__2_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[0]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(0),
      R => \^p_5_in\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[1]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(1),
      R => \^p_5_in\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[2]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(2),
      R => \^p_5_in\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[3]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(3),
      R => \^p_5_in\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[4]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(4),
      R => \^p_5_in\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[5]_i_1__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(5),
      R => \^p_5_in\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__2_n_0\,
      D => \mem_addr[6]_i_2__2_n_0\,
      Q => \^mem_addr_reg[6]_0\(6),
      R => \^p_5_in\
    );
\mem_data_adc3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_2\
    );
\mem_data_adc3[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_6\
    );
\mem_data_adc3[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010E000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_adc3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000006E0000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_4\
    );
\mem_data_adc3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005A0100"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_3\
    );
\mem_data_adc3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B444004"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_0\
    );
\mem_data_adc3[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044020800"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[0]_0\
    );
\mem_data_adc3[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F005FE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_5\
    );
\mem_data_adc3[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001115"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_0\
    );
\mem_data_adc3[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr_reg[2]_1\
    );
\mem_data_adc3[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_0\
    );
\mem_data_adc3[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_1\
    );
\mem_data_adc3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000045A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_1\
    );
\mu_adc3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_operation(7),
      I1 => \adc3_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(0)
    );
\mu_adc3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_operation(8),
      I1 => \adc3_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(1)
    );
\mu_adc3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_operation(9),
      I1 => \adc3_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(2)
    );
\no_pll_restart_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \no_pll_restart_i_2__2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => cleared_reg_n_0,
      I3 => \no_pll_restart_i_3__2_n_0\,
      I4 => no_pll_restart_reg_n_0,
      O => \no_pll_restart_i_1__2_n_0\
    );
\no_pll_restart_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => \rdata_reg_n_0_[0]\,
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \rdata_reg_n_0_[3]\,
      O => \no_pll_restart_i_2__2_n_0\
    );
\no_pll_restart_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCFFFFECCCECCC"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => adc3_drprdy_por,
      I4 => \no_pll_restart_i_4__2_n_0\,
      I5 => \no_pll_restart_i_5__2_n_0\,
      O => \no_pll_restart_i_3__2_n_0\
    );
\no_pll_restart_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => mem_data_adc3(21),
      I1 => mem_data_adc3(20),
      I2 => mem_data_adc3(17),
      I3 => mem_data_adc3(19),
      I4 => \restart_fg[7]_i_3__2_n_0\,
      I5 => mem_data_adc3(23),
      O => \no_pll_restart_i_4__2_n_0\
    );
\no_pll_restart_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D0000000D0"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(22),
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I3 => mem_data_adc3(18),
      I4 => mem_data_adc3(16),
      I5 => mem_data_adc3(17),
      O => \no_pll_restart_i_5__2_n_0\
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_pll_restart_i_1__2_n_0\,
      Q => no_pll_restart_reg_n_0,
      R => \^p_5_in\
    );
\pll_ok_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc3_pll_lock,
      I1 => \pll_state_machine.pll_on_reg_n_0\,
      O => pll_ok
    );
pll_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pll_ok,
      Q => pll_ok_r,
      R => \^p_5_in\
    );
\pll_state_machine.drpaddr_status[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \pll_state_machine.drpaddr_status[10]_i_1__2_n_0\
    );
\pll_state_machine.drpaddr_status[5]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      O => \pll_state_machine.drpaddr_status[5]_i_1__2_n_0\
    );
\pll_state_machine.drpaddr_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__2_n_0\,
      D => '1',
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(2),
      R => \^p_5_in\
    );
\pll_state_machine.drpaddr_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__2_n_0\,
      D => \pll_state_machine.drpaddr_status[5]_i_1__2_n_0\,
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(0),
      R => \^p_5_in\
    );
\pll_state_machine.drpaddr_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__2_n_0\,
      D => \status_sm_state__0\(2),
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(1),
      R => \^p_5_in\
    );
\pll_state_machine.drpen_status_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F260"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I3 => \^adc3_drpen_status\,
      O => \pll_state_machine.drpen_status_i_1__2_n_0\
    );
\pll_state_machine.drpen_status_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.drpen_status_i_1__2_n_0\,
      Q => \^adc3_drpen_status\,
      R => \^p_5_in\
    );
\pll_state_machine.pll_on_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc3_do_mon(0),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc3_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \status_sm_state__0\(1),
      I5 => \pll_state_machine.pll_on_reg_n_0\,
      O => \pll_state_machine.pll_on_i_1__2_n_0\
    );
\pll_state_machine.pll_on_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.pll_on_i_1__2_n_0\,
      Q => \pll_state_machine.pll_on_reg_n_0\,
      R => \^p_5_in\
    );
\pll_state_machine.status_req_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFEE0044"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I1 => \status_sm_state__0\(1),
      I2 => adc3_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \^adc3_status_req\,
      O => \pll_state_machine.status_req_i_1__2_n_0\
    );
\pll_state_machine.status_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_req_i_1__2_n_0\,
      Q => \^adc3_status_req\,
      R => \^p_5_in\
    );
\pll_state_machine.status_timer_start_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF2000"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc3_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \pll_state_machine.status_timer_start_i_1__2_n_0\
    );
\pll_state_machine.status_timer_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_timer_start_i_1__2_n_0\,
      Q => \pll_state_machine.status_timer_start_reg_n_0\,
      R => \^p_5_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_por_gnt,
      Q => por_gnt_r,
      R => \^p_5_in\
    );
\por_req_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => adc3_drprdy_por,
      I3 => \^adc3_por_req\,
      O => \por_req_i_1__2_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__2_n_0\,
      Q => \^adc3_por_req\,
      R => \^p_5_in\
    );
\por_timer_count[0]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__2_n_0\
    );
\por_timer_count[0]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__2_n_0\
    );
\por_timer_count[0]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__2_n_0\
    );
\por_timer_count[0]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__2_n_0\
    );
\por_timer_count[0]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__2_n_0\
    );
\por_timer_count[0]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__2_n_0\
    );
\por_timer_count[0]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__2_n_0\
    );
\por_timer_count[0]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__2_n_0\
    );
\por_timer_count[0]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__2_n_0\
    );
\por_timer_count[0]_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__2_n_0\
    );
\por_timer_count[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__2_n_0\,
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => por_timer_count_reg(1),
      I4 => por_timer_count_reg(0),
      I5 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__2_n_0\
    );
\por_timer_count[0]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count[0]_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(15),
      I3 => por_timer_count_reg(14),
      I4 => \por_timer_count[0]_i_23__2_n_0\,
      O => \por_timer_count[0]_i_21__2_n_0\
    );
\por_timer_count[0]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(21),
      I4 => \por_timer_count[0]_i_24__2_n_0\,
      O => \por_timer_count[0]_i_22__2_n_0\
    );
\por_timer_count[0]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_count_reg(11),
      I2 => por_timer_count_reg(9),
      I3 => por_timer_count_reg(10),
      O => \por_timer_count[0]_i_23__2_n_0\
    );
\por_timer_count[0]_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(17),
      I3 => por_timer_count_reg(18),
      O => \por_timer_count[0]_i_24__2_n_0\
    );
\por_timer_count[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_count_reg(5),
      I2 => por_timer_count_reg(4),
      I3 => por_timer_count_reg(6),
      I4 => \por_timer_count[0]_i_21__2_n_0\,
      I5 => \por_timer_count[0]_i_22__2_n_0\,
      O => \por_timer_count[0]_i_3__2_n_0\
    );
\por_timer_count[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_4__2_n_0\
    );
\por_timer_count[0]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__2_n_0\
    );
\por_timer_count[0]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_6__2_n_0\
    );
\por_timer_count[0]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_7__2_n_0\
    );
\por_timer_count[0]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__2_n_0\
    );
\por_timer_count[0]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_9__2_n_0\
    );
\por_timer_count[16]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(22),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__2_n_0\
    );
\por_timer_count[16]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__2_n_0\
    );
\por_timer_count[16]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__2_n_0\
    );
\por_timer_count[16]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__2_n_0\
    );
\por_timer_count[16]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__2_n_0\
    );
\por_timer_count[16]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__2_n_0\
    );
\por_timer_count[16]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count[16]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(22),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2__2_n_0\
    );
\por_timer_count[16]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3__2_n_0\
    );
\por_timer_count[16]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4__2_n_0\
    );
\por_timer_count[16]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5__2_n_0\
    );
\por_timer_count[16]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6__2_n_0\
    );
\por_timer_count[16]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7__2_n_0\
    );
\por_timer_count[16]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8__2_n_0\
    );
\por_timer_count[16]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_9__2_n_0\
    );
\por_timer_count[8]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__2_n_0\
    );
\por_timer_count[8]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__2_n_0\
    );
\por_timer_count[8]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__2_n_0\
    );
\por_timer_count[8]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__2_n_0\
    );
\por_timer_count[8]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__2_n_0\
    );
\por_timer_count[8]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__2_n_0\
    );
\por_timer_count[8]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__2_n_0\
    );
\por_timer_count[8]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__2_n_0\
    );
\por_timer_count[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3__2_n_0\
    );
\por_timer_count[8]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4__2_n_0\
    );
\por_timer_count[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__2_n_0\
    );
\por_timer_count[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__2_n_0\
    );
\por_timer_count[8]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7__2_n_0\
    );
\por_timer_count[8]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8__2_n_0\
    );
\por_timer_count[8]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9__2_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_5_in\
    );
\por_timer_count_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__2_n_7\,
      DI(7) => \por_timer_count[0]_i_5__2_n_0\,
      DI(6) => \por_timer_count[0]_i_6__2_n_0\,
      DI(5) => \por_timer_count[0]_i_7__2_n_0\,
      DI(4) => \por_timer_count[0]_i_8__2_n_0\,
      DI(3) => \por_timer_count[0]_i_9__2_n_0\,
      DI(2) => \por_timer_count[0]_i_10__2_n_0\,
      DI(1) => \por_timer_count[0]_i_11__2_n_0\,
      DI(0) => \por_timer_count[0]_i_12__2_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__2_n_15\,
      S(7) => \por_timer_count[0]_i_13__2_n_0\,
      S(6) => \por_timer_count[0]_i_14__2_n_0\,
      S(5) => \por_timer_count[0]_i_15__2_n_0\,
      S(4) => \por_timer_count[0]_i_16__2_n_0\,
      S(3) => \por_timer_count[0]_i_17__2_n_0\,
      S(2) => \por_timer_count[0]_i_18__2_n_0\,
      S(1) => \por_timer_count[0]_i_19__2_n_0\,
      S(0) => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_5_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_5_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_5_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_5_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_5_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__2_n_0\,
      DI(5) => \por_timer_count[16]_i_3__2_n_0\,
      DI(4) => \por_timer_count[16]_i_4__2_n_0\,
      DI(3) => \por_timer_count[16]_i_5__2_n_0\,
      DI(2) => \por_timer_count[16]_i_6__2_n_0\,
      DI(1) => \por_timer_count[16]_i_7__2_n_0\,
      DI(0) => \por_timer_count[16]_i_8__2_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__2_n_15\,
      S(7) => \por_timer_count[16]_i_9__2_n_0\,
      S(6) => \por_timer_count[16]_i_10__2_n_0\,
      S(5) => \por_timer_count[16]_i_11__2_n_0\,
      S(4) => \por_timer_count[16]_i_12__2_n_0\,
      S(3) => \por_timer_count[16]_i_13__2_n_0\,
      S(2) => \por_timer_count[16]_i_14__2_n_0\,
      S(1) => \por_timer_count[16]_i_15__2_n_0\,
      S(0) => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_5_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_5_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_5_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_5_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_5_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_5_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_5_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_5_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_5_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_5_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_5_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_5_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_5_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__2_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__2_n_7\,
      DI(7) => \por_timer_count[8]_i_2__2_n_0\,
      DI(6) => \por_timer_count[8]_i_3__2_n_0\,
      DI(5) => \por_timer_count[8]_i_4__2_n_0\,
      DI(4) => \por_timer_count[8]_i_5__2_n_0\,
      DI(3) => \por_timer_count[8]_i_6__2_n_0\,
      DI(2) => \por_timer_count[8]_i_7__2_n_0\,
      DI(1) => \por_timer_count[8]_i_8__2_n_0\,
      DI(0) => \por_timer_count[8]_i_9__2_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__2_n_15\,
      S(7) => \por_timer_count[8]_i_10__2_n_0\,
      S(6) => \por_timer_count[8]_i_11__2_n_0\,
      S(5) => \por_timer_count[8]_i_12__2_n_0\,
      S(4) => \por_timer_count[8]_i_13__2_n_0\,
      S(3) => \por_timer_count[8]_i_14__2_n_0\,
      S(2) => \por_timer_count[8]_i_15__2_n_0\,
      S(1) => \por_timer_count[8]_i_16__2_n_0\,
      S(0) => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_5_in\
    );
\por_timer_start_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD8888888C"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => por_timer_start,
      I2 => mem_data_adc3(25),
      I3 => mem_data_adc3(24),
      I4 => mem_data_adc3(23),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__2_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__2_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_5_in\
    );
\por_timer_start_val[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBEA2"
    )
        port map (
      I0 => mem_data_adc3(0),
      I1 => mem_data_adc3(28),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => \por_timer_start_val_reg[18]_0\(2),
      I4 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[0]_i_1__2_n_0\
    );
\por_timer_start_val[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(10),
      I2 => \por_timer_start_val[10]_i_2__2_n_0\,
      I3 => adc3_supply_timer(2),
      I4 => \por_timer_start_val_reg[18]_1\(7),
      I5 => \por_timer_start_val[15]_i_2__1_n_0\,
      O => \por_timer_start_val[10]_i_1__2_n_0\
    );
\por_timer_start_val[10]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(1),
      I1 => mem_data_adc3(28),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => \por_timer_start_val_reg[18]_0\(2),
      O => \por_timer_start_val[10]_i_2__2_n_0\
    );
\por_timer_start_val[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      O => adc3_supply_timer(2)
    );
\por_timer_start_val[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_1\(8),
      I1 => \por_timer_start_val[15]_i_2__1_n_0\,
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val_reg[11]_0\(0),
      I4 => \por_timer_start_val[15]_i_4__2_n_0\,
      I5 => mem_data_adc3(11),
      O => \por_timer_start_val[11]_i_1__2_n_0\
    );
\por_timer_start_val[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      I3 => \por_timer_start_val_reg[18]_0\(1),
      I4 => mem_data_adc3(12),
      I5 => \por_timer_start_val[12]_i_2__2_n_0\,
      O => \por_timer_start_val[12]_i_1__2_n_0\
    );
\por_timer_start_val[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002AAAAA0AAA0A"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(0),
      I2 => adc3_supply_timer(2),
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(9),
      I5 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[12]_i_2__2_n_0\
    );
\por_timer_start_val[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AABA2A88AA8A2"
    )
        port map (
      I0 => mem_data_adc3(13),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_1\(10),
      O => \por_timer_start_val[13]_i_1__2_n_0\
    );
\por_timer_start_val[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AABA2A88AA8A2"
    )
        port map (
      I0 => mem_data_adc3(14),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_1\(11),
      O => \por_timer_start_val[14]_i_1__2_n_0\
    );
\por_timer_start_val[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__1_n_0\,
      I1 => \por_timer_start_val_reg[18]_1\(12),
      I2 => \por_timer_start_val[15]_i_3__1_n_0\,
      I3 => \por_timer_start_val[15]_i_4__2_n_0\,
      I4 => mem_data_adc3(15),
      O => \por_timer_start_val[15]_i_1__2_n_0\
    );
\por_timer_start_val[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(1),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => mem_data_adc3(28),
      I3 => \por_timer_start_val_reg[18]_0\(2),
      O => \por_timer_start_val[15]_i_2__1_n_0\
    );
\por_timer_start_val[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111000111"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      I3 => \por_timer_start_val_reg[18]_0\(0),
      I4 => mem_data_adc3(28),
      I5 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[15]_i_3__1_n_0\
    );
\por_timer_start_val[15]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0162"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      I3 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[15]_i_4__2_n_0\
    );
\por_timer_start_val[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AABA2A88AA8A2"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_1\(13),
      O => \por_timer_start_val[16]_i_1__1_n_0\
    );
\por_timer_start_val[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AABA2A88AA8A2"
    )
        port map (
      I0 => mem_data_adc3(17),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_1\(14),
      O => \por_timer_start_val[17]_i_1__0_n_0\
    );
\por_timer_start_val[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc3(25),
      I2 => mem_data_adc3(24),
      I3 => mem_data_adc3(23),
      I4 => \^p_5_in\,
      O => \por_timer_start_val[18]_i_1_n_0\
    );
\por_timer_start_val[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AABA2A88AA8A2"
    )
        port map (
      I0 => mem_data_adc3(18),
      I1 => \por_timer_start_val_reg[18]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_1\(15),
      O => \por_timer_start_val[18]_i_2_n_0\
    );
\por_timer_start_val[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBEA2"
    )
        port map (
      I0 => mem_data_adc3(1),
      I1 => mem_data_adc3(28),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => \por_timer_start_val_reg[18]_0\(2),
      I4 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[1]_i_1__2_n_0\
    );
\por_timer_start_val[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05420000"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(1),
      I1 => \por_timer_start_val_reg[18]_0\(2),
      I2 => \por_timer_start_val_reg[18]_0\(0),
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val[18]_i_1_n_0\,
      O => \por_timer_start_val[22]_i_1__2_n_0\
    );
\por_timer_start_val[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F20FFFF8F200000"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2__2_n_0\,
      I1 => mem_data_adc3(0),
      I2 => \por_timer_start_val[9]_i_2_n_0\,
      I3 => adc3_supply_timer(2),
      I4 => \por_timer_start_val[15]_i_4__2_n_0\,
      I5 => mem_data_adc3(2),
      O => \por_timer_start_val[2]_i_1__2_n_0\
    );
\por_timer_start_val[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC88CC44F0CC"
    )
        port map (
      I0 => \por_timer_start_val_reg[18]_0\(2),
      I1 => mem_data_adc3(3),
      I2 => \por_timer_start_val[3]_i_2__2_n_0\,
      I3 => mem_data_adc3(28),
      I4 => \por_timer_start_val_reg[18]_0\(0),
      I5 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[3]_i_1__2_n_0\
    );
\por_timer_start_val[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => mem_data_adc3(0),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(0),
      O => \por_timer_start_val[3]_i_2__2_n_0\
    );
\por_timer_start_val[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFAF0AAACA"
    )
        port map (
      I0 => mem_data_adc3(4),
      I1 => \por_timer_start_val_reg[18]_1\(1),
      I2 => mem_data_adc3(28),
      I3 => \por_timer_start_val_reg[18]_0\(0),
      I4 => \por_timer_start_val_reg[18]_0\(2),
      I5 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[4]_i_1__2_n_0\
    );
\por_timer_start_val[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(5),
      I2 => \por_timer_start_val_reg[18]_1\(2),
      I3 => \por_timer_start_val[15]_i_2__1_n_0\,
      I4 => \por_timer_start_val[10]_i_2__2_n_0\,
      I5 => \por_timer_start_val[5]_i_2__2_n_0\,
      O => \por_timer_start_val[5]_i_1__2_n_0\
    );
\por_timer_start_val[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => \por_timer_start_val_reg[18]_0\(1),
      I3 => \por_timer_start_val_reg[18]_0\(0),
      I4 => mem_data_adc3(28),
      O => \por_timer_start_val[5]_i_2__2_n_0\
    );
\por_timer_start_val[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(6),
      I2 => \por_timer_start_val[8]_i_2__1_n_0\,
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(3),
      I5 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[6]_i_1__2_n_0\
    );
\por_timer_start_val[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(2),
      I3 => \por_timer_start_val_reg[18]_0\(1),
      I4 => mem_data_adc3(7),
      I5 => \por_timer_start_val[7]_i_2__1_n_0\,
      O => \por_timer_start_val[7]_i_1__2_n_0\
    );
\por_timer_start_val[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002AAAAA0AAA0A"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(0),
      I2 => adc3_supply_timer(2),
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(4),
      I5 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[7]_i_2__1_n_0\
    );
\por_timer_start_val[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(8),
      I2 => \por_timer_start_val[8]_i_2__1_n_0\,
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(5),
      I5 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[8]_i_1__2_n_0\
    );
\por_timer_start_val[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => mem_data_adc3(0),
      O => \por_timer_start_val[8]_i_2__1_n_0\
    );
\por_timer_start_val[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__2_n_0\,
      I1 => mem_data_adc3(9),
      I2 => adc3_supply_timer(2),
      I3 => \por_timer_start_val[10]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[18]_1\(6),
      I5 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[9]_i_1__2_n_0\
    );
\por_timer_start_val[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mem_data_adc3(28),
      I1 => \por_timer_start_val_reg[18]_0\(0),
      I2 => \por_timer_start_val_reg[18]_0\(1),
      O => \por_timer_start_val[9]_i_2_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1__2_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1__2_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1__2_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1__2_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1__2_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1__2_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_1__2_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[16]_i_1__1_n_0\,
      Q => por_timer_start_val(16),
      R => '0'
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[17]_i_1__0_n_0\,
      Q => por_timer_start_val(17),
      R => '0'
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[18]_i_2_n_0\,
      Q => por_timer_start_val(18),
      R => '0'
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => mem_data_adc3(19),
      Q => por_timer_start_val(19),
      R => \por_timer_start_val[22]_i_1__2_n_0\
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1__2_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => mem_data_adc3(20),
      Q => por_timer_start_val(20),
      R => \por_timer_start_val[22]_i_1__2_n_0\
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => mem_data_adc3(21),
      Q => por_timer_start_val(21),
      R => \por_timer_start_val[22]_i_1__2_n_0\
    );
\por_timer_start_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => mem_data_adc3(22),
      Q => por_timer_start_val(22),
      R => \por_timer_start_val[22]_i_1__2_n_0\
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1__2_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1__2_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1__2_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1__2_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1__2_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1__2_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1__2_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[18]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1__2_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^p_5_in\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => powerup_state_r_reg_0,
      Q => powerup_state_r,
      R => \^p_5_in\
    );
\rdata[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => adc3_drprdy_por,
      O => \rdata[15]_i_1__2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^p_5_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(10),
      Q => \^q\(1),
      R => \^p_5_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(11),
      Q => p_1_in(3),
      R => \^p_5_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(12),
      Q => p_1_in(4),
      R => \^p_5_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(13),
      Q => p_1_in(5),
      R => \^p_5_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(14),
      Q => p_1_in(6),
      R => \^p_5_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(15),
      Q => p_1_in(7),
      R => \^p_5_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^p_5_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(4),
      Q => \rdata_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(5),
      Q => \^q\(0),
      R => \^p_5_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(6),
      Q => \rdata_reg_n_0_[6]\,
      R => \^p_5_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^p_5_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(8),
      Q => p_1_in(0),
      R => \^p_5_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__2_n_0\,
      D => adc3_do_mon(9),
      Q => p_1_in(1),
      R => \^p_5_in\
    );
\restart_fg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[7]_i_4__2_n_0\,
      I3 => mem_data_adc3(25),
      I4 => \restart_fg[4]_i_2__2_n_0\,
      I5 => p_2_in(0),
      O => \restart_fg[0]_i_1__2_n_0\
    );
\restart_fg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABB88888A88"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[3]_i_2__1_n_0\,
      I3 => mem_data_adc3(23),
      I4 => mem_data_adc3(24),
      I5 => p_2_in(1),
      O => \restart_fg[1]_i_1__2_n_0\
    );
\restart_fg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABB88888A88"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[3]_i_2__1_n_0\,
      I3 => mem_data_adc3(24),
      I4 => mem_data_adc3(23),
      I5 => p_2_in(2),
      O => \restart_fg[2]_i_1__2_n_0\
    );
\restart_fg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[3]_i_2__1_n_0\,
      I3 => mem_data_adc3(23),
      I4 => mem_data_adc3(24),
      I5 => p_2_in(3),
      O => \restart_fg[3]_i_1__2_n_0\
    );
\restart_fg[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc3(25),
      I1 => \restart_fg[7]_i_4__2_n_0\,
      O => \restart_fg[3]_i_2__1_n_0\
    );
\restart_fg[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[4]_i_2__2_n_0\,
      I3 => mem_data_adc3(25),
      I4 => \restart_fg[7]_i_4__2_n_0\,
      I5 => \restart_fg_reg_n_0_[4]\,
      O => \restart_fg[4]_i_1__2_n_0\
    );
\restart_fg[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(24),
      O => \restart_fg[4]_i_2__2_n_0\
    );
\restart_fg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => \restart_fg[7]_i_4__2_n_0\,
      I3 => \restart_fg[5]_i_2__2_n_0\,
      I4 => mem_data_adc3(25),
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \restart_fg[5]_i_1__2_n_0\
    );
\restart_fg[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_adc3(23),
      I1 => mem_data_adc3(24),
      O => \restart_fg[5]_i_2__2_n_0\
    );
\restart_fg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => mem_data_adc3(23),
      I3 => \restart_fg[7]_i_3__2_n_0\,
      I4 => \restart_fg[7]_i_4__2_n_0\,
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \restart_fg[6]_i_1__2_n_0\
    );
\restart_fg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBBBB88A88888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__2_n_0\,
      I1 => \fg_cal_en_i_3__2_n_0\,
      I2 => mem_data_adc3(23),
      I3 => \restart_fg[7]_i_3__2_n_0\,
      I4 => \restart_fg[7]_i_4__2_n_0\,
      I5 => \restart_fg_reg_n_0_[7]\,
      O => \restart_fg[7]_i_1__2_n_0\
    );
\restart_fg[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \restart_fg[7]_i_5__2_n_0\,
      I2 => \restart_fg[7]_i_6__2_n_0\,
      I3 => \restart_fg[7]_i_7__2_n_0\,
      I4 => \restart_fg[7]_i_8__2_n_0\,
      O => \restart_fg[7]_i_2__2_n_0\
    );
\restart_fg[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => mem_data_adc3(25),
      O => \restart_fg[7]_i_3__2_n_0\
    );
\restart_fg[7]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => mem_data_adc3(16),
      I1 => mem_data_adc3(20),
      I2 => mem_data_adc3(22),
      I3 => mem_data_adc3(17),
      I4 => \restart_fg[7]_i_9__2_n_0\,
      O => \restart_fg[7]_i_4__2_n_0\
    );
\restart_fg[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in(4),
      I2 => p_1_in(7),
      I3 => p_1_in(6),
      O => \restart_fg[7]_i_5__2_n_0\
    );
\restart_fg[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => p_1_in(3),
      I3 => \^q\(1),
      O => \restart_fg[7]_i_6__2_n_0\
    );
\restart_fg[7]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rdata_reg_n_0_[7]\,
      I2 => \rdata_reg_n_0_[6]\,
      I3 => \rdata_reg_n_0_[4]\,
      O => \restart_fg[7]_i_7__2_n_0\
    );
\restart_fg[7]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => \rdata_reg_n_0_[0]\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => \rdata_reg_n_0_[1]\,
      O => \restart_fg[7]_i_8__2_n_0\
    );
\restart_fg[7]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => mem_data_adc3(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => mem_data_adc3(19),
      I3 => mem_data_adc3(21),
      O => \restart_fg[7]_i_9__2_n_0\
    );
\restart_fg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[0]_i_1__2_n_0\,
      Q => p_2_in(0),
      R => \^p_5_in\
    );
\restart_fg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[1]_i_1__2_n_0\,
      Q => p_2_in(1),
      R => \^p_5_in\
    );
\restart_fg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[2]_i_1__2_n_0\,
      Q => p_2_in(2),
      R => \^p_5_in\
    );
\restart_fg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[3]_i_1__2_n_0\,
      Q => p_2_in(3),
      R => \^p_5_in\
    );
\restart_fg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[4]_i_1__2_n_0\,
      Q => \restart_fg_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\restart_fg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[5]_i_1__2_n_0\,
      Q => \restart_fg_reg_n_0_[5]\,
      R => \^p_5_in\
    );
\restart_fg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[6]_i_1__2_n_0\,
      Q => \restart_fg_reg_n_0_[6]\,
      R => \^p_5_in\
    );
\restart_fg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[7]_i_1__2_n_0\,
      Q => \restart_fg_reg_n_0_[7]\,
      R => \^p_5_in\
    );
\signal_high_adc3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc3_signal_lost_out(0),
      O => \signal_lost_r_reg[3]_1\(0)
    );
\signal_high_adc3[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc3_signal_lost_out(2),
      O => \signal_lost_r_reg[3]_1\(1)
    );
\signal_lost_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc3_signal_lost_out(0),
      Q => \signal_lost_r2_reg_n_0_[0]\,
      R => signal_lost_r0
    );
\signal_lost_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc3_signal_lost_out(2),
      Q => \signal_lost_r2_reg_n_0_[3]\,
      R => signal_lost_r0
    );
\signal_lost_r[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => \^adc3_done_i\,
      O => signal_lost_r0
    );
\signal_lost_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc3_signal_lost(0),
      Q => adc3_signal_lost_out(0),
      R => signal_lost_r0
    );
\signal_lost_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc3_signal_lost(1),
      Q => adc3_signal_lost_out(2),
      R => signal_lost_r0
    );
\slice_enables_adc3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc3_operation(0),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]_0\(0)
    );
\slice_enables_adc3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc3_operation(1),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]_0\(1)
    );
\slice_enables_adc3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc3_operation(2),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]_0\(2)
    );
\slice_enables_adc3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc3_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc3_operation(3),
      O => \FSM_sequential_const_sm_state_adc3_reg[0]_0\(3)
    );
\sm_reset_pulse_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sm_reset_pulse_reg,
      I1 => \^interrupt_reg_0\,
      I2 => power_ok_r_reg_0,
      I3 => sm_reset_r_10,
      O => sm_reset_pulse0_2
    );
status_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_gnt,
      Q => status_gnt_r,
      R => \^p_5_in\
    );
\status_timer_count[0]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_10__2_n_0\
    );
\status_timer_count[0]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_11__2_n_0\
    );
\status_timer_count[0]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(7),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_12__2_n_0\
    );
\status_timer_count[0]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_13__2_n_0\
    );
\status_timer_count[0]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_14__2_n_0\
    );
\status_timer_count[0]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_15__2_n_0\
    );
\status_timer_count[0]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_16__2_n_0\
    );
\status_timer_count[0]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_17__2_n_0\
    );
\status_timer_count[0]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_18__2_n_0\
    );
\status_timer_count[0]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_19__2_n_0\
    );
\status_timer_count[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      I5 => \status_timer_count[0]_i_3__2_n_0\,
      O => \status_timer_count[0]_i_1__2_n_0\
    );
\status_timer_count[0]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => status_timer_count_reg(17),
      I2 => status_timer_count_reg(16),
      I3 => status_timer_count_reg(21),
      I4 => status_timer_count_reg(15),
      I5 => status_timer_count_reg(14),
      O => \status_timer_count[0]_i_20__2_n_0\
    );
\status_timer_count[0]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => status_timer_count_reg(18),
      I2 => status_timer_count_reg(13),
      I3 => status_timer_count_reg(19),
      I4 => status_timer_count_reg(12),
      I5 => status_timer_count_reg(23),
      O => \status_timer_count[0]_i_21__2_n_0\
    );
\status_timer_count[0]_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => status_timer_count_reg(8),
      I2 => status_timer_count_reg(5),
      I3 => status_timer_count_reg(10),
      O => \status_timer_count[0]_i_22__2_n_0\
    );
\status_timer_count[0]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => status_timer_count_reg(4),
      I2 => status_timer_count_reg(2),
      I3 => status_timer_count_reg(11),
      O => \status_timer_count[0]_i_23__2_n_0\
    );
\status_timer_count[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \status_timer_count[0]_i_20__2_n_0\,
      I1 => \status_timer_count[0]_i_21__2_n_0\,
      I2 => \status_timer_count[0]_i_22__2_n_0\,
      I3 => \status_timer_count[0]_i_23__2_n_0\,
      O => \status_timer_count[0]_i_3__2_n_0\
    );
\status_timer_count[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(7),
      O => \status_timer_count[0]_i_4__2_n_0\
    );
\status_timer_count[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_5__2_n_0\
    );
\status_timer_count[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_6__2_n_0\
    );
\status_timer_count[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_7__2_n_0\
    );
\status_timer_count[0]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(3),
      O => \status_timer_count[0]_i_8__2_n_0\
    );
\status_timer_count[0]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_9__2_n_0\
    );
\status_timer_count[16]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_10__2_n_0\
    );
\status_timer_count[16]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_11__2_n_0\
    );
\status_timer_count[16]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_12__2_n_0\
    );
\status_timer_count[16]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_13__2_n_0\
    );
\status_timer_count[16]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_14__2_n_0\
    );
\status_timer_count[16]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_15__2_n_0\
    );
\status_timer_count[16]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_16__2_n_0\
    );
\status_timer_count[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_2__2_n_0\
    );
\status_timer_count[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_3__2_n_0\
    );
\status_timer_count[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_4__2_n_0\
    );
\status_timer_count[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_5__2_n_0\
    );
\status_timer_count[16]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_6__2_n_0\
    );
\status_timer_count[16]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_7__2_n_0\
    );
\status_timer_count[16]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_8__2_n_0\
    );
\status_timer_count[16]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(23),
      O => \status_timer_count[16]_i_9__2_n_0\
    );
\status_timer_count[8]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_10__2_n_0\
    );
\status_timer_count[8]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_11__2_n_0\
    );
\status_timer_count[8]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_12__2_n_0\
    );
\status_timer_count[8]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(12),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_13__2_n_0\
    );
\status_timer_count[8]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_14__2_n_0\
    );
\status_timer_count[8]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_15__2_n_0\
    );
\status_timer_count[8]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_16__2_n_0\
    );
\status_timer_count[8]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(8),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_17__2_n_0\
    );
\status_timer_count[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_2__2_n_0\
    );
\status_timer_count[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_3__2_n_0\
    );
\status_timer_count[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_4__2_n_0\
    );
\status_timer_count[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(12),
      O => \status_timer_count[8]_i_5__2_n_0\
    );
\status_timer_count[8]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_6__2_n_0\
    );
\status_timer_count[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_7__2_n_0\
    );
\status_timer_count[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(9),
      O => \status_timer_count[8]_i_8__2_n_0\
    );
\status_timer_count[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(8),
      O => \status_timer_count[8]_i_9__2_n_0\
    );
\status_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_15\,
      Q => status_timer_count_reg(0),
      R => \^p_5_in\
    );
\status_timer_count_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[0]_i_2__2_n_0\,
      CO(6) => \status_timer_count_reg[0]_i_2__2_n_1\,
      CO(5) => \status_timer_count_reg[0]_i_2__2_n_2\,
      CO(4) => \status_timer_count_reg[0]_i_2__2_n_3\,
      CO(3) => \status_timer_count_reg[0]_i_2__2_n_4\,
      CO(2) => \status_timer_count_reg[0]_i_2__2_n_5\,
      CO(1) => \status_timer_count_reg[0]_i_2__2_n_6\,
      CO(0) => \status_timer_count_reg[0]_i_2__2_n_7\,
      DI(7) => \status_timer_count[0]_i_4__2_n_0\,
      DI(6) => \status_timer_count[0]_i_5__2_n_0\,
      DI(5) => \status_timer_count[0]_i_6__2_n_0\,
      DI(4) => \status_timer_count[0]_i_7__2_n_0\,
      DI(3) => \status_timer_count[0]_i_8__2_n_0\,
      DI(2) => \status_timer_count[0]_i_9__2_n_0\,
      DI(1) => \status_timer_count[0]_i_10__2_n_0\,
      DI(0) => \status_timer_count[0]_i_11__2_n_0\,
      O(7) => \status_timer_count_reg[0]_i_2__2_n_8\,
      O(6) => \status_timer_count_reg[0]_i_2__2_n_9\,
      O(5) => \status_timer_count_reg[0]_i_2__2_n_10\,
      O(4) => \status_timer_count_reg[0]_i_2__2_n_11\,
      O(3) => \status_timer_count_reg[0]_i_2__2_n_12\,
      O(2) => \status_timer_count_reg[0]_i_2__2_n_13\,
      O(1) => \status_timer_count_reg[0]_i_2__2_n_14\,
      O(0) => \status_timer_count_reg[0]_i_2__2_n_15\,
      S(7) => \status_timer_count[0]_i_12__2_n_0\,
      S(6) => \status_timer_count[0]_i_13__2_n_0\,
      S(5) => \status_timer_count[0]_i_14__2_n_0\,
      S(4) => \status_timer_count[0]_i_15__2_n_0\,
      S(3) => \status_timer_count[0]_i_16__2_n_0\,
      S(2) => \status_timer_count[0]_i_17__2_n_0\,
      S(1) => \status_timer_count[0]_i_18__2_n_0\,
      S(0) => \status_timer_count[0]_i_19__2_n_0\
    );
\status_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_13\,
      Q => status_timer_count_reg(10),
      R => \^p_5_in\
    );
\status_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_12\,
      Q => status_timer_count_reg(11),
      R => \^p_5_in\
    );
\status_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_11\,
      Q => status_timer_count_reg(12),
      R => \^p_5_in\
    );
\status_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_10\,
      Q => status_timer_count_reg(13),
      R => \^p_5_in\
    );
\status_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_9\,
      Q => status_timer_count_reg(14),
      R => \^p_5_in\
    );
\status_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_8\,
      Q => status_timer_count_reg(15),
      R => \^p_5_in\
    );
\status_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_15\,
      Q => status_timer_count_reg(16),
      R => \^p_5_in\
    );
\status_timer_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_status_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \status_timer_count_reg[16]_i_1__2_n_1\,
      CO(5) => \status_timer_count_reg[16]_i_1__2_n_2\,
      CO(4) => \status_timer_count_reg[16]_i_1__2_n_3\,
      CO(3) => \status_timer_count_reg[16]_i_1__2_n_4\,
      CO(2) => \status_timer_count_reg[16]_i_1__2_n_5\,
      CO(1) => \status_timer_count_reg[16]_i_1__2_n_6\,
      CO(0) => \status_timer_count_reg[16]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \status_timer_count[16]_i_2__2_n_0\,
      DI(5) => \status_timer_count[16]_i_3__2_n_0\,
      DI(4) => \status_timer_count[16]_i_4__2_n_0\,
      DI(3) => \status_timer_count[16]_i_5__2_n_0\,
      DI(2) => \status_timer_count[16]_i_6__2_n_0\,
      DI(1) => \status_timer_count[16]_i_7__2_n_0\,
      DI(0) => \status_timer_count[16]_i_8__2_n_0\,
      O(7) => \status_timer_count_reg[16]_i_1__2_n_8\,
      O(6) => \status_timer_count_reg[16]_i_1__2_n_9\,
      O(5) => \status_timer_count_reg[16]_i_1__2_n_10\,
      O(4) => \status_timer_count_reg[16]_i_1__2_n_11\,
      O(3) => \status_timer_count_reg[16]_i_1__2_n_12\,
      O(2) => \status_timer_count_reg[16]_i_1__2_n_13\,
      O(1) => \status_timer_count_reg[16]_i_1__2_n_14\,
      O(0) => \status_timer_count_reg[16]_i_1__2_n_15\,
      S(7) => \status_timer_count[16]_i_9__2_n_0\,
      S(6) => \status_timer_count[16]_i_10__2_n_0\,
      S(5) => \status_timer_count[16]_i_11__2_n_0\,
      S(4) => \status_timer_count[16]_i_12__2_n_0\,
      S(3) => \status_timer_count[16]_i_13__2_n_0\,
      S(2) => \status_timer_count[16]_i_14__2_n_0\,
      S(1) => \status_timer_count[16]_i_15__2_n_0\,
      S(0) => \status_timer_count[16]_i_16__2_n_0\
    );
\status_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_14\,
      Q => status_timer_count_reg(17),
      R => \^p_5_in\
    );
\status_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_13\,
      Q => status_timer_count_reg(18),
      R => \^p_5_in\
    );
\status_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_12\,
      Q => status_timer_count_reg(19),
      R => \^p_5_in\
    );
\status_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_14\,
      Q => status_timer_count_reg(1),
      R => \^p_5_in\
    );
\status_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_11\,
      Q => status_timer_count_reg(20),
      R => \^p_5_in\
    );
\status_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_10\,
      Q => status_timer_count_reg(21),
      R => \^p_5_in\
    );
\status_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_9\,
      Q => status_timer_count_reg(22),
      R => \^p_5_in\
    );
\status_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[16]_i_1__2_n_8\,
      Q => status_timer_count_reg(23),
      R => \^p_5_in\
    );
\status_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_13\,
      Q => status_timer_count_reg(2),
      R => \^p_5_in\
    );
\status_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_12\,
      Q => status_timer_count_reg(3),
      R => \^p_5_in\
    );
\status_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_11\,
      Q => status_timer_count_reg(4),
      R => \^p_5_in\
    );
\status_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_10\,
      Q => status_timer_count_reg(5),
      R => \^p_5_in\
    );
\status_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_9\,
      Q => status_timer_count_reg(6),
      R => \^p_5_in\
    );
\status_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[0]_i_2__2_n_8\,
      Q => status_timer_count_reg(7),
      R => \^p_5_in\
    );
\status_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_15\,
      Q => status_timer_count_reg(8),
      R => \^p_5_in\
    );
\status_timer_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[8]_i_1__2_n_0\,
      CO(6) => \status_timer_count_reg[8]_i_1__2_n_1\,
      CO(5) => \status_timer_count_reg[8]_i_1__2_n_2\,
      CO(4) => \status_timer_count_reg[8]_i_1__2_n_3\,
      CO(3) => \status_timer_count_reg[8]_i_1__2_n_4\,
      CO(2) => \status_timer_count_reg[8]_i_1__2_n_5\,
      CO(1) => \status_timer_count_reg[8]_i_1__2_n_6\,
      CO(0) => \status_timer_count_reg[8]_i_1__2_n_7\,
      DI(7) => \status_timer_count[8]_i_2__2_n_0\,
      DI(6) => \status_timer_count[8]_i_3__2_n_0\,
      DI(5) => \status_timer_count[8]_i_4__2_n_0\,
      DI(4) => \status_timer_count[8]_i_5__2_n_0\,
      DI(3) => \status_timer_count[8]_i_6__2_n_0\,
      DI(2) => \status_timer_count[8]_i_7__2_n_0\,
      DI(1) => \status_timer_count[8]_i_8__2_n_0\,
      DI(0) => \status_timer_count[8]_i_9__2_n_0\,
      O(7) => \status_timer_count_reg[8]_i_1__2_n_8\,
      O(6) => \status_timer_count_reg[8]_i_1__2_n_9\,
      O(5) => \status_timer_count_reg[8]_i_1__2_n_10\,
      O(4) => \status_timer_count_reg[8]_i_1__2_n_11\,
      O(3) => \status_timer_count_reg[8]_i_1__2_n_12\,
      O(2) => \status_timer_count_reg[8]_i_1__2_n_13\,
      O(1) => \status_timer_count_reg[8]_i_1__2_n_14\,
      O(0) => \status_timer_count_reg[8]_i_1__2_n_15\,
      S(7) => \status_timer_count[8]_i_10__2_n_0\,
      S(6) => \status_timer_count[8]_i_11__2_n_0\,
      S(5) => \status_timer_count[8]_i_12__2_n_0\,
      S(4) => \status_timer_count[8]_i_13__2_n_0\,
      S(3) => \status_timer_count[8]_i_14__2_n_0\,
      S(2) => \status_timer_count[8]_i_15__2_n_0\,
      S(1) => \status_timer_count[8]_i_16__2_n_0\,
      S(0) => \status_timer_count[8]_i_17__2_n_0\
    );
\status_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__2_n_0\,
      D => \status_timer_count_reg[8]_i_1__2_n_14\,
      Q => status_timer_count_reg(9),
      R => \^p_5_in\
    );
\wait_event_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEE0000"
    )
        port map (
      I0 => \wait_event_i_2__2_n_0\,
      I1 => mem_data_adc3(25),
      I2 => \wait_event_i_3__2_n_0\,
      I3 => \wait_event_i_4__2_n_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I5 => \^p_5_in\,
      O => \wait_event_i_1__2_n_0\
    );
\wait_event_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFAFEAAAEFAAEAA"
    )
        port map (
      I0 => \wait_event_i_5__2_n_0\,
      I1 => power_ok_r_reg_0,
      I2 => mem_data_adc3(23),
      I3 => mem_data_adc3(24),
      I4 => bgt_sm_done_adc,
      I5 => clocks_ok_r_reg_0,
      O => \wait_event_i_2__2_n_0\
    );
\wait_event_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFFFF0F3333"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => pll_ok,
      I2 => adc3_cal_done,
      I3 => cal_const_done_r,
      I4 => mem_data_adc3(23),
      I5 => mem_data_adc3(24),
      O => \wait_event_i_3__2_n_0\
    );
\wait_event_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF55DFDFDFFF"
    )
        port map (
      I0 => \wait_event_i_6__2_n_0\,
      I1 => cal_const_done_r,
      I2 => adc3_cal_done,
      I3 => fg_cal_en_reg_n_0,
      I4 => bg_cal_en_reg_n_0,
      I5 => \wait_event_i_7__2_n_0\,
      O => \wait_event_i_4__2_n_0\
    );
\wait_event_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \por_timer_count[0]_i_3__2_n_0\,
      I1 => por_timer_count_reg(0),
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => por_timer_start_reg_n_0,
      I4 => por_timer_count_reg(1),
      I5 => \restart_fg[4]_i_2__2_n_0\,
      O => \wait_event_i_5__2_n_0\
    );
\wait_event_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_adc3(24),
      I1 => mem_data_adc3(23),
      O => \wait_event_i_6__2_n_0\
    );
\wait_event_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[1]\,
      I1 => adc1_status_0_falling_edge_seen_reg_n_0,
      I2 => adc2_status_0_falling_edge_seen_reg_n_0,
      I3 => \cal_enables_reg_n_0_[2]\,
      I4 => \wait_event_i_8__2_n_0\,
      O => \wait_event_i_7__2_n_0\
    );
\wait_event_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => adc3_status_0_falling_edge_seen_reg_n_0,
      I1 => \cal_enables_reg_n_0_[3]\,
      I2 => adc0_status_0_falling_edge_seen_reg_n_0,
      I3 => \cal_enables_reg_n_0_[0]\,
      O => \wait_event_i_8__2_n_0\
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \wait_event_i_1__2_n_0\,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__1\ is
  port (
    adc0_reset_i : out STD_LOGIC;
    adc0_drpen_por : out STD_LOGIC;
    adc0_drpwe_por : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    adc0_sm_reset_i_0 : out STD_LOGIC;
    adc0_done_i : out STD_LOGIC;
    adc0_drpen_status : out STD_LOGIC;
    adc0_status_req : out STD_LOGIC;
    adc0_por_req : out STD_LOGIC;
    bgt_sm_start_adc : out STD_LOGIC;
    adc0_cal_start : out STD_LOGIC;
    \rdata_reg[10]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mem_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_addr_reg[3]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[18]\ : out STD_LOGIC;
    \mem_data_adc0_reg[19]\ : out STD_LOGIC;
    \mem_data_adc0_reg[16]\ : out STD_LOGIC;
    \mem_addr_reg[1]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_2\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_3\ : out STD_LOGIC;
    \mem_addr_reg[0]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_4\ : out STD_LOGIC;
    \mem_addr_reg[1]_5\ : out STD_LOGIC;
    \mem_addr_reg[2]_1\ : out STD_LOGIC;
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    \mem_addr_reg[3]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_6\ : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    \FSM_sequential_const_sm_state_adc0_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \const_operation_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cleared_reg_0 : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    adc0_bgt_reset_i : out STD_LOGIC;
    \signal_lost_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_lost_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    por_req_reg_0 : out STD_LOGIC;
    \pll_state_machine.status_req_reg_0\ : out STD_LOGIC;
    \pll_state_machine.status_req_reg_1\ : out STD_LOGIC;
    \rdata_reg[7]_0\ : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[7]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[19]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[17]\ : out STD_LOGIC;
    \mem_data_adc0_reg[17]_0\ : out STD_LOGIC;
    \pll_state_machine.drpaddr_status_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_bg_cal_en_written : out STD_LOGIC;
    adc00_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc01_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_por_gnt : in STD_LOGIC;
    adc0_drprdy_por : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    adc0_status_gnt : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    adc0_cal_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sm_reset_pulse_reg : in STD_LOGIC;
    sm_reset_r : in STD_LOGIC;
    \adc0_bg_cal_off_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_reg[4]_0\ : in STD_LOGIC;
    bg_cal_en_written_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bg_cal_en_written_reg_1 : in STD_LOGIC;
    adc_bgt_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs[1]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_req_adc0 : in STD_LOGIC;
    const_req_adc0 : in STD_LOGIC;
    dummy_read_req : in STD_LOGIC;
    adc0_drprdy_status : in STD_LOGIC;
    adc0_tile_config_done : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[0]_0\ : in STD_LOGIC;
    adc0_pll_lock : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    \por_timer_start_val_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wait_event_reg_1 : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bg_cal_en_written_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por_reg[10]_0\ : in STD_LOGIC;
    trim_code : in STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[6]_0\ : in STD_LOGIC;
    \drpdi_por_reg[5]_0\ : in STD_LOGIC;
    \drpdi_por_reg[3]_0\ : in STD_LOGIC;
    \drpdi_por_reg[2]_0\ : in STD_LOGIC;
    \drpdi_por_reg[1]_0\ : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__1\ : entity is "ADC8_R2R_2048_por_fsm";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__1\ is
  signal \FSM_onehot_por_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[7]_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^adc0_bg_cal_en_written\ : STD_LOGIC;
  signal \^adc0_cal_start\ : STD_LOGIC;
  signal \^adc0_done_i\ : STD_LOGIC;
  signal \^adc0_drpen_status\ : STD_LOGIC;
  signal adc0_operation : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^adc0_por_req\ : STD_LOGIC;
  signal \^adc0_reset_i\ : STD_LOGIC;
  signal adc0_signal_lost_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^adc0_sm_reset_i_0\ : STD_LOGIC;
  signal \adc0_status[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc0_status[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc0_status[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal \^adc0_status_req\ : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal adc0_supply_timer : STD_LOGIC_VECTOR ( 2 to 2 );
  signal adc1_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal bg_cal_en_written_i_1_n_0 : STD_LOGIC;
  signal \^bgt_sm_start_adc\ : STD_LOGIC;
  signal bgt_sm_start_i_1_n_0 : STD_LOGIC;
  signal cal_const_done_r : STD_LOGIC;
  signal cal_const_start_i_1_n_0 : STD_LOGIC;
  signal cal_const_start_i_2_n_0 : STD_LOGIC;
  signal cal_const_start_i_3_n_0 : STD_LOGIC;
  signal \cal_enables[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_2_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[3]\ : STD_LOGIC;
  signal clear_interrupt : STD_LOGIC;
  signal clear_interrupt_i_1_n_0 : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal cleared_i_1_n_0 : STD_LOGIC;
  signal \^cleared_r_reg_0\ : STD_LOGIC;
  signal \^cleared_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clock_en_i_1_n_0 : STD_LOGIC;
  signal clock_en_i_2_n_0 : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \const_operation[0]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[1]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[2]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[3]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[4]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[5]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[7]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[8]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_2_n_0\ : STD_LOGIC;
  signal \^const_operation_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal \drpaddr_por[0]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[1]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[2]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[3]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[4]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[5]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[6]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[8]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[9]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_1__2_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal enable_clock_en_i_1_n_0 : STD_LOGIC;
  signal enable_clock_en_i_2_n_0 : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal fg_cal_en_i_1_n_0 : STD_LOGIC;
  signal fg_cal_en_i_3_n_0 : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal interrupt_i_1_n_0 : STD_LOGIC;
  signal interrupt_i_3_n_0 : STD_LOGIC;
  signal interrupt_i_4_n_0 : STD_LOGIC;
  signal \interrupt_i_5__2_n_0\ : STD_LOGIC;
  signal \mem_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_7_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mem_data_adc0_reg[16]\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[18]\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[19]\ : STD_LOGIC;
  signal no_pll_restart_i_1_n_0 : STD_LOGIC;
  signal no_pll_restart_i_2_n_0 : STD_LOGIC;
  signal no_pll_restart_i_3_n_0 : STD_LOGIC;
  signal no_pll_restart_i_4_n_0 : STD_LOGIC;
  signal no_pll_restart_i_5_n_0 : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pll_ok : STD_LOGIC;
  signal pll_ok_r : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[10]_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[5]_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpen_status_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_reg_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_req_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_i_1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_reg_n_0\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal por_req_i_1_n_0 : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal por_timer_start : STD_LOGIC;
  signal por_timer_start_i_1_n_0 : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \por_timer_start_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[22]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_2__0_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \^rdata_reg[10]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \restart_fg[0]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[1]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_3_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_4_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_5_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_6_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_7_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_8_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_9_n_0\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[7]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal signal_lost_r0 : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal status_gnt_r : STD_LOGIC;
  signal status_sm_state : STD_LOGIC;
  signal \status_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \status_timer_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_18_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_20_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_21_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_22_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_23_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_10_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_11_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_12_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_13_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_14_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_15_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_16_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_6_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_7_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_8_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_9_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_10_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_11_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_12_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_13_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_14_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_15_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_16_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_17_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_9_n_0\ : STD_LOGIC;
  signal status_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \status_timer_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal wait_event_i_1_n_0 : STD_LOGIC;
  signal wait_event_i_2_n_0 : STD_LOGIC;
  signal wait_event_i_3_n_0 : STD_LOGIC;
  signal wait_event_i_4_n_0 : STD_LOGIC;
  signal wait_event_i_5_n_0 : STD_LOGIC;
  signal wait_event_i_7_n_0 : STD_LOGIC;
  signal wait_event_i_8_n_0 : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[13]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[8]_i_1\ : label is "soft_lutpair182";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[12]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[13]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[14]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3\ : label is "soft_lutpair225";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[0]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[1]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[2]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute SOFT_HLUTNM of \adc0_bg_cal_off[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \adc0_status[0]_INST_0_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \adc0_status[1]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \adc0_status[2]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \adc0_status[3]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of adc0_status_0_falling_edge_seen_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of adc0_status_0_r_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of adc1_status_0_falling_edge_seen_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of adc1_status_0_r_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of adc2_status_0_falling_edge_seen_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of adc2_status_0_r_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of adc3_status_0_falling_edge_seen_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of adc3_status_0_r_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of bg_cal_en_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of cal_const_start_i_2 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of cal_const_start_i_3 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \cal_enables[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2\ : label is "soft_lutpair171";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of clear_interrupt_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of cleared_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of clock_en_i_2 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \const_operation[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \const_operation[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \const_operation[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \const_operation[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \const_operation[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \const_operation[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \const_operation[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \const_operation[8]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \const_operation[9]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_stop_adc0[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_stop_adc0[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_stop_adc0[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_stop_adc0[4]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of done_i_3 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \drpaddr_por[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \drpdi_por[0]_i_3__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \drpdi_por[0]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \drpdi_por[0]_i_6__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \drpdi_por[11]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_4__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \drpdi_por[3]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \drpdi_por[4]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_4__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of enable_clock_en_i_2 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of fg_cal_en_i_2 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of fg_cal_en_i_3 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of interrupt_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \interrupt_i_5__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mem_addr[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_3__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mu_adc0[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mu_adc0[3]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_3__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_3__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \por_timer_start_val[5]_i_2__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \restart_fg[4]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \restart_fg[6]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_9\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \signal_high_adc0[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \signal_high_adc0[2]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \slice_enables_adc0[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \slice_enables_adc0[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \slice_enables_adc0[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \slice_enables_adc0[3]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of sm_reset_pulse_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of sm_reset_r_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of wait_event_i_2 : label is "soft_lutpair170";
begin
  \FSM_onehot_por_sm_state_reg[7]_0\ <= \^fsm_onehot_por_sm_state_reg[7]_0\;
  adc0_bg_cal_en_written <= \^adc0_bg_cal_en_written\;
  adc0_cal_start <= \^adc0_cal_start\;
  adc0_done_i <= \^adc0_done_i\;
  adc0_drpen_status <= \^adc0_drpen_status\;
  adc0_por_req <= \^adc0_por_req\;
  adc0_reset_i <= \^adc0_reset_i\;
  adc0_sm_reset_i_0 <= \^adc0_sm_reset_i_0\;
  adc0_status_req <= \^adc0_status_req\;
  bgt_sm_start_adc <= \^bgt_sm_start_adc\;
  cleared_r_reg_0 <= \^cleared_r_reg_0\;
  cleared_reg_0 <= \^cleared_reg_0\;
  \const_operation_reg[5]_0\(1 downto 0) <= \^const_operation_reg[5]_0\(1 downto 0);
  \mem_addr_reg[6]_0\(6 downto 0) <= \^mem_addr_reg[6]_0\(6 downto 0);
  \mem_data_adc0_reg[16]\ <= \^mem_data_adc0_reg[16]\;
  \mem_data_adc0_reg[18]\ <= \^mem_data_adc0_reg[18]\;
  \mem_data_adc0_reg[19]\ <= \^mem_data_adc0_reg[19]\;
  \rdata_reg[10]_0\(4 downto 0) <= \^rdata_reg[10]_0\(4 downto 0);
\FSM_onehot_por_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_por_sm_state[0]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => \FSM_onehot_por_sm_state[0]_i_3_n_0\,
      I2 => bg_cal_en_written_reg_2(3),
      I3 => mem_data_adc0(6),
      I4 => bg_cal_en_written_reg_2(0),
      I5 => Q(22),
      O => \FSM_onehot_por_sm_state[0]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(1),
      I1 => Q(23),
      I2 => bg_cal_en_written_reg_2(2),
      I3 => Q(24),
      O => \FSM_onehot_por_sm_state[0]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(16),
      I5 => \FSM_onehot_por_sm_state[10]_i_2_n_0\,
      O => \FSM_onehot_por_sm_state[10]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_3_n_0\,
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(15),
      I4 => Q(10),
      I5 => Q(17),
      O => \FSM_onehot_por_sm_state[10]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \FSM_onehot_por_sm_state[10]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[12]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state[12]_i_3_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[12]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => done_reg_0(0),
      I2 => done_reg_0(2),
      I3 => done_reg_0(1),
      I4 => done_reg_0(3),
      O => \FSM_onehot_por_sm_state[12]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I2 => Q(20),
      I3 => Q(21),
      O => \FSM_onehot_por_sm_state[12]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => Q(21),
      I4 => Q(20),
      O => \FSM_onehot_por_sm_state[13]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DDDD"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => done_reg_0(3),
      I2 => Q(24),
      I3 => done_reg_0(2),
      I4 => \FSM_onehot_por_sm_state[13]_i_3_n_0\,
      O => \FSM_onehot_por_sm_state[13]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => done_reg_0(0),
      I1 => Q(22),
      I2 => Q(23),
      I3 => done_reg_0(1),
      I4 => Q(24),
      I5 => done_reg_0(2),
      O => \FSM_onehot_por_sm_state[13]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_3_n_0\,
      I1 => \FSM_onehot_por_sm_state[14]_i_4_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg[0]_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_5_n_0\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAAAAA"
    )
        port map (
      I0 => por_timer_start,
      I1 => Q(18),
      I2 => Q(17),
      I3 => Q(19),
      I4 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^adc0_sm_reset_i_0\,
      I3 => done_i_2_n_0,
      I4 => \mem_addr[2]_i_2_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \drpaddr_por[10]_i_1_n_0\,
      I1 => por_gnt_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I3 => adc0_por_gnt,
      I4 => fg_cal_en_i_3_n_0,
      I5 => \FSM_onehot_por_sm_state[14]_i_7_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_reg_0(3),
      I1 => done_reg_0(1),
      I2 => done_reg_0(2),
      I3 => done_reg_0(0),
      O => \FSM_onehot_por_sm_state[14]_i_5_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \restart_fg_reg_n_0_[4]\,
      I1 => \restart_fg_reg_n_0_[6]\,
      I2 => p_2_in(1),
      I3 => \FSM_onehot_por_sm_state[14]_i_8_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_6_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF20000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => drprdy_por_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => adc0_drprdy_por,
      I5 => \FSM_onehot_por_sm_state[14]_i_9_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_7_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => Q(6),
      I1 => p_2_in(3),
      I2 => p_2_in(0),
      I3 => \restart_fg_reg_n_0_[7]\,
      I4 => p_2_in(2),
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \FSM_onehot_por_sm_state[14]_i_8_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => por_timer_start,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[14]_i_9_n_0\
    );
\FSM_onehot_por_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I1 => bg_cal_en_written_reg_2(1),
      I2 => bg_cal_en_written_reg_2(3),
      I3 => bg_cal_en_written_reg_2(2),
      I4 => bg_cal_en_written_reg_2(0),
      O => \FSM_onehot_por_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0FFFFE0C0E0C0"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I2 => \^adc0_sm_reset_i_0\,
      I3 => signal_lost_r,
      I4 => \FSM_onehot_por_sm_state[2]_i_2_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(0),
      I1 => bg_cal_en_written_reg_2(2),
      I2 => bg_cal_en_written_reg_2(3),
      I3 => bg_cal_en_written_reg_2(1),
      O => \FSM_onehot_por_sm_state[2]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^adc0_sm_reset_i_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => clear_interrupt,
      O => \FSM_onehot_por_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => Q(21),
      I2 => Q(20),
      I3 => cleared_reg_n_0,
      I4 => cal_const_start_i_2_n_0,
      I5 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^adc0_sm_reset_i_0\,
      O => \FSM_onehot_por_sm_state[3]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      O => clear_interrupt
    );
\FSM_onehot_por_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state[12]_i_2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00000B0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => Q(20),
      I4 => Q(21),
      O => \FSM_onehot_por_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => Q(16),
      I3 => Q(19),
      I4 => Q(18),
      O => \FSM_onehot_por_sm_state[8]_i_1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[10]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[12]_i_1_n_0\,
      Q => signal_lost_r,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[13]_i_1_n_0\,
      Q => por_timer_start,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[14]_i_2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[3]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[8]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^adc0_reset_i\
    );
\FSM_sequential_bgt_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => dest_out,
      I2 => \^adc0_sm_reset_i_0\,
      O => adc0_bgt_reset_i
    );
\FSM_sequential_fsm_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111010"
    )
        port map (
      I0 => \^adc0_status_req\,
      I1 => \FSM_sequential_fsm_cs[1]_i_2\(0),
      I2 => \^adc0_por_req\,
      I3 => adc_bgt_req,
      I4 => \FSM_sequential_fsm_cs_reg[2]\,
      I5 => drp_req_adc0,
      O => \pll_state_machine.status_req_reg_0\
    );
\FSM_sequential_fsm_cs[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FFF1"
    )
        port map (
      I0 => \^adc0_status_req\,
      I1 => \^adc0_por_req\,
      I2 => const_req_adc0,
      I3 => drp_req_adc0,
      I4 => dummy_read_req,
      I5 => \FSM_sequential_fsm_cs[1]_i_2\(1),
      O => \pll_state_machine.status_req_reg_1\
    );
\FSM_sequential_fsm_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^adc0_por_req\,
      I1 => adc_bgt_req,
      I2 => \^adc0_status_req\,
      I3 => \FSM_sequential_fsm_cs_reg[2]\,
      I4 => \FSM_sequential_fsm_cs_reg[2]_0\,
      O => por_req_reg_0
    );
\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BC"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      I1 => \status_sm_state__0\(1),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(0),
      I1 => bg_cal_en_written_reg_1,
      O => \^adc0_reset_i\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700C400"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0\,
      I3 => \status_sm_state__0\(2),
      I4 => adc0_drprdy_status,
      I5 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0\,
      O => status_sm_state
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \status_timer_count[0]_i_3_n_0\,
      I1 => status_timer_count_reg(0),
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2FF02F"
    )
        port map (
      I0 => adc0_status_gnt,
      I1 => status_gnt_r,
      I2 => \status_sm_state__0\(1),
      I3 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I4 => adc0_tile_config_done,
      I5 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1_n_0\,
      Q => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      R => \^adc0_reset_i\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1_n_0\,
      Q => \status_sm_state__0\(1),
      R => \^adc0_reset_i\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3_n_0\,
      Q => \status_sm_state__0\(2),
      R => \^adc0_reset_i\
    );
\adc0_bg_cal_off[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc0_signal_lost_out(0),
      I1 => \adc0_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(0)
    );
\adc0_bg_cal_off[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc0_signal_lost_out(2),
      I1 => \adc0_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(1)
    );
\adc0_status[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \adc0_status[0]_INST_0_i_1_n_0\,
      I1 => \adc0_status[0]_INST_0_i_2_n_0\,
      I2 => \adc0_status[0]_INST_0_i_3_n_0\,
      I3 => \^cleared_r_reg_0\,
      I4 => Q(22),
      O => adc0_status(0)
    );
\adc0_status[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \adc0_status[0]_INST_0_i_1_n_0\
    );
\adc0_status[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => signal_lost_r,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      O => \adc0_status[0]_INST_0_i_2_n_0\
    );
\adc0_status[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      O => \adc0_status[0]_INST_0_i_3_n_0\
    );
\adc0_status[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(23),
      O => adc0_status(1)
    );
\adc0_status[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(24),
      O => adc0_status(2)
    );
\adc0_status[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => mem_data_adc0(6),
      O => adc0_status(3)
    );
\adc0_status[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEF0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I4 => \adc0_status[0]_INST_0_i_2_n_0\,
      I5 => \adc0_status[0]_INST_0_i_1_n_0\,
      O => \^fsm_onehot_por_sm_state_reg[7]_0\
    );
adc0_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => adc0_status_0_falling_edge_seen_i_1_n_0
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_falling_edge_seen_i_1_n_0,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc0_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc0_status_sync,
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc1_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => adc1_status_0_falling_edge_seen_i_1_n_0
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_falling_edge_seen_i_1_n_0,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc1_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc1_status_sync,
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc2_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => adc2_status_0_falling_edge_seen_i_1_n_0
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_falling_edge_seen_i_1_n_0,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc2_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc2_status_sync,
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc3_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => adc3_status_0_falling_edge_seen_i_1_n_0
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_falling_edge_seen_i_1_n_0,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc3_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc3_status_sync,
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
bg_cal_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => por_timer_start,
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^adc0_reset_i\
    );
bg_cal_en_written_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => bg_cal_en_written_reg_2(3),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_reg_n_0,
      I4 => wait_event_reg_n_0,
      I5 => \^adc0_bg_cal_en_written\,
      O => bg_cal_en_written_i_1_n_0
    );
bg_cal_en_written_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bg_cal_en_written_i_1_n_0,
      Q => \^adc0_bg_cal_en_written\,
      R => \^adc0_reset_i\
    );
bgt_sm_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD88888C88"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => por_timer_start,
      I2 => Q(19),
      I3 => Q(17),
      I4 => Q(18),
      I5 => \^bgt_sm_start_adc\,
      O => bgt_sm_start_i_1_n_0
    );
bgt_sm_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_sm_start_i_1_n_0,
      Q => \^bgt_sm_start_adc\,
      R => \^adc0_reset_i\
    );
cal_const_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_cal_done,
      Q => cal_const_done_r,
      R => \^adc0_reset_i\
    );
cal_const_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8AFF8A8A8A00"
    )
        port map (
      I0 => por_timer_start,
      I1 => Q(17),
      I2 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      I3 => cal_const_start_i_2_n_0,
      I4 => cal_const_start_i_3_n_0,
      I5 => \^adc0_cal_start\,
      O => cal_const_start_i_1_n_0
    );
cal_const_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => por_timer_start,
      I1 => Q(19),
      I2 => Q(17),
      I3 => Q(18),
      O => cal_const_start_i_2_n_0
    );
cal_const_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => fg_cal_en_i_3_n_0,
      I1 => por_timer_start,
      I2 => Q(19),
      I3 => Q(17),
      I4 => Q(18),
      O => cal_const_start_i_3_n_0
    );
cal_const_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cal_const_start_i_1_n_0,
      Q => \^adc0_cal_start\,
      R => \^adc0_reset_i\
    );
\cal_enables[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => p_2_in(0),
      O => \cal_enables[0]_i_1_n_0\
    );
\cal_enables[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => p_2_in(1),
      O => \cal_enables[1]_i_1_n_0\
    );
\cal_enables[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => p_2_in(2),
      O => \cal_enables[2]_i_1_n_0\
    );
\cal_enables[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => Q(19),
      I3 => por_timer_start,
      I4 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      O => \cal_enables[3]_i_1_n_0\
    );
\cal_enables[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => p_2_in(3),
      O => \cal_enables[3]_i_2_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => \cal_enables[0]_i_1_n_0\,
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => \cal_enables[1]_i_1_n_0\,
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => \cal_enables[2]_i_1_n_0\,
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => \cal_enables[3]_i_2_n_0\,
      Q => \cal_enables_reg_n_0_[3]\,
      R => \^adc0_reset_i\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => adc00_status(0)
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => adc01_status(0)
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => adc02_status(0)
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => adc03_status(0)
    );
clear_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => clear_interrupt,
      I2 => clear_interrupt_reg_n_0,
      O => clear_interrupt_i_1_n_0
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clear_interrupt_i_1_n_0,
      Q => clear_interrupt_reg_n_0,
      R => \^adc0_reset_i\
    );
cleared_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"46EE"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^adc0_sm_reset_i_0\,
      O => cleared_i_1_n_0
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => \^cleared_r_reg_0\,
      R => \^adc0_reset_i\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_i_1_n_0,
      Q => cleared_reg_n_0,
      R => \^adc0_reset_i\
    );
\clock_en_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => p_0_in(0)
    );
\clock_en_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(1),
      I1 => clock_en_count_reg(0),
      O => p_0_in(1)
    );
\clock_en_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      O => p_0_in(2)
    );
\clock_en_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(2),
      O => p_0_in(3)
    );
\clock_en_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => p_0_in(4)
    );
\clock_en_count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => p_0_in(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1_n_0\
    );
clock_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^adc0_reset_i\,
      I2 => clock_en_i_2_n_0,
      I3 => clock_en_count_reg(5),
      O => clock_en_i_1_n_0
    );
clock_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => clock_en_i_2_n_0
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clock_en_i_1_n_0,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^adc0_reset_i\
    );
\const_operation[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(18),
      I1 => por_timer_start,
      I2 => p_2_in(0),
      I3 => Q(6),
      I4 => Q(0),
      O => \const_operation[0]_i_1_n_0\
    );
\const_operation[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(18),
      I1 => por_timer_start,
      I2 => p_2_in(1),
      I3 => Q(6),
      I4 => Q(1),
      O => \const_operation[1]_i_1_n_0\
    );
\const_operation[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(18),
      I1 => por_timer_start,
      I2 => p_2_in(2),
      I3 => Q(6),
      I4 => Q(2),
      O => \const_operation[2]_i_1_n_0\
    );
\const_operation[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(18),
      I1 => por_timer_start,
      I2 => p_2_in(3),
      I3 => Q(6),
      I4 => Q(3),
      O => \const_operation[3]_i_1_n_0\
    );
\const_operation[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => Q(18),
      I1 => por_timer_start,
      I2 => Q(4),
      I3 => Q(6),
      O => \const_operation[4]_i_1_n_0\
    );
\const_operation[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(5),
      I1 => por_timer_start,
      I2 => Q(18),
      I3 => Q(6),
      O => \const_operation[5]_i_1_n_0\
    );
\const_operation[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(7),
      I1 => por_timer_start,
      I2 => Q(18),
      I3 => Q(6),
      O => \const_operation[7]_i_1_n_0\
    );
\const_operation[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(8),
      I1 => por_timer_start,
      I2 => Q(18),
      I3 => Q(6),
      O => \const_operation[8]_i_1_n_0\
    );
\const_operation[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40006000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => Q(19),
      I3 => por_timer_start,
      I4 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      I5 => fg_cal_en_i_3_n_0,
      O => \const_operation[9]_i_1_n_0\
    );
\const_operation[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc0(0),
      I1 => por_timer_start,
      I2 => Q(18),
      I3 => Q(6),
      O => \const_operation[9]_i_2_n_0\
    );
\const_operation_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[0]_i_1_n_0\,
      Q => adc0_operation(0),
      R => \^adc0_reset_i\
    );
\const_operation_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[1]_i_1_n_0\,
      Q => adc0_operation(1),
      R => \^adc0_reset_i\
    );
\const_operation_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[2]_i_1_n_0\,
      Q => adc0_operation(2),
      R => \^adc0_reset_i\
    );
\const_operation_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[3]_i_1_n_0\,
      Q => adc0_operation(3),
      R => \^adc0_reset_i\
    );
\const_operation_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[4]_i_1_n_0\,
      Q => \^const_operation_reg[5]_0\(0),
      R => \^adc0_reset_i\
    );
\const_operation_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[5]_i_1_n_0\,
      Q => \^const_operation_reg[5]_0\(1),
      R => \^adc0_reset_i\
    );
\const_operation_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[7]_i_1_n_0\,
      Q => adc0_operation(7),
      R => \^adc0_reset_i\
    );
\const_operation_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[8]_i_1_n_0\,
      Q => adc0_operation(8),
      R => \^adc0_reset_i\
    );
\const_operation_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[9]_i_2_n_0\,
      Q => adc0_operation(9),
      R => \^adc0_reset_i\
    );
\data_stop_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(1),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \adc0_bg_cal_off_reg[2]\(0),
      O => \FSM_sequential_const_sm_state_adc0_reg[0]\(0)
    );
\data_stop_adc0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(0),
      I1 => \adc0_bg_cal_off_reg[2]\(0),
      O => \FSM_sequential_const_sm_state_adc0_reg[0]\(1)
    );
\data_stop_adc0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc0_reg[0]\(2)
    );
\data_stop_adc0[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc0_reg[0]\(3)
    );
\done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => cleared_reg_n_0,
      I2 => done_i_2_n_0,
      I3 => done_i_3_n_0,
      I4 => signal_lost_r,
      I5 => \^adc0_done_i\,
      O => \done_i_1__0_n_0\
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => done_reg_0(3),
      I2 => done_reg_0(0),
      I3 => done_reg_0(1),
      I4 => done_reg_0(2),
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => adc0_signal_lost_out(2),
      I1 => \signal_lost_r2_reg_n_0_[3]\,
      I2 => adc0_signal_lost_out(0),
      I3 => \signal_lost_r2_reg_n_0_[0]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__0_n_0\,
      Q => \^adc0_done_i\,
      R => \^adc0_reset_i\
    );
\drpaddr_por[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(10),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[0]_i_1_n_0\
    );
\drpaddr_por[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_1_n_0\
    );
\drpaddr_por[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(19),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_2_n_0\
    );
\drpaddr_por[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(11),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[1]_i_1_n_0\
    );
\drpaddr_por[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(12),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[2]_i_1_n_0\
    );
\drpaddr_por[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(13),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[3]_i_1_n_0\
    );
\drpaddr_por[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(14),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[4]_i_1_n_0\
    );
\drpaddr_por[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(15),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[5]_i_1_n_0\
    );
\drpaddr_por[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(16),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[6]_i_1_n_0\
    );
\drpaddr_por[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(17),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[8]_i_1_n_0\
    );
\drpaddr_por[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[9]_i_1_n_0\
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[0]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[10]_i_2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(9),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[1]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[2]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[3]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[4]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[5]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[6]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[8]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => \drpaddr_por[9]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^adc0_reset_i\
    );
\drpdi_por[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202F2020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2_n_0\,
      I1 => \^mem_data_adc0_reg[19]\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por[0]_i_4__2_n_0\,
      I4 => \drpdi_por[6]_i_2_n_0\,
      O => \drpdi_por[0]_i_1_n_0\
    );
\drpdi_por[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F3FBB333F"
    )
        port map (
      I0 => trim_code(0),
      I1 => \drpdi_por[0]_i_5_n_0\,
      I2 => \drpdi_por[0]_i_6__1_n_0\,
      I3 => Q(10),
      I4 => Q(15),
      I5 => \drpdi_por[0]_i_7_n_0\,
      O => \drpdi_por[0]_i_2_n_0\
    );
\drpdi_por[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_data_adc0_reg[18]\,
      I1 => Q(13),
      O => \^mem_data_adc0_reg[19]\
    );
\drpdi_por[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F0000FFFFFFFF"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(24),
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(0),
      I5 => \rdata_reg_n_0_[0]\,
      O => \drpdi_por[0]_i_4__2_n_0\
    );
\drpdi_por[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2FFFF"
    )
        port map (
      I0 => adc0_signal_lost_out(0),
      I1 => Q(18),
      I2 => adc0_signal_lost_out(2),
      I3 => Q(15),
      I4 => Q(10),
      O => \drpdi_por[0]_i_5_n_0\
    );
\drpdi_por[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdata_reg_n_0_[0]\,
      I1 => Q(0),
      O => \drpdi_por[0]_i_6__1_n_0\
    );
\drpdi_por[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[11]_i_3_n_0\,
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(16),
      I4 => Q(13),
      I5 => Q(12),
      O => \drpdi_por[0]_i_7_n_0\
    );
\drpdi_por[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0FFFF"
    )
        port map (
      I0 => mem_data_adc0(1),
      I1 => \drpdi_por[15]_i_2_n_0\,
      I2 => \^rdata_reg[10]_0\(4),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[10]_i_2_n_0\,
      O => \drpdi_por[10]_i_1_n_0\
    );
\drpdi_por[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7447FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por_reg[10]_0\,
      I1 => \^mem_data_adc0_reg[18]\,
      I2 => mem_data_adc0(1),
      I3 => \^rdata_reg[10]_0\(4),
      I4 => \drpdi_por[10]_i_4_n_0\,
      I5 => \^cleared_reg_0\,
      O => \drpdi_por[10]_i_2_n_0\
    );
\drpdi_por[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(22),
      I2 => Q(24),
      I3 => \pll_state_machine.pll_on_reg_n_0\,
      O => \drpdi_por[10]_i_4_n_0\
    );
\drpdi_por[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0FFFF"
    )
        port map (
      I0 => Q(9),
      I1 => \drpdi_por[15]_i_2_n_0\,
      I2 => p_1_in(3),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[11]_i_2_n_0\,
      O => \drpdi_por[11]_i_1_n_0\
    );
\drpdi_por[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59FF5959FFFFFFFF"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(9),
      I2 => \^mem_data_adc0_reg[19]\,
      I3 => \pll_state_machine.pll_on_reg_n_0\,
      I4 => \drpdi_por[11]_i_3_n_0\,
      I5 => \^cleared_reg_0\,
      O => \drpdi_por[11]_i_2_n_0\
    );
\drpdi_por[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      I2 => mem_data_adc0(6),
      O => \drpdi_por[11]_i_3_n_0\
    );
\drpdi_por[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF0F00F0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => mem_data_adc0(2),
      I3 => \drpdi_por[15]_i_4__1_n_0\,
      I4 => p_1_in(4),
      O => \drpdi_por[12]_i_1_n_0\
    );
\drpdi_por[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF0F00F0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => mem_data_adc0(3),
      I3 => \drpdi_por[15]_i_4__1_n_0\,
      I4 => p_1_in(5),
      O => \drpdi_por[13]_i_1_n_0\
    );
\drpdi_por[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF0F00F0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => mem_data_adc0(4),
      I3 => \drpdi_por[15]_i_4__1_n_0\,
      I4 => p_1_in(6),
      O => \drpdi_por[14]_i_1_n_0\
    );
\drpdi_por[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF0F00F0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => mem_data_adc0(5),
      I3 => \drpdi_por[15]_i_4__1_n_0\,
      I4 => p_1_in(7),
      O => \drpdi_por[15]_i_1_n_0\
    );
\drpdi_por[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(24),
      I3 => mem_data_adc0(6),
      I4 => \drpdi_por[6]_i_2_n_0\,
      O => \drpdi_por[15]_i_2_n_0\
    );
\drpdi_por[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => Q(20),
      I2 => Q(21),
      O => \^cleared_reg_0\
    );
\drpdi_por[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888FFFF"
    )
        port map (
      I0 => Q(13),
      I1 => \^mem_data_adc0_reg[18]\,
      I2 => Q(21),
      I3 => Q(20),
      I4 => cleared_reg_n_0,
      O => \drpdi_por[15]_i_4__1_n_0\
    );
\drpdi_por[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEFF"
    )
        port map (
      I0 => \drpdi_por[1]_i_2_n_0\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => Q(1),
      I3 => \drpdi_por[3]_i_3_n_0\,
      I4 => \drpdi_por_reg[1]_0\,
      O => \drpdi_por[1]_i_1_n_0\
    );
\drpdi_por[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => \drpdi_por[7]_i_7_n_0\,
      O => \drpdi_por[1]_i_2_n_0\
    );
\drpdi_por[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEFF"
    )
        port map (
      I0 => \drpdi_por[2]_i_2_n_0\,
      I1 => \rdata_reg_n_0_[2]\,
      I2 => Q(2),
      I3 => \drpdi_por[3]_i_3_n_0\,
      I4 => \drpdi_por_reg[2]_0\,
      O => \drpdi_por[2]_i_1_n_0\
    );
\drpdi_por[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => Q(2),
      I4 => \drpdi_por[7]_i_7_n_0\,
      O => \drpdi_por[2]_i_2_n_0\
    );
\drpdi_por[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEFF"
    )
        port map (
      I0 => \drpdi_por[3]_i_2_n_0\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => Q(3),
      I3 => \drpdi_por[3]_i_3_n_0\,
      I4 => \drpdi_por_reg[3]_0\,
      O => \drpdi_por[3]_i_1_n_0\
    );
\drpdi_por[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[3]\,
      I3 => Q(3),
      I4 => \drpdi_por[7]_i_7_n_0\,
      O => \drpdi_por[3]_i_2_n_0\
    );
\drpdi_por[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^mem_data_adc0_reg[16]\,
      I1 => Q(13),
      I2 => \^mem_data_adc0_reg[18]\,
      O => \drpdi_por[3]_i_3_n_0\
    );
\drpdi_por[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \drpdi_por[4]_i_2__2_n_0\,
      I1 => \drpdi_por[6]_i_2_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por_reg[4]_0\,
      O => \drpdi_por[4]_i_1__0_n_0\
    );
\drpdi_por[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F0000FFFFFFFF"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(24),
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(4),
      I5 => \^rdata_reg[10]_0\(0),
      O => \drpdi_por[4]_i_2__2_n_0\
    );
\drpdi_por[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \drpdi_por[7]_i_6_n_0\,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(12),
      O => \mem_data_adc0_reg[17]\
    );
\drpdi_por[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020CCEC"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \^rdata_reg[10]_0\(1),
      I3 => \drpdi_por[5]_i_2_n_0\,
      I4 => \drpdi_por_reg[5]_0\,
      O => \drpdi_por[5]_i_1_n_0\
    );
\drpdi_por[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(23),
      I2 => Q(22),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      O => \drpdi_por[5]_i_2_n_0\
    );
\drpdi_por[5]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \drpdi_por[0]_i_7_n_0\,
      I1 => Q(10),
      I2 => Q(15),
      O => \^mem_data_adc0_reg[16]\
    );
\drpdi_por[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020CCEC"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \^rdata_reg[10]_0\(2),
      I3 => \drpdi_por[6]_i_3_n_0\,
      I4 => \drpdi_por_reg[6]_0\,
      O => \drpdi_por[6]_i_1_n_0\
    );
\drpdi_por[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \drpdi_por[6]_i_5_n_0\,
      I1 => \drpdi_por[6]_i_6_n_0\,
      I2 => Q(17),
      I3 => Q(15),
      I4 => Q(14),
      O => \drpdi_por[6]_i_2_n_0\
    );
\drpdi_por[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(23),
      I2 => Q(22),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      O => \drpdi_por[6]_i_3_n_0\
    );
\drpdi_por[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8CFFFF"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(13),
      I3 => Q(10),
      I4 => Q(12),
      I5 => Q(11),
      O => \drpdi_por[6]_i_5_n_0\
    );
\drpdi_por[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(16),
      I1 => Q(19),
      I2 => Q(18),
      O => \drpdi_por[6]_i_6_n_0\
    );
\drpdi_por[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \drpdi_por[7]_i_6_n_0\,
      I4 => \drpdi_por[11]_i_3_n_0\,
      O => \^mem_data_adc0_reg[18]\
    );
\drpdi_por[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFD5DFD5DFDF"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => Q(13),
      I2 => \^mem_data_adc0_reg[18]\,
      I3 => \drpdi_por[10]_i_4_n_0\,
      I4 => Q(7),
      I5 => \rdata_reg_n_0_[7]\,
      O => \mem_data_adc0_reg[19]_0\
    );
\drpdi_por[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFDF"
    )
        port map (
      I0 => \drpdi_por[6]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[7]\,
      I3 => Q(7),
      I4 => \drpdi_por[7]_i_7_n_0\,
      O => \rdata_reg[7]_0\
    );
\drpdi_por[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(17),
      I3 => Q(18),
      I4 => Q(19),
      I5 => Q(16),
      O => \drpdi_por[7]_i_6_n_0\
    );
\drpdi_por[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(24),
      I2 => Q(22),
      I3 => Q(23),
      O => \drpdi_por[7]_i_7_n_0\
    );
\drpdi_por[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B888B8"
    )
        port map (
      I0 => \drpdi_por[8]_i_2_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => p_1_in(0),
      I3 => Q(8),
      I4 => \drpdi_por[15]_i_2_n_0\,
      O => \drpdi_por[8]_i_1_n_0\
    );
\drpdi_por[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F606F6060000F606"
    )
        port map (
      I0 => p_1_in(0),
      I1 => Q(8),
      I2 => \^mem_data_adc0_reg[18]\,
      I3 => \drpdi_por_reg[8]_0\,
      I4 => \drpdi_por[11]_i_3_n_0\,
      I5 => \pll_state_machine.pll_on_reg_n_0\,
      O => \drpdi_por[8]_i_2_n_0\
    );
\drpdi_por[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD000D0"
    )
        port map (
      I0 => mem_data_adc0(0),
      I1 => \drpdi_por[15]_i_2_n_0\,
      I2 => \^rdata_reg[10]_0\(3),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por_reg[9]_0\,
      O => \drpdi_por[9]_i_1__2_n_0\
    );
\drpdi_por[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(13),
      O => \mem_data_adc0_reg[17]_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[0]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[10]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[11]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[12]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[13]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[14]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[15]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[1]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[2]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[3]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[4]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[5]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[6]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por_reg[7]_0\(0),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[8]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[9]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^adc0_reset_i\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_status[0]_INST_0_i_1_n_0\,
      D => \drpaddr_por[10]_i_1_n_0\,
      Q => adc0_drpen_por,
      R => \^adc0_reset_i\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_drprdy_por,
      Q => drprdy_por_r,
      R => \^adc0_reset_i\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_status[0]_INST_0_i_1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => adc0_drpwe_por,
      R => \^adc0_reset_i\
    );
enable_clock_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(17),
      I3 => enable_clock_en_i_2_n_0,
      I4 => por_timer_start,
      I5 => enable_clock_en_reg_n_0,
      O => enable_clock_en_i_1_n_0
    );
enable_clock_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBE7"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(24),
      I2 => Q(23),
      I3 => Q(22),
      O => enable_clock_en_i_2_n_0
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => enable_clock_en_i_1_n_0,
      Q => enable_clock_en_reg_n_0,
      R => \^adc0_reset_i\
    );
fg_cal_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => Q(19),
      I3 => por_timer_start,
      I4 => fg_cal_en_i_3_n_0,
      O => fg_cal_en_i_1_n_0
    );
fg_cal_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => por_timer_start,
      O => fg_cal_en
    );
fg_cal_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => wait_event_reg_n_0,
      I2 => \^adc0_sm_reset_i_0\,
      O => fg_cal_en_i_3_n_0
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^adc0_reset_i\
    );
interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^adc0_sm_reset_i_0\,
      O => interrupt_i_1_n_0
    );
interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCFFFCDDCC"
    )
        port map (
      I0 => interrupt_i_3_n_0,
      I1 => interrupt_i_4_n_0,
      I2 => \interrupt_i_5__2_n_0\,
      I3 => mem_data_adc0(6),
      I4 => clocks_ok_r,
      I5 => clocks_ok_r_reg_0,
      O => interrupt0
    );
interrupt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
        port map (
      I0 => pll_ok_r,
      I1 => adc0_pll_lock,
      I2 => \pll_state_machine.pll_on_reg_n_0\,
      I3 => powerup_state_r_reg_0,
      I4 => powerup_state_r,
      I5 => \interrupt_i_5__2_n_0\,
      O => interrupt_i_3_n_0
    );
interrupt_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => Q(24),
      I1 => mem_data_adc0(6),
      I2 => Q(23),
      I3 => Q(22),
      I4 => power_ok_r,
      I5 => dest_out,
      O => interrupt_i_4_n_0
    );
\interrupt_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(24),
      O => \interrupt_i_5__2_n_0\
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => interrupt_i_1_n_0,
      Q => \^adc0_sm_reset_i_0\,
      R => \^adc0_reset_i\
    );
\mem_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000055557555"
    )
        port map (
      I0 => \mem_addr[1]_i_2_n_0\,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => cleared_reg_n_0,
      I3 => signal_lost_r,
      I4 => \mem_addr[2]_i_2_n_0\,
      I5 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[0]_i_1_n_0\
    );
\mem_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440F8FCC"
    )
        port map (
      I0 => \mem_addr[2]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I2 => \mem_addr[1]_i_2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[1]_i_1_n_0\
    );
\mem_addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001011"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \^adc0_sm_reset_i_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => por_timer_start,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \mem_addr[1]_i_2_n_0\
    );
\mem_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF76890000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \mem_addr[2]_i_2_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I5 => \mem_addr[2]_i_3_n_0\,
      O => \mem_addr[2]_i_1_n_0\
    );
\mem_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FF6"
    )
        port map (
      I0 => \signal_lost_r2_reg_n_0_[0]\,
      I1 => adc0_signal_lost_out(0),
      I2 => \signal_lost_r2_reg_n_0_[3]\,
      I3 => adc0_signal_lost_out(2),
      I4 => \mem_addr[2]_i_4_n_0\,
      O => \mem_addr[2]_i_2_n_0\
    );
\mem_addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBB288828882888"
    )
        port map (
      I0 => \mem_addr[5]_i_2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[2]_i_3_n_0\
    );
\mem_addr[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => done_reg_0(2),
      I1 => done_reg_0(1),
      I2 => done_reg_0(0),
      I3 => done_reg_0(3),
      O => \mem_addr[2]_i_4_n_0\
    );
\mem_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \mem_addr[3]_i_2_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^adc0_sm_reset_i_0\,
      I5 => \mem_addr[3]_i_3_n_0\,
      O => \mem_addr[3]_i_1_n_0\
    );
\mem_addr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F332"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \mem_addr[2]_i_2_n_0\,
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_2_n_0\
    );
\mem_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBBFCCC2AAA8000"
    )
        port map (
      I0 => \mem_addr[5]_i_2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[3]_i_3_n_0\
    );
\mem_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \mem_addr[4]_i_2_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^adc0_sm_reset_i_0\,
      I5 => \mem_addr[4]_i_3_n_0\,
      O => \mem_addr[4]_i_1_n_0\
    );
\mem_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAFE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \mem_addr[2]_i_2_n_0\,
      I4 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[4]_i_2_n_0\
    );
\mem_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCCCCC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \mem_addr[4]_i_4_n_0\,
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[4]_i_3_n_0\
    );
\mem_addr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_4_n_0\
    );
\mem_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F444"
    )
        port map (
      I0 => \mem_addr[6]_i_4_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I2 => \mem_addr[5]_i_2_n_0\,
      I3 => \mem_addr[5]_i_3__1_n_0\,
      I4 => \^mem_addr_reg[6]_0\(5),
      I5 => \mem_addr[5]_i_4_n_0\,
      O => \mem_addr[5]_i_1_n_0\
    );
\mem_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFFFFBAFFBA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \mem_addr[5]_i_5_n_0\,
      I4 => no_pll_restart_reg_n_0,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[5]_i_2_n_0\
    );
\mem_addr[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[5]_i_3__1_n_0\
    );
\mem_addr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \^mem_addr_reg[6]_0\(5),
      I3 => \mem_addr[5]_i_6_n_0\,
      I4 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[5]_i_4_n_0\
    );
\mem_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \mem_addr[5]_i_5_n_0\
    );
\mem_addr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[5]_i_6_n_0\
    );
\mem_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => fg_cal_en_i_3_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => adc0_drprdy_por,
      I3 => \FSM_onehot_por_sm_state[14]_i_3_n_0\,
      I4 => \mem_addr[6]_i_3_n_0\,
      I5 => \FSM_onehot_por_sm_state[3]_i_2_n_0\,
      O => \mem_addr[6]_i_1_n_0\
    );
\mem_addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA802"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I1 => \^mem_addr_reg[6]_0\(5),
      I2 => \mem_addr[6]_i_4_n_0\,
      I3 => \^mem_addr_reg[6]_0\(6),
      I4 => \mem_addr[6]_i_5_n_0\,
      O => \mem_addr[6]_i_2_n_0\
    );
\mem_addr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      O => \mem_addr[6]_i_3_n_0\
    );
\mem_addr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFAFAE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \mem_addr[2]_i_2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_4_n_0\
    );
\mem_addr[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFF8070807080"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(5),
      I1 => \mem_addr[5]_i_3__1_n_0\,
      I2 => \mem_addr[5]_i_2_n_0\,
      I3 => \^mem_addr_reg[6]_0\(6),
      I4 => \mem_addr[6]_i_6__1_n_0\,
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[6]_i_5_n_0\
    );
\mem_addr[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_6__1_n_0\
    );
\mem_addr[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => no_pll_restart_reg_n_0,
      O => \mem_addr[6]_i_7_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[0]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(0),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[1]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(1),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[2]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(2),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[3]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(3),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[4]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(4),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[5]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(5),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[6]_i_2_n_0\,
      Q => \^mem_addr_reg[6]_0\(6),
      R => \^adc0_reset_i\
    );
\mem_data_adc0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_2\
    );
\mem_data_adc0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_6\
    );
\mem_data_adc0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010E000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_adc0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000006E0000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_4\
    );
\mem_data_adc0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005A0100"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_3\
    );
\mem_data_adc0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B444004"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_0\
    );
\mem_data_adc0[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044020800"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[0]_0\
    );
\mem_data_adc0[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F005FE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_5\
    );
\mem_data_adc0[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001115"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_0\
    );
\mem_data_adc0[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr_reg[2]_1\
    );
\mem_data_adc0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_0\
    );
\mem_data_adc0[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_1\
    );
\mem_data_adc0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000045A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_1\
    );
\mu_adc0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(7),
      I1 => \adc0_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(0)
    );
\mu_adc0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(8),
      I1 => \adc0_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(1)
    );
\mu_adc0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(9),
      I1 => \adc0_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(2)
    );
no_pll_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => no_pll_restart_i_2_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => cleared_reg_n_0,
      I3 => no_pll_restart_i_3_n_0,
      I4 => no_pll_restart_reg_n_0,
      O => no_pll_restart_i_1_n_0
    );
no_pll_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => \rdata_reg_n_0_[0]\,
      I3 => \^rdata_reg[10]_0\(0),
      I4 => \rdata_reg_n_0_[3]\,
      O => no_pll_restart_i_2_n_0
    );
no_pll_restart_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF80FF80"
    )
        port map (
      I0 => adc0_drprdy_por,
      I1 => no_pll_restart_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => fg_cal_en_i_3_n_0,
      I4 => no_pll_restart_i_4_n_0,
      I5 => no_pll_restart_i_5_n_0,
      O => no_pll_restart_i_3_n_0
    );
no_pll_restart_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      I2 => Q(18),
      I3 => Q(14),
      I4 => Q(11),
      I5 => Q(13),
      O => no_pll_restart_i_4_n_0
    );
no_pll_restart_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => Q(15),
      I1 => Q(10),
      I2 => Q(12),
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I4 => Q(16),
      I5 => Q(17),
      O => no_pll_restart_i_5_n_0
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => no_pll_restart_i_1_n_0,
      Q => no_pll_restart_reg_n_0,
      R => \^adc0_reset_i\
    );
pll_ok_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc0_pll_lock,
      I1 => \pll_state_machine.pll_on_reg_n_0\,
      O => pll_ok
    );
pll_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pll_ok,
      Q => pll_ok_r,
      R => \^adc0_reset_i\
    );
\pll_state_machine.drpaddr_status[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \pll_state_machine.drpaddr_status[10]_i_1_n_0\
    );
\pll_state_machine.drpaddr_status[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      O => \pll_state_machine.drpaddr_status[5]_i_1_n_0\
    );
\pll_state_machine.drpaddr_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1_n_0\,
      D => '1',
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(2),
      R => \^adc0_reset_i\
    );
\pll_state_machine.drpaddr_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1_n_0\,
      D => \pll_state_machine.drpaddr_status[5]_i_1_n_0\,
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(0),
      R => \^adc0_reset_i\
    );
\pll_state_machine.drpaddr_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1_n_0\,
      D => \status_sm_state__0\(2),
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(1),
      R => \^adc0_reset_i\
    );
\pll_state_machine.drpen_status_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F260"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I3 => \^adc0_drpen_status\,
      O => \pll_state_machine.drpen_status_i_1_n_0\
    );
\pll_state_machine.drpen_status_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.drpen_status_i_1_n_0\,
      Q => \^adc0_drpen_status\,
      R => \^adc0_reset_i\
    );
\pll_state_machine.pll_on_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc0_do_mon(0),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc0_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \status_sm_state__0\(1),
      I5 => \pll_state_machine.pll_on_reg_n_0\,
      O => \pll_state_machine.pll_on_i_1_n_0\
    );
\pll_state_machine.pll_on_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.pll_on_i_1_n_0\,
      Q => \pll_state_machine.pll_on_reg_n_0\,
      R => \^adc0_reset_i\
    );
\pll_state_machine.status_req_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFEE0044"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I1 => \status_sm_state__0\(1),
      I2 => adc0_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \^adc0_status_req\,
      O => \pll_state_machine.status_req_i_1_n_0\
    );
\pll_state_machine.status_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_req_i_1_n_0\,
      Q => \^adc0_status_req\,
      R => \^adc0_reset_i\
    );
\pll_state_machine.status_timer_start_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF2000"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc0_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \pll_state_machine.status_timer_start_i_1_n_0\
    );
\pll_state_machine.status_timer_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_timer_start_i_1_n_0\,
      Q => \pll_state_machine.status_timer_start_reg_n_0\,
      R => \^adc0_reset_i\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_por_gnt,
      Q => por_gnt_r,
      R => \^adc0_reset_i\
    );
por_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => adc0_drprdy_por,
      I3 => \^adc0_por_req\,
      O => por_req_i_1_n_0
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_req_i_1_n_0,
      Q => \^adc0_por_req\,
      R => \^adc0_reset_i\
    );
\por_timer_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => clock_en_reg_n_0,
      I2 => \por_timer_count[0]_i_3_n_0\,
      I3 => \por_timer_count[0]_i_4_n_0\,
      O => \por_timer_count[0]_i_1_n_0\
    );
\por_timer_count[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10_n_0\
    );
\por_timer_count[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11_n_0\
    );
\por_timer_count[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12_n_0\
    );
\por_timer_count[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13_n_0\
    );
\por_timer_count[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14_n_0\
    );
\por_timer_count[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15_n_0\
    );
\por_timer_count[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16_n_0\
    );
\por_timer_count[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17_n_0\
    );
\por_timer_count[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18_n_0\
    );
\por_timer_count[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19_n_0\
    );
\por_timer_count[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20_n_0\
    );
\por_timer_count[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(6),
      I3 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_21_n_0\
    );
\por_timer_count[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(23),
      O => \por_timer_count[0]_i_22_n_0\
    );
\por_timer_count[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_count_reg(8),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(13),
      I4 => \por_timer_count[0]_i_24_n_0\,
      O => \por_timer_count[0]_i_23_n_0\
    );
\por_timer_count[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_count_reg(18),
      I2 => por_timer_count_reg(9),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_24_n_0\
    );
\por_timer_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_21_n_0\,
      I1 => por_timer_count_reg(0),
      I2 => por_timer_count_reg(2),
      I3 => por_timer_count_reg(3),
      I4 => por_timer_count_reg(1),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_3_n_0\
    );
\por_timer_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_22_n_0\,
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(15),
      I4 => por_timer_count_reg(20),
      I5 => \por_timer_count[0]_i_23_n_0\,
      O => \por_timer_count[0]_i_4_n_0\
    );
\por_timer_count[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5_n_0\
    );
\por_timer_count[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_6_n_0\
    );
\por_timer_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_7_n_0\
    );
\por_timer_count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8_n_0\
    );
\por_timer_count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_9_n_0\
    );
\por_timer_count[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(22),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10_n_0\
    );
\por_timer_count[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11_n_0\
    );
\por_timer_count[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12_n_0\
    );
\por_timer_count[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13_n_0\
    );
\por_timer_count[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14_n_0\
    );
\por_timer_count[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15_n_0\
    );
\por_timer_count[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(22),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2_n_0\
    );
\por_timer_count[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3_n_0\
    );
\por_timer_count[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4_n_0\
    );
\por_timer_count[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5_n_0\
    );
\por_timer_count[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6_n_0\
    );
\por_timer_count[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7_n_0\
    );
\por_timer_count[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8_n_0\
    );
\por_timer_count[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_9_n_0\
    );
\por_timer_count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10_n_0\
    );
\por_timer_count[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11_n_0\
    );
\por_timer_count[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12_n_0\
    );
\por_timer_count[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13_n_0\
    );
\por_timer_count[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14_n_0\
    );
\por_timer_count[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15_n_0\
    );
\por_timer_count[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16_n_0\
    );
\por_timer_count[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2_n_0\
    );
\por_timer_count[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3_n_0\
    );
\por_timer_count[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4_n_0\
    );
\por_timer_count[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5_n_0\
    );
\por_timer_count[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6_n_0\
    );
\por_timer_count[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7_n_0\
    );
\por_timer_count[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8_n_0\
    );
\por_timer_count[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2_n_7\,
      DI(7) => \por_timer_count[0]_i_5_n_0\,
      DI(6) => \por_timer_count[0]_i_6_n_0\,
      DI(5) => \por_timer_count[0]_i_7_n_0\,
      DI(4) => \por_timer_count[0]_i_8_n_0\,
      DI(3) => \por_timer_count[0]_i_9_n_0\,
      DI(2) => \por_timer_count[0]_i_10_n_0\,
      DI(1) => \por_timer_count[0]_i_11_n_0\,
      DI(0) => \por_timer_count[0]_i_12_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2_n_15\,
      S(7) => \por_timer_count[0]_i_13_n_0\,
      S(6) => \por_timer_count[0]_i_14_n_0\,
      S(5) => \por_timer_count[0]_i_15_n_0\,
      S(4) => \por_timer_count[0]_i_16_n_0\,
      S(3) => \por_timer_count[0]_i_17_n_0\,
      S(2) => \por_timer_count[0]_i_18_n_0\,
      S(1) => \por_timer_count[0]_i_19_n_0\,
      S(0) => \por_timer_count[0]_i_20_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2_n_0\,
      DI(5) => \por_timer_count[16]_i_3_n_0\,
      DI(4) => \por_timer_count[16]_i_4_n_0\,
      DI(3) => \por_timer_count[16]_i_5_n_0\,
      DI(2) => \por_timer_count[16]_i_6_n_0\,
      DI(1) => \por_timer_count[16]_i_7_n_0\,
      DI(0) => \por_timer_count[16]_i_8_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1_n_15\,
      S(7) => \por_timer_count[16]_i_9_n_0\,
      S(6) => \por_timer_count[16]_i_10_n_0\,
      S(5) => \por_timer_count[16]_i_11_n_0\,
      S(4) => \por_timer_count[16]_i_12_n_0\,
      S(3) => \por_timer_count[16]_i_13_n_0\,
      S(2) => \por_timer_count[16]_i_14_n_0\,
      S(1) => \por_timer_count[16]_i_15_n_0\,
      S(0) => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1_n_7\,
      DI(7) => \por_timer_count[8]_i_2_n_0\,
      DI(6) => \por_timer_count[8]_i_3_n_0\,
      DI(5) => \por_timer_count[8]_i_4_n_0\,
      DI(4) => \por_timer_count[8]_i_5_n_0\,
      DI(3) => \por_timer_count[8]_i_6_n_0\,
      DI(2) => \por_timer_count[8]_i_7_n_0\,
      DI(1) => \por_timer_count[8]_i_8_n_0\,
      DI(0) => \por_timer_count[8]_i_9_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1_n_15\,
      S(7) => \por_timer_count[8]_i_10_n_0\,
      S(6) => \por_timer_count[8]_i_11_n_0\,
      S(5) => \por_timer_count[8]_i_12_n_0\,
      S(4) => \por_timer_count[8]_i_13_n_0\,
      S(3) => \por_timer_count[8]_i_14_n_0\,
      S(2) => \por_timer_count[8]_i_15_n_0\,
      S(1) => \por_timer_count[8]_i_16_n_0\,
      S(0) => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^adc0_reset_i\
    );
por_timer_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555AAAB0000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => Q(19),
      I2 => Q(18),
      I3 => Q(17),
      I4 => por_timer_start,
      I5 => por_timer_start_reg_n_0,
      O => por_timer_start_i_1_n_0
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_timer_start_i_1_n_0,
      Q => por_timer_start_reg_n_0,
      R => \^adc0_reset_i\
    );
\por_timer_start_val[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEABFAAAAEABCA"
    )
        port map (
      I0 => Q(0),
      I1 => Q(24),
      I2 => mem_data_adc0(6),
      I3 => Q(23),
      I4 => Q(22),
      I5 => \por_timer_start_val_reg[15]_0\(0),
      O => \por_timer_start_val[0]_i_1_n_0\
    );
\por_timer_start_val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2_n_0\,
      I1 => adc0_supply_timer(2),
      I2 => \por_timer_start_val[15]_i_3__2_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(10),
      I4 => \por_timer_start_val[15]_i_5_n_0\,
      I5 => mem_data_adc0(1),
      O => \por_timer_start_val[10]_i_1_n_0\
    );
\por_timer_start_val[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => Q(22),
      I1 => mem_data_adc0(6),
      I2 => Q(24),
      I3 => Q(23),
      O => \por_timer_start_val[10]_i_2_n_0\
    );
\por_timer_start_val[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      O => adc0_supply_timer(2)
    );
\por_timer_start_val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val[15]_i_3__2_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(11),
      I4 => \por_timer_start_val[15]_i_5_n_0\,
      I5 => Q(9),
      O => \por_timer_start_val[11]_i_1_n_0\
    );
\por_timer_start_val[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F00"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_3__2_n_0\,
      I1 => \por_timer_start_val_reg[15]_0\(12),
      I2 => \por_timer_start_val[12]_i_2_n_0\,
      I3 => \por_timer_start_val[15]_i_5_n_0\,
      I4 => mem_data_adc0(2),
      O => \por_timer_start_val[12]_i_1_n_0\
    );
\por_timer_start_val[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0170000A01F0"
    )
        port map (
      I0 => Q(24),
      I1 => adc0_supply_timer(2),
      I2 => mem_data_adc0(6),
      I3 => Q(23),
      I4 => Q(22),
      I5 => Q(0),
      O => \por_timer_start_val[12]_i_2_n_0\
    );
\por_timer_start_val[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A83AAAA2A80A"
    )
        port map (
      I0 => mem_data_adc0(3),
      I1 => Q(24),
      I2 => mem_data_adc0(6),
      I3 => Q(23),
      I4 => Q(22),
      I5 => \por_timer_start_val_reg[15]_0\(13),
      O => \por_timer_start_val[13]_i_1_n_0\
    );
\por_timer_start_val[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFEF3CF00020000"
    )
        port map (
      I0 => \por_timer_start_val_reg[15]_0\(14),
      I1 => Q(22),
      I2 => Q(23),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      I5 => mem_data_adc0(4),
      O => \por_timer_start_val[14]_i_1_n_0\
    );
\por_timer_start_val[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => Q(17),
      I3 => por_timer_start,
      I4 => \^adc0_reset_i\,
      O => \por_timer_start_val[15]_i_1_n_0\
    );
\por_timer_start_val[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_3__2_n_0\,
      I1 => \por_timer_start_val_reg[15]_0\(15),
      I2 => \por_timer_start_val[15]_i_4_n_0\,
      I3 => \por_timer_start_val[15]_i_5_n_0\,
      I4 => mem_data_adc0(5),
      O => \por_timer_start_val[15]_i_2_n_0\
    );
\por_timer_start_val[15]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => Q(24),
      I1 => mem_data_adc0(6),
      I2 => Q(23),
      I3 => Q(22),
      O => \por_timer_start_val[15]_i_3__2_n_0\
    );
\por_timer_start_val[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110101111"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => Q(23),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      I5 => Q(22),
      O => \por_timer_start_val[15]_i_4_n_0\
    );
\por_timer_start_val[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1124"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(24),
      I3 => mem_data_adc0(6),
      O => \por_timer_start_val[15]_i_5_n_0\
    );
\por_timer_start_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEABFAAAAEABCA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(24),
      I2 => mem_data_adc0(6),
      I3 => Q(23),
      I4 => Q(22),
      I5 => \por_timer_start_val_reg[15]_0\(1),
      O => \por_timer_start_val[1]_i_1_n_0\
    );
\por_timer_start_val[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"041A0000"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => Q(24),
      I2 => Q(23),
      I3 => Q(22),
      I4 => \por_timer_start_val[15]_i_1_n_0\,
      O => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFBEF02020820"
    )
        port map (
      I0 => \por_timer_start_val[2]_i_2_n_0\,
      I1 => Q(22),
      I2 => Q(23),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      I5 => Q(2),
      O => \por_timer_start_val[2]_i_1_n_0\
    );
\por_timer_start_val[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740074007400B8FF"
    )
        port map (
      I0 => Q(0),
      I1 => \por_timer_start_val[10]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[15]_0\(2),
      I3 => \por_timer_start_val[5]_i_2__1_n_0\,
      I4 => \por_timer_start_val_reg[11]_0\(1),
      I5 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[2]_i_2_n_0\
    );
\por_timer_start_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFC84CCCC0C84C"
    )
        port map (
      I0 => Q(24),
      I1 => Q(3),
      I2 => Q(22),
      I3 => Q(23),
      I4 => mem_data_adc0(6),
      I5 => \por_timer_start_val[3]_i_2_n_0\,
      O => \por_timer_start_val[3]_i_1_n_0\
    );
\por_timer_start_val[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => Q(0),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val[10]_i_2_n_0\,
      I4 => \por_timer_start_val_reg[15]_0\(3),
      O => \por_timer_start_val[3]_i_2_n_0\
    );
\por_timer_start_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFAAA0ACAAFA"
    )
        port map (
      I0 => Q(4),
      I1 => \por_timer_start_val_reg[15]_0\(4),
      I2 => Q(23),
      I3 => Q(24),
      I4 => mem_data_adc0(6),
      I5 => Q(22),
      O => \por_timer_start_val[4]_i_1_n_0\
    );
\por_timer_start_val[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FF4444444F444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_5_n_0\,
      I1 => Q(5),
      I2 => \por_timer_start_val[5]_i_2__1_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(5),
      I4 => \por_timer_start_val[10]_i_2_n_0\,
      I5 => adc0_supply_timer(2),
      O => \por_timer_start_val[5]_i_1_n_0\
    );
\por_timer_start_val[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => mem_data_adc0(6),
      O => \por_timer_start_val[5]_i_2__1_n_0\
    );
\por_timer_start_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_5_n_0\,
      I1 => Q(6),
      I2 => \por_timer_start_val_reg[15]_0\(6),
      I3 => \por_timer_start_val[15]_i_3__2_n_0\,
      I4 => \por_timer_start_val[9]_i_2__0_n_0\,
      I5 => Q(0),
      O => \por_timer_start_val[6]_i_1_n_0\
    );
\por_timer_start_val[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_5_n_0\,
      I1 => Q(7),
      I2 => \por_timer_start_val_reg[15]_0\(7),
      I3 => \por_timer_start_val[15]_i_3__2_n_0\,
      I4 => \por_timer_start_val[12]_i_2_n_0\,
      O => \por_timer_start_val[7]_i_1_n_0\
    );
\por_timer_start_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => Q(0),
      I1 => \por_timer_start_val[9]_i_2__0_n_0\,
      I2 => Q(8),
      I3 => \por_timer_start_val[15]_i_5_n_0\,
      I4 => \por_timer_start_val_reg[15]_0\(8),
      I5 => \por_timer_start_val[15]_i_3__2_n_0\,
      O => \por_timer_start_val[8]_i_1_n_0\
    );
\por_timer_start_val[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_5_n_0\,
      I1 => mem_data_adc0(0),
      I2 => \por_timer_start_val_reg[15]_0\(9),
      I3 => \por_timer_start_val[15]_i_3__2_n_0\,
      I4 => \por_timer_start_val[9]_i_2__0_n_0\,
      O => \por_timer_start_val[9]_i_1_n_0\
    );
\por_timer_start_val[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => Q(24),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => \por_timer_start_val_reg[11]_0\(0),
      I3 => mem_data_adc0(6),
      I4 => Q(23),
      I5 => Q(22),
      O => \por_timer_start_val[9]_i_2__0_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_2_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(10),
      Q => por_timer_start_val(16),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(11),
      Q => por_timer_start_val(17),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(12),
      Q => por_timer_start_val(18),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(13),
      Q => por_timer_start_val(19),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(14),
      Q => por_timer_start_val(20),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(15),
      Q => por_timer_start_val(21),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(16),
      Q => por_timer_start_val(22),
      R => \por_timer_start_val[22]_i_1_n_0\
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dest_out,
      Q => power_ok_r,
      R => \^adc0_reset_i\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => powerup_state_r_reg_0,
      Q => powerup_state_r,
      R => \^adc0_reset_i\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => adc0_drprdy_por,
      O => \rdata[15]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(10),
      Q => \^rdata_reg[10]_0\(4),
      R => \^adc0_reset_i\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(11),
      Q => p_1_in(3),
      R => \^adc0_reset_i\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(12),
      Q => p_1_in(4),
      R => \^adc0_reset_i\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(13),
      Q => p_1_in(5),
      R => \^adc0_reset_i\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(14),
      Q => p_1_in(6),
      R => \^adc0_reset_i\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(15),
      Q => p_1_in(7),
      R => \^adc0_reset_i\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(4),
      Q => \^rdata_reg[10]_0\(0),
      R => \^adc0_reset_i\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(5),
      Q => \^rdata_reg[10]_0\(1),
      R => \^adc0_reset_i\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(6),
      Q => \^rdata_reg[10]_0\(2),
      R => \^adc0_reset_i\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(8),
      Q => p_1_in(0),
      R => \^adc0_reset_i\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => adc0_do_mon(9),
      Q => \^rdata_reg[10]_0\(3),
      R => \^adc0_reset_i\
    );
\restart_fg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => Q(19),
      I3 => \restart_fg[4]_i_2_n_0\,
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => p_2_in(0),
      O => \restart_fg[0]_i_1_n_0\
    );
\restart_fg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[7]_i_4_n_0\,
      I3 => Q(19),
      I4 => \restart_fg[5]_i_2_n_0\,
      I5 => p_2_in(1),
      O => \restart_fg[1]_i_1_n_0\
    );
\restart_fg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => Q(19),
      I3 => \restart_fg[6]_i_2_n_0\,
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => p_2_in(2),
      O => \restart_fg[2]_i_1_n_0\
    );
\restart_fg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => Q(19),
      I3 => \restart_fg[7]_i_3_n_0\,
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => p_2_in(3),
      O => \restart_fg[3]_i_1_n_0\
    );
\restart_fg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[4]_i_2_n_0\,
      I3 => Q(19),
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => \restart_fg_reg_n_0_[4]\,
      O => \restart_fg[4]_i_1_n_0\
    );
\restart_fg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      O => \restart_fg[4]_i_2_n_0\
    );
\restart_fg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[7]_i_4_n_0\,
      I3 => Q(19),
      I4 => \restart_fg[5]_i_2_n_0\,
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \restart_fg[5]_i_1_n_0\
    );
\restart_fg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      O => \restart_fg[5]_i_2_n_0\
    );
\restart_fg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[6]_i_2_n_0\,
      I3 => Q(19),
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \restart_fg[6]_i_1_n_0\
    );
\restart_fg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      O => \restart_fg[6]_i_2_n_0\
    );
\restart_fg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[7]_i_3_n_0\,
      I3 => Q(19),
      I4 => \restart_fg[7]_i_4_n_0\,
      I5 => \restart_fg_reg_n_0_[7]\,
      O => \restart_fg[7]_i_1_n_0\
    );
\restart_fg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \restart_fg[7]_i_5_n_0\,
      I2 => \restart_fg[7]_i_6_n_0\,
      I3 => \restart_fg[7]_i_7_n_0\,
      I4 => \restart_fg[7]_i_8_n_0\,
      O => \restart_fg[7]_i_2_n_0\
    );
\restart_fg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      O => \restart_fg[7]_i_3_n_0\
    );
\restart_fg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404040"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => Q(14),
      I3 => Q(10),
      I4 => Q(11),
      I5 => \restart_fg[7]_i_9_n_0\,
      O => \restart_fg[7]_i_4_n_0\
    );
\restart_fg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \rdata_reg_n_0_[3]\,
      I2 => \^rdata_reg[10]_0\(3),
      I3 => \rdata_reg_n_0_[0]\,
      O => \restart_fg[7]_i_5_n_0\
    );
\restart_fg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdata_reg_n_0_[7]\,
      I1 => p_1_in(4),
      I2 => p_1_in(0),
      I3 => \^rdata_reg[10]_0\(0),
      O => \restart_fg[7]_i_6_n_0\
    );
\restart_fg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(1),
      I1 => \rdata_reg_n_0_[1]\,
      I2 => p_1_in(6),
      I3 => \rdata_reg_n_0_[2]\,
      O => \restart_fg[7]_i_7_n_0\
    );
\restart_fg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^rdata_reg[10]_0\(4),
      I2 => \^rdata_reg[10]_0\(2),
      I3 => p_1_in(7),
      O => \restart_fg[7]_i_8_n_0\
    );
\restart_fg[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => Q(11),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => Q(16),
      I3 => Q(12),
      O => \restart_fg[7]_i_9_n_0\
    );
\restart_fg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[0]_i_1_n_0\,
      Q => p_2_in(0),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[1]_i_1_n_0\,
      Q => p_2_in(1),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[2]_i_1_n_0\,
      Q => p_2_in(2),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[3]_i_1_n_0\,
      Q => p_2_in(3),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[4]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[4]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[5]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[5]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[6]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[6]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[7]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\signal_high_adc0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc0_signal_lost_out(0),
      O => \signal_lost_r_reg[3]_1\(0)
    );
\signal_high_adc0[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc0_signal_lost_out(2),
      O => \signal_lost_r_reg[3]_1\(1)
    );
\signal_lost_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc0_signal_lost_out(0),
      Q => \signal_lost_r2_reg_n_0_[0]\,
      R => signal_lost_r0
    );
\signal_lost_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc0_signal_lost_out(2),
      Q => \signal_lost_r2_reg_n_0_[3]\,
      R => signal_lost_r0
    );
\signal_lost_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => \^adc0_done_i\,
      O => signal_lost_r0
    );
\signal_lost_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc0_signal_lost(0),
      Q => adc0_signal_lost_out(0),
      R => signal_lost_r0
    );
\signal_lost_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc0_signal_lost(1),
      Q => adc0_signal_lost_out(2),
      R => signal_lost_r0
    );
\slice_enables_adc0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc0_operation(0),
      O => D(0)
    );
\slice_enables_adc0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc0_operation(1),
      O => D(1)
    );
\slice_enables_adc0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc0_operation(2),
      O => D(2)
    );
\slice_enables_adc0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc0_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc0_operation(3),
      O => D(3)
    );
sm_reset_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sm_reset_pulse_reg,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => dest_out,
      I3 => sm_reset_r,
      O => sm_reset_pulse0
    );
sm_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => dest_out,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => sm_reset_pulse_reg,
      O => adc0_sm_reset_i
    );
status_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_gnt,
      Q => status_gnt_r,
      R => \^adc0_reset_i\
    );
\status_timer_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      I5 => \status_timer_count[0]_i_3_n_0\,
      O => \status_timer_count[0]_i_1_n_0\
    );
\status_timer_count[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_10_n_0\
    );
\status_timer_count[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_11_n_0\
    );
\status_timer_count[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(7),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_12_n_0\
    );
\status_timer_count[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_13_n_0\
    );
\status_timer_count[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_14_n_0\
    );
\status_timer_count[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_15_n_0\
    );
\status_timer_count[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_16_n_0\
    );
\status_timer_count[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_17_n_0\
    );
\status_timer_count[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_18_n_0\
    );
\status_timer_count[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_19_n_0\
    );
\status_timer_count[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => status_timer_count_reg(18),
      I2 => status_timer_count_reg(13),
      I3 => status_timer_count_reg(19),
      I4 => \status_timer_count[0]_i_22_n_0\,
      O => \status_timer_count[0]_i_20_n_0\
    );
\status_timer_count[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => status_timer_count_reg(2),
      I2 => status_timer_count_reg(11),
      I3 => status_timer_count_reg(4),
      I4 => \status_timer_count[0]_i_23_n_0\,
      O => \status_timer_count[0]_i_21_n_0\
    );
\status_timer_count[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => status_timer_count_reg(16),
      I2 => status_timer_count_reg(17),
      I3 => status_timer_count_reg(20),
      O => \status_timer_count[0]_i_22_n_0\
    );
\status_timer_count[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => status_timer_count_reg(8),
      I2 => status_timer_count_reg(5),
      I3 => status_timer_count_reg(10),
      O => \status_timer_count[0]_i_23_n_0\
    );
\status_timer_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => status_timer_count_reg(23),
      I2 => status_timer_count_reg(12),
      I3 => status_timer_count_reg(15),
      I4 => \status_timer_count[0]_i_20_n_0\,
      I5 => \status_timer_count[0]_i_21_n_0\,
      O => \status_timer_count[0]_i_3_n_0\
    );
\status_timer_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(7),
      O => \status_timer_count[0]_i_4_n_0\
    );
\status_timer_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_5_n_0\
    );
\status_timer_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_6_n_0\
    );
\status_timer_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_7_n_0\
    );
\status_timer_count[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(3),
      O => \status_timer_count[0]_i_8_n_0\
    );
\status_timer_count[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_9_n_0\
    );
\status_timer_count[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_10_n_0\
    );
\status_timer_count[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_11_n_0\
    );
\status_timer_count[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_12_n_0\
    );
\status_timer_count[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_13_n_0\
    );
\status_timer_count[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_14_n_0\
    );
\status_timer_count[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_15_n_0\
    );
\status_timer_count[16]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_16_n_0\
    );
\status_timer_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_2_n_0\
    );
\status_timer_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_3_n_0\
    );
\status_timer_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_4_n_0\
    );
\status_timer_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_5_n_0\
    );
\status_timer_count[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_6_n_0\
    );
\status_timer_count[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_7_n_0\
    );
\status_timer_count[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_8_n_0\
    );
\status_timer_count[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(23),
      O => \status_timer_count[16]_i_9_n_0\
    );
\status_timer_count[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_10_n_0\
    );
\status_timer_count[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_11_n_0\
    );
\status_timer_count[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_12_n_0\
    );
\status_timer_count[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(12),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_13_n_0\
    );
\status_timer_count[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_14_n_0\
    );
\status_timer_count[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_15_n_0\
    );
\status_timer_count[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_16_n_0\
    );
\status_timer_count[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(8),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_17_n_0\
    );
\status_timer_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_2_n_0\
    );
\status_timer_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_3_n_0\
    );
\status_timer_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_4_n_0\
    );
\status_timer_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(12),
      O => \status_timer_count[8]_i_5_n_0\
    );
\status_timer_count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_6_n_0\
    );
\status_timer_count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_7_n_0\
    );
\status_timer_count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(9),
      O => \status_timer_count[8]_i_8_n_0\
    );
\status_timer_count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(8),
      O => \status_timer_count[8]_i_9_n_0\
    );
\status_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_15\,
      Q => status_timer_count_reg(0),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[0]_i_2_n_0\,
      CO(6) => \status_timer_count_reg[0]_i_2_n_1\,
      CO(5) => \status_timer_count_reg[0]_i_2_n_2\,
      CO(4) => \status_timer_count_reg[0]_i_2_n_3\,
      CO(3) => \status_timer_count_reg[0]_i_2_n_4\,
      CO(2) => \status_timer_count_reg[0]_i_2_n_5\,
      CO(1) => \status_timer_count_reg[0]_i_2_n_6\,
      CO(0) => \status_timer_count_reg[0]_i_2_n_7\,
      DI(7) => \status_timer_count[0]_i_4_n_0\,
      DI(6) => \status_timer_count[0]_i_5_n_0\,
      DI(5) => \status_timer_count[0]_i_6_n_0\,
      DI(4) => \status_timer_count[0]_i_7_n_0\,
      DI(3) => \status_timer_count[0]_i_8_n_0\,
      DI(2) => \status_timer_count[0]_i_9_n_0\,
      DI(1) => \status_timer_count[0]_i_10_n_0\,
      DI(0) => \status_timer_count[0]_i_11_n_0\,
      O(7) => \status_timer_count_reg[0]_i_2_n_8\,
      O(6) => \status_timer_count_reg[0]_i_2_n_9\,
      O(5) => \status_timer_count_reg[0]_i_2_n_10\,
      O(4) => \status_timer_count_reg[0]_i_2_n_11\,
      O(3) => \status_timer_count_reg[0]_i_2_n_12\,
      O(2) => \status_timer_count_reg[0]_i_2_n_13\,
      O(1) => \status_timer_count_reg[0]_i_2_n_14\,
      O(0) => \status_timer_count_reg[0]_i_2_n_15\,
      S(7) => \status_timer_count[0]_i_12_n_0\,
      S(6) => \status_timer_count[0]_i_13_n_0\,
      S(5) => \status_timer_count[0]_i_14_n_0\,
      S(4) => \status_timer_count[0]_i_15_n_0\,
      S(3) => \status_timer_count[0]_i_16_n_0\,
      S(2) => \status_timer_count[0]_i_17_n_0\,
      S(1) => \status_timer_count[0]_i_18_n_0\,
      S(0) => \status_timer_count[0]_i_19_n_0\
    );
\status_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_13\,
      Q => status_timer_count_reg(10),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_12\,
      Q => status_timer_count_reg(11),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_11\,
      Q => status_timer_count_reg(12),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_10\,
      Q => status_timer_count_reg(13),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_9\,
      Q => status_timer_count_reg(14),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_8\,
      Q => status_timer_count_reg(15),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_15\,
      Q => status_timer_count_reg(16),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_status_timer_count_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \status_timer_count_reg[16]_i_1_n_1\,
      CO(5) => \status_timer_count_reg[16]_i_1_n_2\,
      CO(4) => \status_timer_count_reg[16]_i_1_n_3\,
      CO(3) => \status_timer_count_reg[16]_i_1_n_4\,
      CO(2) => \status_timer_count_reg[16]_i_1_n_5\,
      CO(1) => \status_timer_count_reg[16]_i_1_n_6\,
      CO(0) => \status_timer_count_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \status_timer_count[16]_i_2_n_0\,
      DI(5) => \status_timer_count[16]_i_3_n_0\,
      DI(4) => \status_timer_count[16]_i_4_n_0\,
      DI(3) => \status_timer_count[16]_i_5_n_0\,
      DI(2) => \status_timer_count[16]_i_6_n_0\,
      DI(1) => \status_timer_count[16]_i_7_n_0\,
      DI(0) => \status_timer_count[16]_i_8_n_0\,
      O(7) => \status_timer_count_reg[16]_i_1_n_8\,
      O(6) => \status_timer_count_reg[16]_i_1_n_9\,
      O(5) => \status_timer_count_reg[16]_i_1_n_10\,
      O(4) => \status_timer_count_reg[16]_i_1_n_11\,
      O(3) => \status_timer_count_reg[16]_i_1_n_12\,
      O(2) => \status_timer_count_reg[16]_i_1_n_13\,
      O(1) => \status_timer_count_reg[16]_i_1_n_14\,
      O(0) => \status_timer_count_reg[16]_i_1_n_15\,
      S(7) => \status_timer_count[16]_i_9_n_0\,
      S(6) => \status_timer_count[16]_i_10_n_0\,
      S(5) => \status_timer_count[16]_i_11_n_0\,
      S(4) => \status_timer_count[16]_i_12_n_0\,
      S(3) => \status_timer_count[16]_i_13_n_0\,
      S(2) => \status_timer_count[16]_i_14_n_0\,
      S(1) => \status_timer_count[16]_i_15_n_0\,
      S(0) => \status_timer_count[16]_i_16_n_0\
    );
\status_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_14\,
      Q => status_timer_count_reg(17),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_13\,
      Q => status_timer_count_reg(18),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_12\,
      Q => status_timer_count_reg(19),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_14\,
      Q => status_timer_count_reg(1),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_11\,
      Q => status_timer_count_reg(20),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_10\,
      Q => status_timer_count_reg(21),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_9\,
      Q => status_timer_count_reg(22),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[16]_i_1_n_8\,
      Q => status_timer_count_reg(23),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_13\,
      Q => status_timer_count_reg(2),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_12\,
      Q => status_timer_count_reg(3),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_11\,
      Q => status_timer_count_reg(4),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_10\,
      Q => status_timer_count_reg(5),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_9\,
      Q => status_timer_count_reg(6),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[0]_i_2_n_8\,
      Q => status_timer_count_reg(7),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_15\,
      Q => status_timer_count_reg(8),
      R => \^adc0_reset_i\
    );
\status_timer_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[8]_i_1_n_0\,
      CO(6) => \status_timer_count_reg[8]_i_1_n_1\,
      CO(5) => \status_timer_count_reg[8]_i_1_n_2\,
      CO(4) => \status_timer_count_reg[8]_i_1_n_3\,
      CO(3) => \status_timer_count_reg[8]_i_1_n_4\,
      CO(2) => \status_timer_count_reg[8]_i_1_n_5\,
      CO(1) => \status_timer_count_reg[8]_i_1_n_6\,
      CO(0) => \status_timer_count_reg[8]_i_1_n_7\,
      DI(7) => \status_timer_count[8]_i_2_n_0\,
      DI(6) => \status_timer_count[8]_i_3_n_0\,
      DI(5) => \status_timer_count[8]_i_4_n_0\,
      DI(4) => \status_timer_count[8]_i_5_n_0\,
      DI(3) => \status_timer_count[8]_i_6_n_0\,
      DI(2) => \status_timer_count[8]_i_7_n_0\,
      DI(1) => \status_timer_count[8]_i_8_n_0\,
      DI(0) => \status_timer_count[8]_i_9_n_0\,
      O(7) => \status_timer_count_reg[8]_i_1_n_8\,
      O(6) => \status_timer_count_reg[8]_i_1_n_9\,
      O(5) => \status_timer_count_reg[8]_i_1_n_10\,
      O(4) => \status_timer_count_reg[8]_i_1_n_11\,
      O(3) => \status_timer_count_reg[8]_i_1_n_12\,
      O(2) => \status_timer_count_reg[8]_i_1_n_13\,
      O(1) => \status_timer_count_reg[8]_i_1_n_14\,
      O(0) => \status_timer_count_reg[8]_i_1_n_15\,
      S(7) => \status_timer_count[8]_i_10_n_0\,
      S(6) => \status_timer_count[8]_i_11_n_0\,
      S(5) => \status_timer_count[8]_i_12_n_0\,
      S(4) => \status_timer_count[8]_i_13_n_0\,
      S(3) => \status_timer_count[8]_i_14_n_0\,
      S(2) => \status_timer_count[8]_i_15_n_0\,
      S(1) => \status_timer_count[8]_i_16_n_0\,
      S(0) => \status_timer_count[8]_i_17_n_0\
    );
\status_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1_n_0\,
      D => \status_timer_count_reg[8]_i_1_n_14\,
      Q => status_timer_count_reg(9),
      R => \^adc0_reset_i\
    );
wait_event_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE20000"
    )
        port map (
      I0 => wait_event_i_2_n_0,
      I1 => Q(19),
      I2 => wait_event_i_3_n_0,
      I3 => wait_event_i_4_n_0,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I5 => \^adc0_reset_i\,
      O => wait_event_i_1_n_0
    );
wait_event_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => wait_event_i_5_n_0,
      I3 => \por_timer_count[0]_i_4_n_0\,
      I4 => wait_event_reg_1,
      O => wait_event_i_2_n_0
    );
wait_event_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CAF0CA00C"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => pll_ok,
      I2 => Q(18),
      I3 => Q(17),
      I4 => adc0_cal_done,
      I5 => cal_const_done_r,
      O => wait_event_i_3_n_0
    );
wait_event_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004040455"
    )
        port map (
      I0 => \restart_fg[6]_i_2_n_0\,
      I1 => adc0_cal_done,
      I2 => cal_const_done_r,
      I3 => fg_cal_en_reg_n_0,
      I4 => bg_cal_en_reg_n_0,
      I5 => wait_event_i_7_n_0,
      O => wait_event_i_4_n_0
    );
wait_event_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(1),
      I2 => por_timer_count_reg(2),
      I3 => por_timer_count_reg(3),
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_21_n_0\,
      O => wait_event_i_5_n_0
    );
wait_event_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[0]\,
      I1 => adc0_status_0_falling_edge_seen_reg_n_0,
      I2 => \cal_enables_reg_n_0_[3]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      I4 => wait_event_i_8_n_0,
      O => wait_event_i_7_n_0
    );
wait_event_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[2]\,
      I1 => adc2_status_0_falling_edge_seen_reg_n_0,
      I2 => adc1_status_0_falling_edge_seen_reg_n_0,
      I3 => \cal_enables_reg_n_0_[1]\,
      O => wait_event_i_8_n_0
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wait_event_i_1_n_0,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__2\ is
  port (
    p_3_in : out STD_LOGIC;
    adc1_drpen_por : out STD_LOGIC;
    adc1_drpwe_por : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    interrupt_reg_0 : out STD_LOGIC;
    adc1_done_i : out STD_LOGIC;
    adc1_drpen_status : out STD_LOGIC;
    adc1_status_req : out STD_LOGIC;
    adc1_por_req : out STD_LOGIC;
    adc1_cal_start : out STD_LOGIC;
    \mem_data_adc1_reg[16]\ : out STD_LOGIC;
    \mem_data_adc1_reg[18]\ : out STD_LOGIC;
    \mem_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cleared_reg_0 : out STD_LOGIC;
    \mem_data_adc1_reg[6]\ : out STD_LOGIC;
    \rdata_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_addr_reg[3]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_2\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_3\ : out STD_LOGIC;
    \mem_addr_reg[0]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_4\ : out STD_LOGIC;
    \mem_addr_reg[1]_5\ : out STD_LOGIC;
    \mem_addr_reg[2]_1\ : out STD_LOGIC;
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    \mem_addr_reg[3]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_6\ : out STD_LOGIC;
    sm_reset_pulse0_0 : out STD_LOGIC;
    \FSM_sequential_const_sm_state_adc1_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \const_operation_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \signal_lost_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_lost_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    por_req_reg_0 : out STD_LOGIC;
    \pll_state_machine.status_req_reg_0\ : out STD_LOGIC;
    \mem_data_adc1_reg[17]\ : out STD_LOGIC;
    \mem_data_adc1_reg[5]\ : out STD_LOGIC;
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[1]_0\ : out STD_LOGIC;
    \mem_data_adc1_reg[16]_0\ : out STD_LOGIC;
    \pll_state_machine.drpaddr_status_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_bg_cal_en_written : out STD_LOGIC;
    adc10_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc11_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc12_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_por_gnt : in STD_LOGIC;
    adc1_drprdy_por : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    adc1_status_gnt : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    adc1_cal_done : in STD_LOGIC;
    mem_data_adc1 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_pulse_reg : in STD_LOGIC;
    sm_reset_r_8 : in STD_LOGIC;
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_bg_cal_off_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bg_cal_en_written_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bg_cal_en_written_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : in STD_LOGIC;
    dummy_read_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    const_req_adc1 : in STD_LOGIC;
    drp_req_adc1 : in STD_LOGIC;
    adc1_drprdy_status : in STD_LOGIC;
    adc1_tile_config_done : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[0]_0\ : in STD_LOGIC;
    \drpdi_por_reg[10]_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    adc1_pll_lock : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    \drpdi_por_reg[3]_0\ : in STD_LOGIC;
    \drpdi_por_reg[4]_0\ : in STD_LOGIC;
    wait_event_reg_1 : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \por_timer_start_val_reg[16]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bg_cal_en_written_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trim_code : in STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_reg[2]_0\ : in STD_LOGIC;
    \drpdi_por_reg[1]_0\ : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__2\ : entity is "ADC8_R2R_2048_por_fsm";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__2\ is
  signal \FSM_onehot_por_sm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc0_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal \^adc1_bg_cal_en_written\ : STD_LOGIC;
  signal \^adc1_cal_start\ : STD_LOGIC;
  signal \^adc1_done_i\ : STD_LOGIC;
  signal \^adc1_drpen_status\ : STD_LOGIC;
  signal adc1_operation : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^adc1_por_req\ : STD_LOGIC;
  signal adc1_signal_lost_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc1_status[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc1_status[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc1_status[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \adc1_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal \^adc1_status_req\ : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal adc1_supply_timer : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \adc2_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal \adc3_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal \bg_cal_en_written_i_1__0_n_0\ : STD_LOGIC;
  signal cal_const_done_r : STD_LOGIC;
  signal \cal_const_start_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_const_start_i_2__0_n_0\ : STD_LOGIC;
  signal \cal_enables[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_enables[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_enables[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[3]\ : STD_LOGIC;
  signal clear_interrupt : STD_LOGIC;
  signal \clear_interrupt_i_1__0_n_0\ : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal \cleared_i_1__0_n_0\ : STD_LOGIC;
  signal \^cleared_r_reg_0\ : STD_LOGIC;
  signal \^cleared_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__0_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \const_operation[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^const_operation_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \done_i_2__0_n_0\ : STD_LOGIC;
  signal \done_i_3__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpaddr_por[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_1_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal \enable_clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal \fg_cal_en_i_1__0_n_0\ : STD_LOGIC;
  signal \fg_cal_en_i_3__0_n_0\ : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal \interrupt_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_i_3__0_n_0\ : STD_LOGIC;
  signal \interrupt_i_4__0_n_0\ : STD_LOGIC;
  signal interrupt_i_5_n_0 : STD_LOGIC;
  signal \^interrupt_reg_0\ : STD_LOGIC;
  signal \mem_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mem_data_adc1_reg[16]\ : STD_LOGIC;
  signal \^mem_data_adc1_reg[17]\ : STD_LOGIC;
  signal \^mem_data_adc1_reg[18]\ : STD_LOGIC;
  signal \no_pll_restart_i_1__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_2__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_3__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_4__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_5__0_n_0\ : STD_LOGIC;
  signal no_pll_restart_i_6_n_0 : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_3_in\ : STD_LOGIC;
  signal pll_ok : STD_LOGIC;
  signal pll_ok_r : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpen_status_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_reg_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_req_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_i_1__0_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_reg_n_0\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__0_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__0_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal por_timer_start : STD_LOGIC;
  signal \por_timer_start_i_1__0_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \por_timer_start_val[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_2__1_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rdata_reg[9]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \restart_fg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[7]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal signal_lost_r0 : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal status_gnt_r : STD_LOGIC;
  signal status_sm_state : STD_LOGIC;
  signal \status_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \status_timer_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_9__0_n_0\ : STD_LOGIC;
  signal status_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \status_timer_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \wait_event_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_8__0_n_0\ : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_3__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_3__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_2__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[13]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_2__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_3__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_5__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[1]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_2__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_3__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_4__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_5__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[4]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[5]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[8]_i_1__0\ : label is "soft_lutpair276";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[12]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[13]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[14]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0\ : label is "soft_lutpair286";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[0]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[1]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[2]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute SOFT_HLUTNM of \adc0_status_0_falling_edge_seen_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \adc0_status_0_r_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \adc1_bg_cal_off[0]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \adc1_bg_cal_off[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \adc1_status[0]_INST_0_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \adc1_status[1]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \adc1_status[2]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \adc1_status[3]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \adc1_status_0_falling_edge_seen_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \adc1_status_0_r_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \adc2_status_0_falling_edge_seen_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \adc2_status_0_r_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \adc3_status_0_falling_edge_seen_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \adc3_status_0_r_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \bg_cal_en_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \cal_const_start_i_2__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cal_enables[0]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2__0\ : label is "soft_lutpair235";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of \clear_interrupt_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cleared_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \clock_en_i_2__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \const_operation[0]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \const_operation[1]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \const_operation[2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \const_operation[3]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \const_operation[4]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \const_operation[5]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \const_operation[7]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \const_operation[8]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \const_operation[9]_i_2__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_stop_adc1[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \data_stop_adc1[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_stop_adc1[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_stop_adc1[4]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \done_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \done_i_3__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \drpaddr_por[4]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \drpdi_por[0]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_3__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_4__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \drpdi_por[11]_i_2__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_3__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \drpdi_por[3]_i_4__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \drpdi_por[4]_i_3__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_5__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_3__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_6__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \drpdi_por[8]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \fg_cal_en_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \fg_cal_en_i_3__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \interrupt_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of interrupt_i_5 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_3__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_5__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_3__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mem_data_adc1[31]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mu_adc1[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mu_adc1[3]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \no_pll_restart_i_5__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_2__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_2__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_4__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \por_timer_start_val[5]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \por_timer_start_val[8]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \por_timer_start_val[9]_i_2__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \restart_fg[2]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \restart_fg[3]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \restart_fg[4]_i_2__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \restart_fg[5]_i_2__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_4__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_9__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \signal_high_adc1[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \signal_high_adc1[2]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \slice_enables_adc1[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \slice_enables_adc1[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \slice_enables_adc1[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \slice_enables_adc1[3]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \wait_event_i_2__0\ : label is "soft_lutpair236";
begin
  \FSM_onehot_por_sm_state_reg[1]_0\ <= \^fsm_onehot_por_sm_state_reg[1]_0\;
  adc1_bg_cal_en_written <= \^adc1_bg_cal_en_written\;
  adc1_cal_start <= \^adc1_cal_start\;
  adc1_done_i <= \^adc1_done_i\;
  adc1_drpen_status <= \^adc1_drpen_status\;
  adc1_por_req <= \^adc1_por_req\;
  adc1_status_req <= \^adc1_status_req\;
  cleared_r_reg_0 <= \^cleared_r_reg_0\;
  cleared_reg_0 <= \^cleared_reg_0\;
  \const_operation_reg[5]_0\(1 downto 0) <= \^const_operation_reg[5]_0\(1 downto 0);
  interrupt_reg_0 <= \^interrupt_reg_0\;
  \mem_addr_reg[6]_0\(6 downto 0) <= \^mem_addr_reg[6]_0\(6 downto 0);
  \mem_data_adc1_reg[16]\ <= \^mem_data_adc1_reg[16]\;
  \mem_data_adc1_reg[17]\ <= \^mem_data_adc1_reg[17]\;
  \mem_data_adc1_reg[18]\ <= \^mem_data_adc1_reg[18]\;
  p_3_in <= \^p_3_in\;
  \rdata_reg[9]_0\(2 downto 0) <= \^rdata_reg[9]_0\(2 downto 0);
\FSM_onehot_por_sm_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state[0]_i_2__0_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_por_sm_state[0]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => \FSM_onehot_por_sm_state[0]_i_3__0_n_0\,
      I2 => bg_cal_en_written_reg_2(0),
      I3 => Q(0),
      I4 => bg_cal_en_written_reg_2(3),
      I5 => mem_data_adc1(28),
      O => \FSM_onehot_por_sm_state[0]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => Q(2),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => Q(1),
      O => \FSM_onehot_por_sm_state[0]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state[10]_i_2__0_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_por_sm_state[10]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_3__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[10]_i_4_n_0\,
      I2 => mem_data_adc1(16),
      I3 => \restart_fg[7]_i_4__0_n_0\,
      I4 => mem_data_adc1(21),
      I5 => mem_data_adc1(19),
      O => \FSM_onehot_por_sm_state[10]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mem_data_adc1(20),
      I1 => mem_data_adc1(23),
      I2 => mem_data_adc1(22),
      O => \FSM_onehot_por_sm_state[10]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc1(17),
      I1 => mem_data_adc1(18),
      O => \FSM_onehot_por_sm_state[10]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[12]_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state[12]_i_3__0_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[12]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => done_reg_0(0),
      I2 => done_reg_0(2),
      I3 => done_reg_0(1),
      I4 => done_reg_0(3),
      O => \FSM_onehot_por_sm_state[12]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state[13]_i_2__0_n_0\,
      I2 => mem_data_adc1(26),
      I3 => mem_data_adc1(27),
      O => \FSM_onehot_por_sm_state[12]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__0_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc1(27),
      I4 => mem_data_adc1(26),
      O => \FSM_onehot_por_sm_state[13]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DDDD"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => done_reg_0(3),
      I2 => Q(2),
      I3 => done_reg_0(2),
      I4 => \FSM_onehot_por_sm_state[13]_i_3__0_n_0\,
      O => \FSM_onehot_por_sm_state[13]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => done_reg_0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => done_reg_0(1),
      I4 => Q(2),
      I5 => done_reg_0(2),
      O => \FSM_onehot_por_sm_state[13]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_3__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[14]_i_4__0_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg[0]_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_5__0_n_0\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => por_timer_start,
      I1 => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\,
      I2 => mem_data_adc1(23),
      I3 => mem_data_adc1(25),
      I4 => mem_data_adc1(24),
      O => \FSM_onehot_por_sm_state[14]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      I3 => \done_i_2__0_n_0\,
      I4 => \mem_addr[2]_i_2__0_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \drpaddr_por[10]_i_1__0_n_0\,
      I1 => por_gnt_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I3 => adc1_por_gnt,
      I4 => \fg_cal_en_i_3__0_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_7__0_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_4__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_reg_0(3),
      I1 => done_reg_0(1),
      I2 => done_reg_0(2),
      I3 => done_reg_0(0),
      O => \FSM_onehot_por_sm_state[14]_i_5__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \restart_fg_reg_n_0_[4]\,
      I1 => \restart_fg_reg_n_0_[5]\,
      I2 => p_2_in(2),
      I3 => \FSM_onehot_por_sm_state[14]_i_8__0_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEE0000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => drprdy_por_r,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I4 => adc1_drprdy_por,
      I5 => \FSM_onehot_por_sm_state[14]_i_9__0_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_7__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => mem_data_adc1(6),
      I1 => p_2_in(3),
      I2 => p_2_in(0),
      I3 => \restart_fg_reg_n_0_[7]\,
      I4 => p_2_in(1),
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \FSM_onehot_por_sm_state[14]_i_8__0_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[14]_i_9__0_n_0\
    );
\FSM_onehot_por_sm_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I1 => bg_cal_en_written_reg_2(3),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_written_reg_2(0),
      I4 => bg_cal_en_written_reg_2(2),
      O => \FSM_onehot_por_sm_state[1]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0FFFFE0C0E0C0"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I2 => \^interrupt_reg_0\,
      I3 => signal_lost_r,
      I4 => \FSM_onehot_por_sm_state[2]_i_2__0_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => bg_cal_en_written_reg_2(0),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_written_reg_2(3),
      O => \FSM_onehot_por_sm_state[2]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => clear_interrupt,
      O => \FSM_onehot_por_sm_state[3]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => mem_data_adc1(27),
      I2 => mem_data_adc1(26),
      I3 => cleared_reg_n_0,
      I4 => por_timer_start,
      I5 => \FSM_onehot_por_sm_state[3]_i_5__1_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__0_n_0\,
      O => clear_interrupt
    );
\FSM_onehot_por_sm_state[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => mem_data_adc1(25),
      I2 => mem_data_adc1(23),
      I3 => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_5__1_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state[12]_i_2__0_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00000B0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__0_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc1(26),
      I4 => mem_data_adc1(27),
      O => \FSM_onehot_por_sm_state[5]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state[10]_i_2__0_n_0\,
      O => \FSM_onehot_por_sm_state[8]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[10]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[12]_i_1__0_n_0\,
      Q => signal_lost_r,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[13]_i_1__0_n_0\,
      Q => por_timer_start,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[14]_i_2__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[8]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_3_in\
    );
\FSM_sequential_fsm_cs[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FFF1"
    )
        port map (
      I0 => \^adc1_status_req\,
      I1 => \^adc1_por_req\,
      I2 => const_req_adc1,
      I3 => drp_req_adc1,
      I4 => dummy_read_req,
      I5 => \FSM_sequential_fsm_cs_reg[2]_1\(0),
      O => \pll_state_machine.status_req_reg_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000F0000000E"
    )
        port map (
      I0 => \^adc1_por_req\,
      I1 => \FSM_sequential_fsm_cs_reg[2]\,
      I2 => \FSM_sequential_fsm_cs_reg[2]_0\,
      I3 => dummy_read_req,
      I4 => \FSM_sequential_fsm_cs_reg[2]_1\(1),
      I5 => \^adc1_status_req\,
      O => por_req_reg_0
    );
\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BC"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      I1 => \status_sm_state__0\(1),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(0),
      I1 => bg_cal_en_written_reg_1,
      O => \^p_3_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700C400"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0\,
      I3 => \status_sm_state__0\(2),
      I4 => adc1_drprdy_status,
      I5 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0\,
      O => status_sm_state
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \status_timer_count[0]_i_3__0_n_0\,
      I1 => status_timer_count_reg(0),
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__0_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2FF02F"
    )
        port map (
      I0 => adc1_status_gnt,
      I1 => status_gnt_r,
      I2 => \status_sm_state__0\(1),
      I3 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I4 => adc1_tile_config_done,
      I5 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__0_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__0_n_0\,
      Q => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      R => \^p_3_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__0_n_0\,
      Q => \status_sm_state__0\(1),
      R => \^p_3_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__0_n_0\,
      Q => \status_sm_state__0\(2),
      R => \^p_3_in\
    );
\adc0_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => \adc0_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc0_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^p_3_in\
    );
\adc0_status_0_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc0_status_sync,
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^p_3_in\
    );
\adc1_bg_cal_off[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc1_signal_lost_out(0),
      I1 => \adc1_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(0)
    );
\adc1_bg_cal_off[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc1_signal_lost_out(2),
      I1 => \adc1_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(1)
    );
\adc1_status[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \adc1_status[0]_INST_0_i_1_n_0\,
      I1 => \adc1_status[0]_INST_0_i_2_n_0\,
      I2 => \adc1_status[0]_INST_0_i_3_n_0\,
      I3 => \^cleared_r_reg_0\,
      I4 => Q(0),
      O => adc1_status(0)
    );
\adc1_status[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \adc1_status[0]_INST_0_i_1_n_0\
    );
\adc1_status[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => signal_lost_r,
      I2 => por_timer_start,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      O => \adc1_status[0]_INST_0_i_2_n_0\
    );
\adc1_status[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAF8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \adc1_status[0]_INST_0_i_3_n_0\
    );
\adc1_status[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(1),
      O => adc1_status(1)
    );
\adc1_status[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(2),
      O => adc1_status(2)
    );
\adc1_status[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[1]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => mem_data_adc1(28),
      O => adc1_status(3)
    );
\adc1_status[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFECC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I4 => \adc1_status[0]_INST_0_i_2_n_0\,
      I5 => \adc1_status[0]_INST_0_i_1_n_0\,
      O => \^fsm_onehot_por_sm_state_reg[1]_0\
    );
\adc1_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => \adc1_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc1_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^p_3_in\
    );
\adc1_status_0_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc1_status_sync,
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^p_3_in\
    );
\adc2_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => \adc2_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc2_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^p_3_in\
    );
\adc2_status_0_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc2_status_sync,
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^p_3_in\
    );
\adc3_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => \adc3_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc3_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^p_3_in\
    );
\adc3_status_0_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc3_status_sync,
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^p_3_in\
    );
\bg_cal_en_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_adc1(4),
      I1 => mem_data_adc1(5),
      I2 => por_timer_start,
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__0_n_0\,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^p_3_in\
    );
\bg_cal_en_written_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(3),
      I1 => bg_cal_en_written_reg_2(2),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_reg_n_0,
      I4 => wait_event_reg_n_0,
      I5 => \^adc1_bg_cal_en_written\,
      O => \bg_cal_en_written_i_1__0_n_0\
    );
bg_cal_en_written_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bg_cal_en_written_i_1__0_n_0\,
      Q => \^adc1_bg_cal_en_written\,
      R => \^p_3_in\
    );
cal_const_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_cal_done,
      Q => cal_const_done_r,
      R => \^p_3_in\
    );
\cal_const_start_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8FFFBC8C80008"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc1(23),
      I3 => \restart_fg[7]_i_4__0_n_0\,
      I4 => \cal_const_start_i_2__0_n_0\,
      I5 => \^adc1_cal_start\,
      O => \cal_const_start_i_1__0_n_0\
    );
\cal_const_start_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \fg_cal_en_i_3__0_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc1(25),
      I3 => mem_data_adc1(23),
      I4 => mem_data_adc1(24),
      O => \cal_const_start_i_2__0_n_0\
    );
cal_const_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cal_const_start_i_1__0_n_0\,
      Q => \^adc1_cal_start\,
      R => \^p_3_in\
    );
\cal_enables[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc1(0),
      I1 => mem_data_adc1(6),
      I2 => p_2_in(0),
      O => \cal_enables[0]_i_1__0_n_0\
    );
\cal_enables[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc1(1),
      I1 => mem_data_adc1(6),
      I2 => p_2_in(1),
      O => \cal_enables[1]_i_1__0_n_0\
    );
\cal_enables[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc1(2),
      I1 => mem_data_adc1(6),
      I2 => p_2_in(2),
      O => \cal_enables[2]_i_1__0_n_0\
    );
\cal_enables[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc1(23),
      I3 => mem_data_adc1(25),
      I4 => mem_data_adc1(24),
      O => \cal_enables[3]_i_1__0_n_0\
    );
\cal_enables[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc1(3),
      I1 => mem_data_adc1(6),
      I2 => p_2_in(3),
      O => \cal_enables[3]_i_2__0_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => \cal_enables[0]_i_1__0_n_0\,
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^p_3_in\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => \cal_enables[1]_i_1__0_n_0\,
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^p_3_in\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => \cal_enables[2]_i_1__0_n_0\,
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^p_3_in\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => \cal_enables[3]_i_2__0_n_0\,
      Q => \cal_enables_reg_n_0_[3]\,
      R => \^p_3_in\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => adc10_status(0)
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => adc11_status(0)
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => adc12_status(0)
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => adc13_status(0)
    );
\clear_interrupt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => clear_interrupt,
      I2 => clear_interrupt_reg_n_0,
      O => \clear_interrupt_i_1__0_n_0\
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clear_interrupt_i_1__0_n_0\,
      Q => clear_interrupt_reg_n_0,
      R => \^p_3_in\
    );
\cleared_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"46EE"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      O => \cleared_i_1__0_n_0\
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => \^cleared_r_reg_0\,
      R => \^p_3_in\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cleared_i_1__0_n_0\,
      Q => cleared_reg_n_0,
      R => \^p_3_in\
    );
\clock_en_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => p_0_in(0)
    );
\clock_en_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(1),
      I1 => clock_en_count_reg(0),
      O => p_0_in(1)
    );
\clock_en_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      O => p_0_in(2)
    );
\clock_en_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(2),
      O => p_0_in(3)
    );
\clock_en_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => p_0_in(4)
    );
\clock_en_count[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_3_in\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => p_0_in(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_3_in\,
      I2 => \clock_en_i_2__0_n_0\,
      I3 => clock_en_count_reg(5),
      O => \clock_en_i_1__0_n_0\
    );
\clock_en_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => \clock_en_i_2__0_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__0_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^p_3_in\
    );
\const_operation[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => por_timer_start,
      I2 => p_2_in(0),
      I3 => mem_data_adc1(6),
      I4 => mem_data_adc1(0),
      O => \const_operation[0]_i_1__0_n_0\
    );
\const_operation[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => por_timer_start,
      I2 => p_2_in(1),
      I3 => mem_data_adc1(6),
      I4 => mem_data_adc1(1),
      O => \const_operation[1]_i_1__0_n_0\
    );
\const_operation[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => por_timer_start,
      I2 => p_2_in(2),
      I3 => mem_data_adc1(6),
      I4 => mem_data_adc1(2),
      O => \const_operation[2]_i_1__0_n_0\
    );
\const_operation[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => por_timer_start,
      I2 => p_2_in(3),
      I3 => mem_data_adc1(6),
      I4 => mem_data_adc1(3),
      O => \const_operation[3]_i_1__0_n_0\
    );
\const_operation[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => por_timer_start,
      I2 => mem_data_adc1(4),
      I3 => mem_data_adc1(6),
      O => \const_operation[4]_i_1__0_n_0\
    );
\const_operation[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc1(5),
      I1 => por_timer_start,
      I2 => mem_data_adc1(24),
      I3 => mem_data_adc1(6),
      O => \const_operation[5]_i_1__0_n_0\
    );
\const_operation[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc1(7),
      I1 => por_timer_start,
      I2 => mem_data_adc1(24),
      I3 => mem_data_adc1(6),
      O => \const_operation[7]_i_1__0_n_0\
    );
\const_operation[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc1(8),
      I1 => por_timer_start,
      I2 => mem_data_adc1(24),
      I3 => mem_data_adc1(6),
      O => \const_operation[8]_i_1__0_n_0\
    );
\const_operation[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0800C000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__0_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc1(23),
      I3 => mem_data_adc1(25),
      I4 => mem_data_adc1(24),
      I5 => \fg_cal_en_i_3__0_n_0\,
      O => \const_operation[9]_i_1__0_n_0\
    );
\const_operation[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc1(9),
      I1 => por_timer_start,
      I2 => mem_data_adc1(24),
      I3 => mem_data_adc1(6),
      O => \const_operation[9]_i_2__0_n_0\
    );
\const_operation_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[0]_i_1__0_n_0\,
      Q => adc1_operation(0),
      R => \^p_3_in\
    );
\const_operation_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[1]_i_1__0_n_0\,
      Q => adc1_operation(1),
      R => \^p_3_in\
    );
\const_operation_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[2]_i_1__0_n_0\,
      Q => adc1_operation(2),
      R => \^p_3_in\
    );
\const_operation_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[3]_i_1__0_n_0\,
      Q => adc1_operation(3),
      R => \^p_3_in\
    );
\const_operation_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[4]_i_1__0_n_0\,
      Q => \^const_operation_reg[5]_0\(0),
      R => \^p_3_in\
    );
\const_operation_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[5]_i_1__0_n_0\,
      Q => \^const_operation_reg[5]_0\(1),
      R => \^p_3_in\
    );
\const_operation_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[7]_i_1__0_n_0\,
      Q => adc1_operation(7),
      R => \^p_3_in\
    );
\const_operation_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[8]_i_1__0_n_0\,
      Q => adc1_operation(8),
      R => \^p_3_in\
    );
\const_operation_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__0_n_0\,
      D => \const_operation[9]_i_2__0_n_0\,
      Q => adc1_operation(9),
      R => \^p_3_in\
    );
\data_stop_adc1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]\(0)
    );
\data_stop_adc1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(0),
      I1 => \adc1_bg_cal_off_reg[2]\(0),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]\(1)
    );
\data_stop_adc1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]\(2)
    );
\data_stop_adc1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]\(3)
    );
\done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => cleared_reg_n_0,
      I2 => \done_i_2__0_n_0\,
      I3 => \done_i_3__0_n_0\,
      I4 => signal_lost_r,
      I5 => \^adc1_done_i\,
      O => \done_i_1__1_n_0\
    );
\done_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => done_reg_0(3),
      I2 => done_reg_0(0),
      I3 => done_reg_0(1),
      I4 => done_reg_0(2),
      O => \done_i_2__0_n_0\
    );
\done_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => adc1_signal_lost_out(2),
      I1 => \signal_lost_r2_reg_n_0_[3]\,
      I2 => adc1_signal_lost_out(0),
      I3 => \signal_lost_r2_reg_n_0_[0]\,
      O => \done_i_3__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__1_n_0\,
      Q => \^adc1_done_i\,
      R => \^p_3_in\
    );
\drpaddr_por[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(16),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[0]_i_1__0_n_0\
    );
\drpaddr_por[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_1__0_n_0\
    );
\drpaddr_por[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(25),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_2__0_n_0\
    );
\drpaddr_por[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(17),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[1]_i_1__0_n_0\
    );
\drpaddr_por[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[2]_i_1__0_n_0\
    );
\drpaddr_por[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(19),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[3]_i_1__0_n_0\
    );
\drpaddr_por[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(20),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[4]_i_1__0_n_0\
    );
\drpaddr_por[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(21),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[5]_i_1__0_n_0\
    );
\drpaddr_por[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(22),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[6]_i_1__0_n_0\
    );
\drpaddr_por[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(23),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[8]_i_1__0_n_0\
    );
\drpaddr_por[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[9]_i_1__0_n_0\
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[0]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^p_3_in\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[10]_i_2__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(9),
      R => \^p_3_in\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[1]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^p_3_in\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[2]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^p_3_in\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[3]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^p_3_in\
    );
\drpaddr_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[4]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^p_3_in\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[5]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^p_3_in\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[6]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^p_3_in\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[8]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^p_3_in\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__0_n_0\,
      D => \drpaddr_por[9]_i_1__0_n_0\,
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^p_3_in\
    );
\drpdi_por[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \drpdi_por[0]_i_3_n_0\,
      I2 => \drpdi_por[15]_i_3__0_n_0\,
      I3 => \drpdi_por[0]_i_4_n_0\,
      O => \drpdi_por[0]_i_1__0_n_0\
    );
\drpdi_por[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \drpdi_por[6]_i_7__0_n_0\,
      I1 => mem_data_adc1(17),
      I2 => mem_data_adc1(18),
      I3 => mem_data_adc1(19),
      I4 => mem_data_adc1(16),
      O => \drpdi_por[0]_i_2__0_n_0\
    );
\drpdi_por[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FFF4FFF4FFF4F"
    )
        port map (
      I0 => \drpdi_por[15]_i_4_n_0\,
      I1 => mem_data_adc1(0),
      I2 => \rdata_reg_n_0_[0]\,
      I3 => cleared_reg_n_0,
      I4 => mem_data_adc1(26),
      I5 => mem_data_adc1(27),
      O => \drpdi_por[0]_i_3_n_0\
    );
\drpdi_por[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F77FF77F4444"
    )
        port map (
      I0 => \drpdi_por[0]_i_5__0_n_0\,
      I1 => \drpdi_por[0]_i_6_n_0\,
      I2 => mem_data_adc1(16),
      I3 => mem_data_adc1(21),
      I4 => \rdata_reg_n_0_[0]\,
      I5 => mem_data_adc1(0),
      O => \drpdi_por[0]_i_4_n_0\
    );
\drpdi_por[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800FFFFB8FFFF"
    )
        port map (
      I0 => adc1_signal_lost_out(2),
      I1 => mem_data_adc1(24),
      I2 => adc1_signal_lost_out(0),
      I3 => mem_data_adc1(21),
      I4 => mem_data_adc1(16),
      I5 => trim_code(0),
      O => \drpdi_por[0]_i_5__0_n_0\
    );
\drpdi_por[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \drpdi_por[6]_i_6__1_n_0\,
      I1 => mem_data_adc1(19),
      I2 => mem_data_adc1(22),
      I3 => mem_data_adc1(20),
      I4 => mem_data_adc1(17),
      I5 => mem_data_adc1(18),
      O => \drpdi_por[0]_i_6_n_0\
    );
\drpdi_por[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B888B8"
    )
        port map (
      I0 => \drpdi_por[10]_i_2__0_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => p_1_in(2),
      I3 => mem_data_adc1(10),
      I4 => \drpdi_por[10]_i_4__0_n_0\,
      O => \drpdi_por[10]_i_1__0_n_0\
    );
\drpdi_por[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DED212D2"
    )
        port map (
      I0 => mem_data_adc1(10),
      I1 => \^mem_data_adc1_reg[18]\,
      I2 => p_1_in(2),
      I3 => \^mem_data_adc1_reg[17]\,
      I4 => \drpdi_por_reg[10]_0\,
      I5 => \drpdi_por[11]_i_2__0_n_0\,
      O => \drpdi_por[10]_i_2__0_n_0\
    );
\drpdi_por[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_adc1(26),
      I2 => mem_data_adc1(27),
      O => \^cleared_reg_0\
    );
\drpdi_por[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => Q(2),
      I1 => mem_data_adc1(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \drpdi_por[0]_i_2__0_n_0\,
      O => \drpdi_por[10]_i_4__0_n_0\
    );
\drpdi_por[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mem_data_adc1(17),
      I1 => mem_data_adc1(19),
      I2 => mem_data_adc1(16),
      O => \^mem_data_adc1_reg[17]\
    );
\drpdi_por[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1140F300"
    )
        port map (
      I0 => \drpdi_por[11]_i_2__0_n_0\,
      I1 => mem_data_adc1(11),
      I2 => \drpdi_por[11]_i_3__0_n_0\,
      I3 => p_1_in(3),
      I4 => \drpdi_por[15]_i_3__0_n_0\,
      O => \drpdi_por[11]_i_1__0_n_0\
    );
\drpdi_por[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => mem_data_adc1(28),
      I3 => \pll_state_machine.pll_on_reg_n_0\,
      O => \drpdi_por[11]_i_2__0_n_0\
    );
\drpdi_por[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => \drpdi_por[0]_i_2__0_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => mem_data_adc1(28),
      I5 => Q(2),
      O => \drpdi_por[11]_i_3__0_n_0\
    );
\drpdi_por[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__0_n_0\,
      I1 => \drpdi_por[15]_i_3__0_n_0\,
      I2 => mem_data_adc1(12),
      I3 => p_1_in(4),
      O => \drpdi_por[12]_i_1__0_n_0\
    );
\drpdi_por[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__0_n_0\,
      I1 => \drpdi_por[15]_i_3__0_n_0\,
      I2 => mem_data_adc1(13),
      I3 => p_1_in(5),
      O => \drpdi_por[13]_i_1__0_n_0\
    );
\drpdi_por[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC2C"
    )
        port map (
      I0 => \drpdi_por[15]_i_3__0_n_0\,
      I1 => p_1_in(6),
      I2 => mem_data_adc1(14),
      I3 => \drpdi_por[15]_i_2__0_n_0\,
      O => \drpdi_por[14]_i_1__0_n_0\
    );
\drpdi_por[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__0_n_0\,
      I1 => \drpdi_por[15]_i_3__0_n_0\,
      I2 => mem_data_adc1(15),
      I3 => p_1_in(7),
      O => \drpdi_por[15]_i_1__0_n_0\
    );
\drpdi_por[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F8F8F8"
    )
        port map (
      I0 => \drpdi_por[15]_i_4_n_0\,
      I1 => \drpdi_por[0]_i_2__0_n_0\,
      I2 => cleared_reg_n_0,
      I3 => mem_data_adc1(26),
      I4 => mem_data_adc1(27),
      I5 => \drpdi_por[15]_i_3__0_n_0\,
      O => \drpdi_por[15]_i_2__0_n_0\
    );
\drpdi_por[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707070"
    )
        port map (
      I0 => mem_data_adc1(27),
      I1 => mem_data_adc1(26),
      I2 => cleared_reg_n_0,
      I3 => \^mem_data_adc1_reg[18]\,
      I4 => mem_data_adc1(19),
      O => \drpdi_por[15]_i_3__0_n_0\
    );
\drpdi_por[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => mem_data_adc1(28),
      I3 => Q(2),
      O => \drpdi_por[15]_i_4_n_0\
    );
\drpdi_por[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEFF"
    )
        port map (
      I0 => \drpdi_por[1]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => mem_data_adc1(1),
      I3 => \drpdi_por[4]_i_3__2_n_0\,
      I4 => \drpdi_por_reg[1]_0\,
      O => \drpdi_por[1]_i_1__0_n_0\
    );
\drpdi_por[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[1]\,
      I3 => mem_data_adc1(1),
      I4 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[1]_i_2__0_n_0\
    );
\drpdi_por[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEFF"
    )
        port map (
      I0 => \drpdi_por[2]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[2]\,
      I2 => mem_data_adc1(2),
      I3 => \drpdi_por[4]_i_3__2_n_0\,
      I4 => \drpdi_por_reg[2]_0\,
      O => \drpdi_por[2]_i_1__0_n_0\
    );
\drpdi_por[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => mem_data_adc1(2),
      I4 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[2]_i_2__0_n_0\
    );
\drpdi_por[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEEA"
    )
        port map (
      I0 => \drpdi_por_reg[3]_0\,
      I1 => \drpdi_por[4]_i_3__2_n_0\,
      I2 => mem_data_adc1(3),
      I3 => \rdata_reg_n_0_[3]\,
      I4 => \drpdi_por[3]_i_3__2_n_0\,
      O => \drpdi_por[3]_i_1__0_n_0\
    );
\drpdi_por[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000077F7FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => mem_data_adc1(3),
      I3 => \drpdi_por[15]_i_4_n_0\,
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[3]_i_3__2_n_0\
    );
\drpdi_por[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_data_adc1(16),
      I1 => mem_data_adc1(19),
      O => \mem_data_adc1_reg[16]_0\
    );
\drpdi_por[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AEEA"
    )
        port map (
      I0 => \drpdi_por_reg[4]_0\,
      I1 => \drpdi_por[4]_i_3__2_n_0\,
      I2 => mem_data_adc1(4),
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \drpdi_por[4]_i_4__2_n_0\,
      O => \drpdi_por[4]_i_1_n_0\
    );
\drpdi_por[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^mem_data_adc1_reg[16]\,
      I1 => \^mem_data_adc1_reg[18]\,
      I2 => mem_data_adc1(19),
      O => \drpdi_por[4]_i_3__2_n_0\
    );
\drpdi_por[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000077F7FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => mem_data_adc1(4),
      I3 => \drpdi_por[15]_i_4_n_0\,
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[4]_i_4__2_n_0\
    );
\drpdi_por[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \drpdi_por[15]_i_4_n_0\,
      I2 => mem_data_adc1(5),
      I3 => \^rdata_reg[9]_0\(0),
      O => \mem_data_adc1_reg[5]\
    );
\drpdi_por[5]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc1(16),
      I1 => mem_data_adc1(21),
      I2 => \drpdi_por[0]_i_6_n_0\,
      O => \^mem_data_adc1_reg[16]\
    );
\drpdi_por[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \drpdi_por[6]_i_6__1_n_0\,
      I1 => mem_data_adc1(18),
      I2 => mem_data_adc1(16),
      I3 => mem_data_adc1(17),
      I4 => \drpdi_por[6]_i_7__0_n_0\,
      O => \^mem_data_adc1_reg[18]\
    );
\drpdi_por[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000075FFFFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \drpdi_por[15]_i_4_n_0\,
      I2 => mem_data_adc1(6),
      I3 => \^rdata_reg[9]_0\(1),
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \mem_data_adc1_reg[6]\
    );
\drpdi_por[6]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => Q(0),
      I2 => Q(2),
      O => \drpdi_por[6]_i_6__1_n_0\
    );
\drpdi_por[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mem_data_adc1(22),
      I1 => mem_data_adc1(23),
      I2 => mem_data_adc1(20),
      I3 => mem_data_adc1(21),
      I4 => mem_data_adc1(24),
      I5 => mem_data_adc1(25),
      O => \drpdi_por[6]_i_7__0_n_0\
    );
\drpdi_por[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFBFBB"
    )
        port map (
      I0 => \drpdi_por_reg[7]_0\,
      I1 => \^cleared_reg_0\,
      I2 => \drpdi_por[7]_i_3_n_0\,
      I3 => mem_data_adc1(7),
      I4 => \rdata_reg_n_0_[7]\,
      I5 => \drpdi_por[7]_i_4__2_n_0\,
      O => \drpdi_por[7]_i_1__0_n_0\
    );
\drpdi_por[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \^mem_data_adc1_reg[18]\,
      I1 => \pll_state_machine.pll_on_reg_n_0\,
      I2 => mem_data_adc1(28),
      I3 => Q(0),
      I4 => Q(2),
      O => \drpdi_por[7]_i_3_n_0\
    );
\drpdi_por[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000077F7FFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[0]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[7]\,
      I2 => mem_data_adc1(7),
      I3 => \drpdi_por[15]_i_4_n_0\,
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[7]_i_4__2_n_0\
    );
\drpdi_por[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \drpdi_por[10]_i_4__0_n_0\,
      I2 => mem_data_adc1(8),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[8]_i_2__0_n_0\,
      O => \drpdi_por[8]_i_1__0_n_0\
    );
\drpdi_por[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0E0EE00000000"
    )
        port map (
      I0 => \drpdi_por[8]_i_3_n_0\,
      I1 => \drpdi_por_reg[8]_0\,
      I2 => \drpdi_por[7]_i_3_n_0\,
      I3 => mem_data_adc1(8),
      I4 => p_1_in(0),
      I5 => \^cleared_reg_0\,
      O => \drpdi_por[8]_i_2__0_n_0\
    );
\drpdi_por[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc1(19),
      I1 => \^mem_data_adc1_reg[18]\,
      O => \drpdi_por[8]_i_3_n_0\
    );
\drpdi_por[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \^rdata_reg[9]_0\(2),
      I1 => \drpdi_por[10]_i_4__0_n_0\,
      I2 => mem_data_adc1(9),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por_reg[9]_0\,
      O => \drpdi_por[9]_i_1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[0]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_3_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[10]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_3_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[11]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_3_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[12]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_3_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[13]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_3_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[14]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_3_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[15]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_3_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[1]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_3_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[2]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_3_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[3]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_3_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[4]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_3_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => D(0),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_3_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => D(1),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_3_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[7]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_3_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[8]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_3_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[9]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_3_in\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_status[0]_INST_0_i_1_n_0\,
      D => \drpaddr_por[10]_i_1__0_n_0\,
      Q => adc1_drpen_por,
      R => \^p_3_in\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_drprdy_por,
      Q => drprdy_por_r,
      R => \^p_3_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_status[0]_INST_0_i_1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => adc1_drpwe_por,
      R => \^p_3_in\
    );
\enable_clock_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => \restart_fg[4]_i_2__0_n_0\,
      I2 => mem_data_adc1(25),
      I3 => \por_timer_start_val[15]_i_2__0_n_0\,
      I4 => por_timer_start,
      I5 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__0_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__0_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_3_in\
    );
\fg_cal_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc1(23),
      I2 => mem_data_adc1(25),
      I3 => mem_data_adc1(24),
      I4 => \fg_cal_en_i_3__0_n_0\,
      O => \fg_cal_en_i_1__0_n_0\
    );
\fg_cal_en_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc1(4),
      I1 => mem_data_adc1(5),
      I2 => por_timer_start,
      O => fg_cal_en
    );
\fg_cal_en_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => wait_event_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \fg_cal_en_i_3__0_n_0\
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__0_n_0\,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^p_3_in\
    );
\interrupt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^interrupt_reg_0\,
      O => \interrupt_i_1__0_n_0\
    );
\interrupt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCFFFCDDCC"
    )
        port map (
      I0 => \interrupt_i_3__0_n_0\,
      I1 => \interrupt_i_4__0_n_0\,
      I2 => interrupt_i_5_n_0,
      I3 => mem_data_adc1(28),
      I4 => clocks_ok_r,
      I5 => clocks_ok_r_reg_0,
      O => interrupt0
    );
\interrupt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
        port map (
      I0 => pll_ok_r,
      I1 => adc1_pll_lock,
      I2 => \pll_state_machine.pll_on_reg_n_0\,
      I3 => powerup_state_r_reg_0,
      I4 => powerup_state_r,
      I5 => interrupt_i_5_n_0,
      O => \interrupt_i_3__0_n_0\
    );
\interrupt_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => Q(2),
      I1 => mem_data_adc1(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => power_ok_r,
      I5 => power_ok_r_reg_0,
      O => \interrupt_i_4__0_n_0\
    );
interrupt_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => interrupt_i_5_n_0
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \interrupt_i_1__0_n_0\,
      Q => \^interrupt_reg_0\,
      R => \^p_3_in\
    );
\mem_addr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0F0E0E"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \mem_addr[1]_i_2__0_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__0_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      O => \mem_addr[0]_i_1__0_n_0\
    );
\mem_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF0FFF8CCCC"
    )
        port map (
      I0 => \mem_addr[2]_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \mem_addr[1]_i_2__0_n_0\,
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[1]_i_1__0_n_0\
    );
\mem_addr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \mem_addr[1]_i_2__0_n_0\
    );
\mem_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28882882"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \mem_addr[2]_i_2__0_n_0\,
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \mem_addr[2]_i_3__0_n_0\,
      O => \mem_addr[2]_i_1__0_n_0\
    );
\mem_addr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FF6"
    )
        port map (
      I0 => \signal_lost_r2_reg_n_0_[0]\,
      I1 => adc1_signal_lost_out(0),
      I2 => \signal_lost_r2_reg_n_0_[3]\,
      I3 => adc1_signal_lost_out(2),
      I4 => \mem_addr[2]_i_4__0_n_0\,
      O => \mem_addr[2]_i_2__0_n_0\
    );
\mem_addr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBB28883CCC2888"
    )
        port map (
      I0 => \mem_addr[1]_i_2__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[2]_i_3__0_n_0\
    );
\mem_addr[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => done_reg_0(2),
      I1 => done_reg_0(1),
      I2 => done_reg_0(0),
      I3 => done_reg_0(3),
      O => \mem_addr[2]_i_4__0_n_0\
    );
\mem_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \mem_addr[3]_i_2__0_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[3]_i_3__0_n_0\,
      O => \mem_addr[3]_i_1__0_n_0\
    );
\mem_addr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB32"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \mem_addr[2]_i_2__0_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_2__0_n_0\
    );
\mem_addr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCBCBC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_4__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \mem_addr[4]_i_5_n_0\,
      O => \mem_addr[3]_i_3__0_n_0\
    );
\mem_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \mem_addr[4]_i_2__0_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[4]_i_3__0_n_0\,
      O => \mem_addr[4]_i_1__0_n_0\
    );
\mem_addr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFAAFE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__0_n_0\,
      I4 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_2__0_n_0\
    );
\mem_addr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CBCBCCC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_4__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(3),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \mem_addr[4]_i_4__0_n_0\,
      I5 => \mem_addr[4]_i_5_n_0\,
      O => \mem_addr[4]_i_3__0_n_0\
    );
\mem_addr[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_4__0_n_0\
    );
\mem_addr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_5_n_0\
    );
\mem_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F8FFF4F4F8F8"
    )
        port map (
      I0 => \mem_addr[6]_i_5__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      I2 => \mem_addr[5]_i_2__0_n_0\,
      I3 => \mem_addr[5]_i_3__2_n_0\,
      I4 => \^mem_addr_reg[6]_0\(5),
      I5 => \mem_addr[5]_i_4__0_n_0\,
      O => \mem_addr[5]_i_1__0_n_0\
    );
\mem_addr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880800"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => \mem_addr[5]_i_5__0_n_0\,
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_2__0_n_0\
    );
\mem_addr[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[5]_i_3__2_n_0\
    );
\mem_addr[5]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__0_n_0\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[5]_i_4__0_n_0\
    );
\mem_addr[5]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[5]_i_5__0_n_0\
    );
\mem_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__0_n_0\,
      I1 => adc1_drprdy_por,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \fg_cal_en_i_3__0_n_0\,
      I4 => \mem_addr[6]_i_3__0_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_3__0_n_0\,
      O => \mem_addr[6]_i_1__0_n_0\
    );
\mem_addr[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEEAAAA"
    )
        port map (
      I0 => \mem_addr[6]_i_4__0_n_0\,
      I1 => \^mem_addr_reg[6]_0\(6),
      I2 => \^mem_addr_reg[6]_0\(5),
      I3 => \mem_addr[6]_i_5__0_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_3__0_n_0\,
      O => \mem_addr[6]_i_2__0_n_0\
    );
\mem_addr[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__0_n_0\,
      O => \mem_addr[6]_i_3__0_n_0\
    );
\mem_addr[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFC030EFAA0000AA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__0_n_0\,
      I1 => \mem_addr[6]_i_6_n_0\,
      I2 => no_pll_restart_reg_n_0,
      I3 => \^mem_addr_reg[6]_0\(6),
      I4 => \mem_addr[6]_i_7__0_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[6]_i_4__0_n_0\
    );
\mem_addr[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010105051"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \mem_addr[2]_i_2__0_n_0\,
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_5__0_n_0\
    );
\mem_addr[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(5),
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_6_n_0\
    );
\mem_addr[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_7__0_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[0]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(0),
      R => \^p_3_in\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[1]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(1),
      R => \^p_3_in\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[2]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(2),
      R => \^p_3_in\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[3]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(3),
      R => \^p_3_in\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[4]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(4),
      R => \^p_3_in\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[5]_i_1__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(5),
      R => \^p_3_in\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__0_n_0\,
      D => \mem_addr[6]_i_2__0_n_0\,
      Q => \^mem_addr_reg[6]_0\(6),
      R => \^p_3_in\
    );
\mem_data_adc1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_2\
    );
\mem_data_adc1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_6\
    );
\mem_data_adc1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010E000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_adc1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000006E0000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_4\
    );
\mem_data_adc1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005A0100"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_3\
    );
\mem_data_adc1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B444004"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_0\
    );
\mem_data_adc1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044020800"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[0]_0\
    );
\mem_data_adc1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F005FE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_5\
    );
\mem_data_adc1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001115"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_0\
    );
\mem_data_adc1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr_reg[2]_1\
    );
\mem_data_adc1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_0\
    );
\mem_data_adc1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_1\
    );
\mem_data_adc1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000045A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_1\
    );
\mu_adc1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_operation(7),
      I1 => \adc1_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(0)
    );
\mu_adc1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_operation(8),
      I1 => \adc1_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(1)
    );
\mu_adc1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_operation(9),
      I1 => \adc1_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(2)
    );
\no_pll_restart_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
        port map (
      I0 => \no_pll_restart_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => cleared_reg_n_0,
      I3 => \no_pll_restart_i_3__0_n_0\,
      I4 => \no_pll_restart_i_4__0_n_0\,
      I5 => no_pll_restart_reg_n_0,
      O => \no_pll_restart_i_1__0_n_0\
    );
\no_pll_restart_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => \rdata_reg_n_0_[0]\,
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \rdata_reg_n_0_[3]\,
      O => \no_pll_restart_i_2__0_n_0\
    );
\no_pll_restart_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \no_pll_restart_i_5__0_n_0\,
      I1 => mem_data_adc1(19),
      I2 => mem_data_adc1(20),
      I3 => mem_data_adc1(17),
      I4 => mem_data_adc1(16),
      I5 => no_pll_restart_i_6_n_0,
      O => \no_pll_restart_i_3__0_n_0\
    );
\no_pll_restart_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F888F0F0F000"
    )
        port map (
      I0 => adc1_drprdy_por,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => wait_event_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => no_pll_restart_reg_n_0,
      O => \no_pll_restart_i_4__0_n_0\
    );
\no_pll_restart_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => mem_data_adc1(18),
      I2 => mem_data_adc1(23),
      I3 => mem_data_adc1(22),
      O => \no_pll_restart_i_5__0_n_0\
    );
no_pll_restart_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => mem_data_adc1(25),
      I2 => mem_data_adc1(23),
      I3 => mem_data_adc1(21),
      I4 => mem_data_adc1(17),
      I5 => mem_data_adc1(20),
      O => no_pll_restart_i_6_n_0
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_pll_restart_i_1__0_n_0\,
      Q => no_pll_restart_reg_n_0,
      R => \^p_3_in\
    );
\pll_ok_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc1_pll_lock,
      I1 => \pll_state_machine.pll_on_reg_n_0\,
      O => pll_ok
    );
pll_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pll_ok,
      Q => pll_ok_r,
      R => \^p_3_in\
    );
\pll_state_machine.drpaddr_status[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \pll_state_machine.drpaddr_status[10]_i_1__0_n_0\
    );
\pll_state_machine.drpaddr_status[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      O => \pll_state_machine.drpaddr_status[5]_i_1__0_n_0\
    );
\pll_state_machine.drpaddr_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__0_n_0\,
      D => '1',
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(2),
      R => \^p_3_in\
    );
\pll_state_machine.drpaddr_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__0_n_0\,
      D => \pll_state_machine.drpaddr_status[5]_i_1__0_n_0\,
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(0),
      R => \^p_3_in\
    );
\pll_state_machine.drpaddr_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__0_n_0\,
      D => \status_sm_state__0\(2),
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(1),
      R => \^p_3_in\
    );
\pll_state_machine.drpen_status_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F260"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I3 => \^adc1_drpen_status\,
      O => \pll_state_machine.drpen_status_i_1__0_n_0\
    );
\pll_state_machine.drpen_status_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.drpen_status_i_1__0_n_0\,
      Q => \^adc1_drpen_status\,
      R => \^p_3_in\
    );
\pll_state_machine.pll_on_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc1_do_mon(0),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc1_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \status_sm_state__0\(1),
      I5 => \pll_state_machine.pll_on_reg_n_0\,
      O => \pll_state_machine.pll_on_i_1__0_n_0\
    );
\pll_state_machine.pll_on_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.pll_on_i_1__0_n_0\,
      Q => \pll_state_machine.pll_on_reg_n_0\,
      R => \^p_3_in\
    );
\pll_state_machine.status_req_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFEE0044"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I1 => \status_sm_state__0\(1),
      I2 => adc1_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \^adc1_status_req\,
      O => \pll_state_machine.status_req_i_1__0_n_0\
    );
\pll_state_machine.status_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_req_i_1__0_n_0\,
      Q => \^adc1_status_req\,
      R => \^p_3_in\
    );
\pll_state_machine.status_timer_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF2000"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc1_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \pll_state_machine.status_timer_start_i_1__0_n_0\
    );
\pll_state_machine.status_timer_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_timer_start_i_1__0_n_0\,
      Q => \pll_state_machine.status_timer_start_reg_n_0\,
      R => \^p_3_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_por_gnt,
      Q => por_gnt_r,
      R => \^p_3_in\
    );
\por_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => adc1_drprdy_por,
      I3 => \^adc1_por_req\,
      O => \por_req_i_1__0_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__0_n_0\,
      Q => \^adc1_por_req\,
      R => \^p_3_in\
    );
\por_timer_count[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__0_n_0\
    );
\por_timer_count[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__0_n_0\
    );
\por_timer_count[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__0_n_0\
    );
\por_timer_count[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__0_n_0\
    );
\por_timer_count[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__0_n_0\
    );
\por_timer_count[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__0_n_0\
    );
\por_timer_count[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__0_n_0\
    );
\por_timer_count[0]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__0_n_0\
    );
\por_timer_count[0]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__0_n_0\
    );
\por_timer_count[0]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__0_n_0\
    );
\por_timer_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => clock_en_reg_n_0,
      I2 => \por_timer_count[0]_i_3__0_n_0\,
      I3 => \por_timer_count[0]_i_4__0_n_0\,
      O => \por_timer_count[0]_i_1__0_n_0\
    );
\por_timer_count[0]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__0_n_0\
    );
\por_timer_count[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(6),
      I3 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_21__0_n_0\
    );
\por_timer_count[0]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_count_reg(16),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(17),
      O => \por_timer_count[0]_i_22__0_n_0\
    );
\por_timer_count[0]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_count_reg(18),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(22),
      I4 => \por_timer_count[0]_i_24__0_n_0\,
      O => \por_timer_count[0]_i_23__0_n_0\
    );
\por_timer_count[0]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_24__0_n_0\
    );
\por_timer_count[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__0_n_0\,
      I1 => por_timer_count_reg(0),
      I2 => por_timer_count_reg(2),
      I3 => por_timer_count_reg(3),
      I4 => por_timer_count_reg(1),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_3__0_n_0\
    );
\por_timer_count[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_22__0_n_0\,
      I1 => por_timer_count_reg(9),
      I2 => por_timer_count_reg(8),
      I3 => por_timer_count_reg(10),
      I4 => por_timer_count_reg(12),
      I5 => \por_timer_count[0]_i_23__0_n_0\,
      O => \por_timer_count[0]_i_4__0_n_0\
    );
\por_timer_count[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__0_n_0\
    );
\por_timer_count[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_6__0_n_0\
    );
\por_timer_count[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_7__0_n_0\
    );
\por_timer_count[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__0_n_0\
    );
\por_timer_count[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_9__0_n_0\
    );
\por_timer_count[16]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(22),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__0_n_0\
    );
\por_timer_count[16]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__0_n_0\
    );
\por_timer_count[16]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__0_n_0\
    );
\por_timer_count[16]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__0_n_0\
    );
\por_timer_count[16]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__0_n_0\
    );
\por_timer_count[16]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__0_n_0\
    );
\por_timer_count[16]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(22),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2__0_n_0\
    );
\por_timer_count[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3__0_n_0\
    );
\por_timer_count[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4__0_n_0\
    );
\por_timer_count[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5__0_n_0\
    );
\por_timer_count[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6__0_n_0\
    );
\por_timer_count[16]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7__0_n_0\
    );
\por_timer_count[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8__0_n_0\
    );
\por_timer_count[16]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_9__0_n_0\
    );
\por_timer_count[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__0_n_0\
    );
\por_timer_count[8]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__0_n_0\
    );
\por_timer_count[8]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__0_n_0\
    );
\por_timer_count[8]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__0_n_0\
    );
\por_timer_count[8]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__0_n_0\
    );
\por_timer_count[8]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__0_n_0\
    );
\por_timer_count[8]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__0_n_0\
    );
\por_timer_count[8]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__0_n_0\
    );
\por_timer_count[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3__0_n_0\
    );
\por_timer_count[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4__0_n_0\
    );
\por_timer_count[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__0_n_0\
    );
\por_timer_count[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__0_n_0\
    );
\por_timer_count[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7__0_n_0\
    );
\por_timer_count[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8__0_n_0\
    );
\por_timer_count[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9__0_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_3_in\
    );
\por_timer_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__0_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__0_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__0_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__0_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__0_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__0_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__0_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__0_n_7\,
      DI(7) => \por_timer_count[0]_i_5__0_n_0\,
      DI(6) => \por_timer_count[0]_i_6__0_n_0\,
      DI(5) => \por_timer_count[0]_i_7__0_n_0\,
      DI(4) => \por_timer_count[0]_i_8__0_n_0\,
      DI(3) => \por_timer_count[0]_i_9__0_n_0\,
      DI(2) => \por_timer_count[0]_i_10__0_n_0\,
      DI(1) => \por_timer_count[0]_i_11__0_n_0\,
      DI(0) => \por_timer_count[0]_i_12__0_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__0_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__0_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__0_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__0_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__0_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__0_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__0_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__0_n_15\,
      S(7) => \por_timer_count[0]_i_13__0_n_0\,
      S(6) => \por_timer_count[0]_i_14__0_n_0\,
      S(5) => \por_timer_count[0]_i_15__0_n_0\,
      S(4) => \por_timer_count[0]_i_16__0_n_0\,
      S(3) => \por_timer_count[0]_i_17__0_n_0\,
      S(2) => \por_timer_count[0]_i_18__0_n_0\,
      S(1) => \por_timer_count[0]_i_19__0_n_0\,
      S(0) => \por_timer_count[0]_i_20__0_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_3_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_3_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_3_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_3_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_3_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__0_n_0\,
      DI(5) => \por_timer_count[16]_i_3__0_n_0\,
      DI(4) => \por_timer_count[16]_i_4__0_n_0\,
      DI(3) => \por_timer_count[16]_i_5__0_n_0\,
      DI(2) => \por_timer_count[16]_i_6__0_n_0\,
      DI(1) => \por_timer_count[16]_i_7__0_n_0\,
      DI(0) => \por_timer_count[16]_i_8__0_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__0_n_15\,
      S(7) => \por_timer_count[16]_i_9__0_n_0\,
      S(6) => \por_timer_count[16]_i_10__0_n_0\,
      S(5) => \por_timer_count[16]_i_11__0_n_0\,
      S(4) => \por_timer_count[16]_i_12__0_n_0\,
      S(3) => \por_timer_count[16]_i_13__0_n_0\,
      S(2) => \por_timer_count[16]_i_14__0_n_0\,
      S(1) => \por_timer_count[16]_i_15__0_n_0\,
      S(0) => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_3_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_3_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_3_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_3_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_3_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_3_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_3_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_3_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_3_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_3_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_3_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_3_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_3_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__0_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__0_n_7\,
      DI(7) => \por_timer_count[8]_i_2__0_n_0\,
      DI(6) => \por_timer_count[8]_i_3__0_n_0\,
      DI(5) => \por_timer_count[8]_i_4__0_n_0\,
      DI(4) => \por_timer_count[8]_i_5__0_n_0\,
      DI(3) => \por_timer_count[8]_i_6__0_n_0\,
      DI(2) => \por_timer_count[8]_i_7__0_n_0\,
      DI(1) => \por_timer_count[8]_i_8__0_n_0\,
      DI(0) => \por_timer_count[8]_i_9__0_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__0_n_15\,
      S(7) => \por_timer_count[8]_i_10__0_n_0\,
      S(6) => \por_timer_count[8]_i_11__0_n_0\,
      S(5) => \por_timer_count[8]_i_12__0_n_0\,
      S(4) => \por_timer_count[8]_i_13__0_n_0\,
      S(3) => \por_timer_count[8]_i_14__0_n_0\,
      S(2) => \por_timer_count[8]_i_15__0_n_0\,
      S(1) => \por_timer_count[8]_i_16__0_n_0\,
      S(0) => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_3_in\
    );
\por_timer_start_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD8888888C"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => por_timer_start,
      I2 => mem_data_adc1(25),
      I3 => mem_data_adc1(24),
      I4 => mem_data_adc1(23),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__0_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__0_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_3_in\
    );
\por_timer_start_val[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACABEA"
    )
        port map (
      I0 => mem_data_adc1(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mem_data_adc1(28),
      O => \por_timer_start_val[0]_i_1__0_n_0\
    );
\por_timer_start_val[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2__0_n_0\,
      I1 => adc1_supply_timer(2),
      I2 => mem_data_adc1(10),
      I3 => \por_timer_start_val[15]_i_4__0_n_0\,
      I4 => \por_timer_start_val_reg[16]_0\(9),
      I5 => \por_timer_start_val[15]_i_2__0_n_0\,
      O => \por_timer_start_val[10]_i_1__0_n_0\
    );
\por_timer_start_val[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => Q(1),
      I1 => mem_data_adc1(28),
      I2 => Q(0),
      I3 => Q(2),
      O => \por_timer_start_val[10]_i_2__0_n_0\
    );
\por_timer_start_val[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      O => adc1_supply_timer(2)
    );
\por_timer_start_val[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => \por_timer_start_val_reg[16]_0\(10),
      I1 => \por_timer_start_val[15]_i_2__0_n_0\,
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val_reg[11]_0\(0),
      I4 => \por_timer_start_val[15]_i_4__0_n_0\,
      I5 => mem_data_adc1(11),
      O => \por_timer_start_val[11]_i_1__0_n_0\
    );
\por_timer_start_val[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => mem_data_adc1(12),
      I5 => \por_timer_start_val[12]_i_2__0_n_0\,
      O => \por_timer_start_val[12]_i_1__0_n_0\
    );
\por_timer_start_val[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA00222AAA88AA"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => \por_timer_start_val[9]_i_2__1_n_0\,
      I2 => mem_data_adc1(0),
      I3 => adc1_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__0_n_0\,
      I5 => \por_timer_start_val_reg[16]_0\(11),
      O => \por_timer_start_val[12]_i_2__0_n_0\
    );
\por_timer_start_val[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCC3FB00000008"
    )
        port map (
      I0 => \por_timer_start_val_reg[16]_0\(12),
      I1 => mem_data_adc1(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_data_adc1(13),
      O => \por_timer_start_val[13]_i_1__0_n_0\
    );
\por_timer_start_val[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCC3FB00000008"
    )
        port map (
      I0 => \por_timer_start_val_reg[16]_0\(13),
      I1 => mem_data_adc1(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_data_adc1(14),
      O => \por_timer_start_val[14]_i_1__0_n_0\
    );
\por_timer_start_val[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__0_n_0\,
      I1 => \por_timer_start_val_reg[16]_0\(14),
      I2 => \por_timer_start_val[15]_i_3_n_0\,
      I3 => \por_timer_start_val[15]_i_4__0_n_0\,
      I4 => mem_data_adc1(15),
      O => \por_timer_start_val[15]_i_1__0_n_0\
    );
\por_timer_start_val[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \por_timer_start_val[15]_i_2__0_n_0\
    );
\por_timer_start_val[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111000111"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => mem_data_adc1(28),
      I5 => Q(1),
      O => \por_timer_start_val[15]_i_3_n_0\
    );
\por_timer_start_val[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0162"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => \por_timer_start_val[15]_i_4__0_n_0\
    );
\por_timer_start_val[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc1(25),
      I2 => mem_data_adc1(24),
      I3 => mem_data_adc1(23),
      I4 => \^p_3_in\,
      O => \por_timer_start_val[16]_i_1_n_0\
    );
\por_timer_start_val[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCC3FB00000008"
    )
        port map (
      I0 => \por_timer_start_val_reg[16]_0\(15),
      I1 => mem_data_adc1(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_data_adc1(16),
      O => \por_timer_start_val[16]_i_2_n_0\
    );
\por_timer_start_val[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAFAAAAAAFCA"
    )
        port map (
      I0 => mem_data_adc1(1),
      I1 => \por_timer_start_val_reg[16]_0\(0),
      I2 => mem_data_adc1(28),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \por_timer_start_val[1]_i_1__0_n_0\
    );
\por_timer_start_val[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05420000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => mem_data_adc1(28),
      I4 => \por_timer_start_val[16]_i_1_n_0\,
      O => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEBFB00022808"
    )
        port map (
      I0 => \por_timer_start_val[2]_i_2__0_n_0\,
      I1 => mem_data_adc1(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_data_adc1(2),
      O => \por_timer_start_val[2]_i_1__0_n_0\
    );
\por_timer_start_val[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740074007400B8FF"
    )
        port map (
      I0 => mem_data_adc1(0),
      I1 => \por_timer_start_val[10]_i_2__0_n_0\,
      I2 => \por_timer_start_val_reg[16]_0\(1),
      I3 => \por_timer_start_val[9]_i_2__1_n_0\,
      I4 => \por_timer_start_val_reg[11]_0\(1),
      I5 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[2]_i_2__0_n_0\
    );
\por_timer_start_val[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFC84CCCC0C84C"
    )
        port map (
      I0 => Q(2),
      I1 => mem_data_adc1(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mem_data_adc1(28),
      I5 => \por_timer_start_val[3]_i_2__0_n_0\,
      O => \por_timer_start_val[3]_i_1__0_n_0\
    );
\por_timer_start_val[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => mem_data_adc1(0),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val[10]_i_2__0_n_0\,
      I4 => \por_timer_start_val_reg[16]_0\(2),
      O => \por_timer_start_val[3]_i_2__0_n_0\
    );
\por_timer_start_val[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFAF0AAACA"
    )
        port map (
      I0 => mem_data_adc1(4),
      I1 => \por_timer_start_val_reg[16]_0\(3),
      I2 => mem_data_adc1(28),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \por_timer_start_val[4]_i_1__0_n_0\
    );
\por_timer_start_val[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => mem_data_adc1(5),
      I2 => \por_timer_start_val_reg[16]_0\(4),
      I3 => \por_timer_start_val[15]_i_2__0_n_0\,
      I4 => \por_timer_start_val[5]_i_2_n_0\,
      I5 => \por_timer_start_val[10]_i_2__0_n_0\,
      O => \por_timer_start_val[5]_i_1__0_n_0\
    );
\por_timer_start_val[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111101"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => mem_data_adc1(28),
      I3 => Q(1),
      I4 => Q(0),
      O => \por_timer_start_val[5]_i_2_n_0\
    );
\por_timer_start_val[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => mem_data_adc1(6),
      I2 => \por_timer_start_val[9]_i_2__1_n_0\,
      I3 => \por_timer_start_val[8]_i_2_n_0\,
      I4 => \por_timer_start_val[10]_i_2__0_n_0\,
      I5 => \por_timer_start_val_reg[16]_0\(5),
      O => \por_timer_start_val[6]_i_1__0_n_0\
    );
\por_timer_start_val[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc1(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => mem_data_adc1(7),
      I5 => \por_timer_start_val[7]_i_2_n_0\,
      O => \por_timer_start_val[7]_i_1__0_n_0\
    );
\por_timer_start_val[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA00222AAA88AA"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => \por_timer_start_val[9]_i_2__1_n_0\,
      I2 => mem_data_adc1(0),
      I3 => adc1_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__0_n_0\,
      I5 => \por_timer_start_val_reg[16]_0\(6),
      O => \por_timer_start_val[7]_i_2_n_0\
    );
\por_timer_start_val[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => mem_data_adc1(8),
      I2 => \por_timer_start_val[9]_i_2__1_n_0\,
      I3 => \por_timer_start_val[8]_i_2_n_0\,
      I4 => \por_timer_start_val[10]_i_2__0_n_0\,
      I5 => \por_timer_start_val_reg[16]_0\(7),
      O => \por_timer_start_val[8]_i_1__0_n_0\
    );
\por_timer_start_val[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => mem_data_adc1(0),
      O => \por_timer_start_val[8]_i_2_n_0\
    );
\por_timer_start_val[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__0_n_0\,
      I1 => mem_data_adc1(9),
      I2 => \por_timer_start_val[9]_i_2__1_n_0\,
      I3 => adc1_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__0_n_0\,
      I5 => \por_timer_start_val_reg[16]_0\(8),
      O => \por_timer_start_val[9]_i_1__0_n_0\
    );
\por_timer_start_val[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => mem_data_adc1(28),
      O => \por_timer_start_val[9]_i_2__1_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1__0_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1__0_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1__0_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1__0_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1__0_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1__0_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_1__0_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[16]_i_2_n_0\,
      Q => por_timer_start_val(16),
      R => '0'
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(17),
      Q => por_timer_start_val(17),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(18),
      Q => por_timer_start_val(18),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(19),
      Q => por_timer_start_val(19),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1__0_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(20),
      Q => por_timer_start_val(20),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(21),
      Q => por_timer_start_val(21),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => mem_data_adc1(22),
      Q => por_timer_start_val(22),
      R => \por_timer_start_val[22]_i_1__0_n_0\
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1__0_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1__0_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1__0_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1__0_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1__0_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1__0_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1__0_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[16]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1__0_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^p_3_in\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => powerup_state_r_reg_0,
      Q => powerup_state_r,
      R => \^p_3_in\
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => adc1_drprdy_por,
      O => \rdata[15]_i_1__0_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^p_3_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(10),
      Q => p_1_in(2),
      R => \^p_3_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(11),
      Q => p_1_in(3),
      R => \^p_3_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(12),
      Q => p_1_in(4),
      R => \^p_3_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(13),
      Q => p_1_in(5),
      R => \^p_3_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(14),
      Q => p_1_in(6),
      R => \^p_3_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(15),
      Q => p_1_in(7),
      R => \^p_3_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^p_3_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^p_3_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^p_3_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(4),
      Q => \rdata_reg_n_0_[4]\,
      R => \^p_3_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(5),
      Q => \^rdata_reg[9]_0\(0),
      R => \^p_3_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(6),
      Q => \^rdata_reg[9]_0\(1),
      R => \^p_3_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^p_3_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(8),
      Q => p_1_in(0),
      R => \^p_3_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__0_n_0\,
      D => adc1_do_mon(9),
      Q => \^rdata_reg[9]_0\(2),
      R => \^p_3_in\
    );
\restart_fg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => \restart_fg[7]_i_3__0_n_0\,
      I3 => mem_data_adc1(25),
      I4 => \restart_fg[4]_i_2__0_n_0\,
      I5 => p_2_in(0),
      O => \restart_fg[0]_i_1__0_n_0\
    );
\restart_fg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => mem_data_adc1(25),
      I3 => \restart_fg[5]_i_2__0_n_0\,
      I4 => \restart_fg[7]_i_3__0_n_0\,
      I5 => p_2_in(1),
      O => \restart_fg[1]_i_1__0_n_0\
    );
\restart_fg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => mem_data_adc1(25),
      I3 => \restart_fg[2]_i_2_n_0\,
      I4 => \restart_fg[7]_i_3__0_n_0\,
      I5 => p_2_in(2),
      O => \restart_fg[2]_i_1__0_n_0\
    );
\restart_fg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc1(23),
      I1 => mem_data_adc1(24),
      O => \restart_fg[2]_i_2_n_0\
    );
\restart_fg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => mem_data_adc1(25),
      I3 => \restart_fg[3]_i_2_n_0\,
      I4 => \restart_fg[7]_i_3__0_n_0\,
      I5 => p_2_in(3),
      O => \restart_fg[3]_i_1__0_n_0\
    );
\restart_fg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_data_adc1(23),
      I1 => mem_data_adc1(24),
      O => \restart_fg[3]_i_2_n_0\
    );
\restart_fg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => \restart_fg[4]_i_2__0_n_0\,
      I3 => mem_data_adc1(25),
      I4 => \restart_fg[7]_i_3__0_n_0\,
      I5 => \restart_fg_reg_n_0_[4]\,
      O => \restart_fg[4]_i_1__0_n_0\
    );
\restart_fg[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_data_adc1(23),
      I1 => mem_data_adc1(24),
      O => \restart_fg[4]_i_2__0_n_0\
    );
\restart_fg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => \restart_fg[7]_i_3__0_n_0\,
      I3 => mem_data_adc1(25),
      I4 => \restart_fg[5]_i_2__0_n_0\,
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \restart_fg[5]_i_1__0_n_0\
    );
\restart_fg[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => mem_data_adc1(23),
      O => \restart_fg[5]_i_2__0_n_0\
    );
\restart_fg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => mem_data_adc1(23),
      I3 => \restart_fg[7]_i_4__0_n_0\,
      I4 => \restart_fg[7]_i_3__0_n_0\,
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \restart_fg[6]_i_1__0_n_0\
    );
\restart_fg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__0_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => \restart_fg[7]_i_3__0_n_0\,
      I3 => mem_data_adc1(23),
      I4 => \restart_fg[7]_i_4__0_n_0\,
      I5 => \restart_fg_reg_n_0_[7]\,
      O => \restart_fg[7]_i_1__0_n_0\
    );
\restart_fg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \restart_fg[7]_i_5__0_n_0\,
      I2 => \restart_fg[7]_i_6__0_n_0\,
      I3 => \restart_fg[7]_i_7__0_n_0\,
      I4 => \restart_fg[7]_i_8__0_n_0\,
      O => \restart_fg[7]_i_2__0_n_0\
    );
\restart_fg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => mem_data_adc1(16),
      I1 => mem_data_adc1(17),
      I2 => mem_data_adc1(18),
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I4 => \restart_fg[7]_i_9__0_n_0\,
      O => \restart_fg[7]_i_3__0_n_0\
    );
\restart_fg[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => mem_data_adc1(25),
      O => \restart_fg[7]_i_4__0_n_0\
    );
\restart_fg[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => p_1_in(3),
      I3 => \rdata_reg_n_0_[0]\,
      O => \restart_fg[7]_i_5__0_n_0\
    );
\restart_fg[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdata_reg_n_0_[7]\,
      I1 => p_1_in(0),
      I2 => p_1_in(6),
      I3 => p_1_in(2),
      O => \restart_fg[7]_i_6__0_n_0\
    );
\restart_fg[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rdata_reg[9]_0\(0),
      I1 => p_1_in(4),
      I2 => p_1_in(7),
      I3 => \^rdata_reg[9]_0\(2),
      O => \restart_fg[7]_i_7__0_n_0\
    );
\restart_fg[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => \^rdata_reg[9]_0\(1),
      I3 => p_1_in(5),
      O => \restart_fg[7]_i_8__0_n_0\
    );
\restart_fg[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => mem_data_adc1(21),
      I1 => mem_data_adc1(19),
      I2 => mem_data_adc1(22),
      I3 => mem_data_adc1(20),
      O => \restart_fg[7]_i_9__0_n_0\
    );
\restart_fg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[0]_i_1__0_n_0\,
      Q => p_2_in(0),
      R => \^p_3_in\
    );
\restart_fg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[1]_i_1__0_n_0\,
      Q => p_2_in(1),
      R => \^p_3_in\
    );
\restart_fg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[2]_i_1__0_n_0\,
      Q => p_2_in(2),
      R => \^p_3_in\
    );
\restart_fg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[3]_i_1__0_n_0\,
      Q => p_2_in(3),
      R => \^p_3_in\
    );
\restart_fg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[4]_i_1__0_n_0\,
      Q => \restart_fg_reg_n_0_[4]\,
      R => \^p_3_in\
    );
\restart_fg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[5]_i_1__0_n_0\,
      Q => \restart_fg_reg_n_0_[5]\,
      R => \^p_3_in\
    );
\restart_fg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[6]_i_1__0_n_0\,
      Q => \restart_fg_reg_n_0_[6]\,
      R => \^p_3_in\
    );
\restart_fg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[7]_i_1__0_n_0\,
      Q => \restart_fg_reg_n_0_[7]\,
      R => \^p_3_in\
    );
\signal_high_adc1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc1_signal_lost_out(0),
      O => \signal_lost_r_reg[3]_1\(0)
    );
\signal_high_adc1[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc1_signal_lost_out(2),
      O => \signal_lost_r_reg[3]_1\(1)
    );
\signal_lost_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc1_signal_lost_out(0),
      Q => \signal_lost_r2_reg_n_0_[0]\,
      R => signal_lost_r0
    );
\signal_lost_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc1_signal_lost_out(2),
      Q => \signal_lost_r2_reg_n_0_[3]\,
      R => signal_lost_r0
    );
\signal_lost_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_3_in\,
      I1 => \^adc1_done_i\,
      O => signal_lost_r0
    );
\signal_lost_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc1_signal_lost(0),
      Q => adc1_signal_lost_out(0),
      R => signal_lost_r0
    );
\signal_lost_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc1_signal_lost(1),
      Q => adc1_signal_lost_out(2),
      R => signal_lost_r0
    );
\slice_enables_adc1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc1_operation(0),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]_0\(0)
    );
\slice_enables_adc1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc1_operation(1),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]_0\(1)
    );
\slice_enables_adc1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc1_operation(2),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]_0\(2)
    );
\slice_enables_adc1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc1_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc1_operation(3),
      O => \FSM_sequential_const_sm_state_adc1_reg[0]_0\(3)
    );
\sm_reset_pulse_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sm_reset_pulse_reg,
      I1 => \^interrupt_reg_0\,
      I2 => power_ok_r_reg_0,
      I3 => sm_reset_r_8,
      O => sm_reset_pulse0_0
    );
status_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_gnt,
      Q => status_gnt_r,
      R => \^p_3_in\
    );
\status_timer_count[0]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_10__0_n_0\
    );
\status_timer_count[0]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_11__0_n_0\
    );
\status_timer_count[0]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(7),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_12__0_n_0\
    );
\status_timer_count[0]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_13__0_n_0\
    );
\status_timer_count[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_14__0_n_0\
    );
\status_timer_count[0]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_15__0_n_0\
    );
\status_timer_count[0]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_16__0_n_0\
    );
\status_timer_count[0]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_17__0_n_0\
    );
\status_timer_count[0]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_18__0_n_0\
    );
\status_timer_count[0]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_19__0_n_0\
    );
\status_timer_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      I5 => \status_timer_count[0]_i_3__0_n_0\,
      O => \status_timer_count[0]_i_1__0_n_0\
    );
\status_timer_count[0]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => status_timer_count_reg(23),
      I1 => status_timer_count_reg(16),
      I2 => status_timer_count_reg(15),
      I3 => status_timer_count_reg(17),
      I4 => status_timer_count_reg(13),
      I5 => status_timer_count_reg(14),
      O => \status_timer_count[0]_i_20__0_n_0\
    );
\status_timer_count[0]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => status_timer_count_reg(18),
      I2 => status_timer_count_reg(20),
      I3 => status_timer_count_reg(19),
      I4 => status_timer_count_reg(12),
      I5 => status_timer_count_reg(21),
      O => \status_timer_count[0]_i_21__0_n_0\
    );
\status_timer_count[0]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => status_timer_count_reg(8),
      I2 => status_timer_count_reg(5),
      I3 => status_timer_count_reg(10),
      O => \status_timer_count[0]_i_22__0_n_0\
    );
\status_timer_count[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => status_timer_count_reg(4),
      I2 => status_timer_count_reg(2),
      I3 => status_timer_count_reg(11),
      O => \status_timer_count[0]_i_23__0_n_0\
    );
\status_timer_count[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \status_timer_count[0]_i_20__0_n_0\,
      I1 => \status_timer_count[0]_i_21__0_n_0\,
      I2 => \status_timer_count[0]_i_22__0_n_0\,
      I3 => \status_timer_count[0]_i_23__0_n_0\,
      O => \status_timer_count[0]_i_3__0_n_0\
    );
\status_timer_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(7),
      O => \status_timer_count[0]_i_4__0_n_0\
    );
\status_timer_count[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_5__0_n_0\
    );
\status_timer_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_6__0_n_0\
    );
\status_timer_count[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_7__0_n_0\
    );
\status_timer_count[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(3),
      O => \status_timer_count[0]_i_8__0_n_0\
    );
\status_timer_count[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_9__0_n_0\
    );
\status_timer_count[16]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_10__0_n_0\
    );
\status_timer_count[16]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_11__0_n_0\
    );
\status_timer_count[16]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_12__0_n_0\
    );
\status_timer_count[16]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_13__0_n_0\
    );
\status_timer_count[16]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_14__0_n_0\
    );
\status_timer_count[16]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_15__0_n_0\
    );
\status_timer_count[16]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_16__0_n_0\
    );
\status_timer_count[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_2__0_n_0\
    );
\status_timer_count[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_3__0_n_0\
    );
\status_timer_count[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_4__0_n_0\
    );
\status_timer_count[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_5__0_n_0\
    );
\status_timer_count[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_6__0_n_0\
    );
\status_timer_count[16]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_7__0_n_0\
    );
\status_timer_count[16]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_8__0_n_0\
    );
\status_timer_count[16]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(23),
      O => \status_timer_count[16]_i_9__0_n_0\
    );
\status_timer_count[8]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_10__0_n_0\
    );
\status_timer_count[8]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_11__0_n_0\
    );
\status_timer_count[8]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_12__0_n_0\
    );
\status_timer_count[8]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(12),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_13__0_n_0\
    );
\status_timer_count[8]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_14__0_n_0\
    );
\status_timer_count[8]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_15__0_n_0\
    );
\status_timer_count[8]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_16__0_n_0\
    );
\status_timer_count[8]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(8),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_17__0_n_0\
    );
\status_timer_count[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_2__0_n_0\
    );
\status_timer_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_3__0_n_0\
    );
\status_timer_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_4__0_n_0\
    );
\status_timer_count[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(12),
      O => \status_timer_count[8]_i_5__0_n_0\
    );
\status_timer_count[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_6__0_n_0\
    );
\status_timer_count[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_7__0_n_0\
    );
\status_timer_count[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(9),
      O => \status_timer_count[8]_i_8__0_n_0\
    );
\status_timer_count[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(8),
      O => \status_timer_count[8]_i_9__0_n_0\
    );
\status_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_15\,
      Q => status_timer_count_reg(0),
      R => \^p_3_in\
    );
\status_timer_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[0]_i_2__0_n_0\,
      CO(6) => \status_timer_count_reg[0]_i_2__0_n_1\,
      CO(5) => \status_timer_count_reg[0]_i_2__0_n_2\,
      CO(4) => \status_timer_count_reg[0]_i_2__0_n_3\,
      CO(3) => \status_timer_count_reg[0]_i_2__0_n_4\,
      CO(2) => \status_timer_count_reg[0]_i_2__0_n_5\,
      CO(1) => \status_timer_count_reg[0]_i_2__0_n_6\,
      CO(0) => \status_timer_count_reg[0]_i_2__0_n_7\,
      DI(7) => \status_timer_count[0]_i_4__0_n_0\,
      DI(6) => \status_timer_count[0]_i_5__0_n_0\,
      DI(5) => \status_timer_count[0]_i_6__0_n_0\,
      DI(4) => \status_timer_count[0]_i_7__0_n_0\,
      DI(3) => \status_timer_count[0]_i_8__0_n_0\,
      DI(2) => \status_timer_count[0]_i_9__0_n_0\,
      DI(1) => \status_timer_count[0]_i_10__0_n_0\,
      DI(0) => \status_timer_count[0]_i_11__0_n_0\,
      O(7) => \status_timer_count_reg[0]_i_2__0_n_8\,
      O(6) => \status_timer_count_reg[0]_i_2__0_n_9\,
      O(5) => \status_timer_count_reg[0]_i_2__0_n_10\,
      O(4) => \status_timer_count_reg[0]_i_2__0_n_11\,
      O(3) => \status_timer_count_reg[0]_i_2__0_n_12\,
      O(2) => \status_timer_count_reg[0]_i_2__0_n_13\,
      O(1) => \status_timer_count_reg[0]_i_2__0_n_14\,
      O(0) => \status_timer_count_reg[0]_i_2__0_n_15\,
      S(7) => \status_timer_count[0]_i_12__0_n_0\,
      S(6) => \status_timer_count[0]_i_13__0_n_0\,
      S(5) => \status_timer_count[0]_i_14__0_n_0\,
      S(4) => \status_timer_count[0]_i_15__0_n_0\,
      S(3) => \status_timer_count[0]_i_16__0_n_0\,
      S(2) => \status_timer_count[0]_i_17__0_n_0\,
      S(1) => \status_timer_count[0]_i_18__0_n_0\,
      S(0) => \status_timer_count[0]_i_19__0_n_0\
    );
\status_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_13\,
      Q => status_timer_count_reg(10),
      R => \^p_3_in\
    );
\status_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_12\,
      Q => status_timer_count_reg(11),
      R => \^p_3_in\
    );
\status_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_11\,
      Q => status_timer_count_reg(12),
      R => \^p_3_in\
    );
\status_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_10\,
      Q => status_timer_count_reg(13),
      R => \^p_3_in\
    );
\status_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_9\,
      Q => status_timer_count_reg(14),
      R => \^p_3_in\
    );
\status_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_8\,
      Q => status_timer_count_reg(15),
      R => \^p_3_in\
    );
\status_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_15\,
      Q => status_timer_count_reg(16),
      R => \^p_3_in\
    );
\status_timer_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_status_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \status_timer_count_reg[16]_i_1__0_n_1\,
      CO(5) => \status_timer_count_reg[16]_i_1__0_n_2\,
      CO(4) => \status_timer_count_reg[16]_i_1__0_n_3\,
      CO(3) => \status_timer_count_reg[16]_i_1__0_n_4\,
      CO(2) => \status_timer_count_reg[16]_i_1__0_n_5\,
      CO(1) => \status_timer_count_reg[16]_i_1__0_n_6\,
      CO(0) => \status_timer_count_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \status_timer_count[16]_i_2__0_n_0\,
      DI(5) => \status_timer_count[16]_i_3__0_n_0\,
      DI(4) => \status_timer_count[16]_i_4__0_n_0\,
      DI(3) => \status_timer_count[16]_i_5__0_n_0\,
      DI(2) => \status_timer_count[16]_i_6__0_n_0\,
      DI(1) => \status_timer_count[16]_i_7__0_n_0\,
      DI(0) => \status_timer_count[16]_i_8__0_n_0\,
      O(7) => \status_timer_count_reg[16]_i_1__0_n_8\,
      O(6) => \status_timer_count_reg[16]_i_1__0_n_9\,
      O(5) => \status_timer_count_reg[16]_i_1__0_n_10\,
      O(4) => \status_timer_count_reg[16]_i_1__0_n_11\,
      O(3) => \status_timer_count_reg[16]_i_1__0_n_12\,
      O(2) => \status_timer_count_reg[16]_i_1__0_n_13\,
      O(1) => \status_timer_count_reg[16]_i_1__0_n_14\,
      O(0) => \status_timer_count_reg[16]_i_1__0_n_15\,
      S(7) => \status_timer_count[16]_i_9__0_n_0\,
      S(6) => \status_timer_count[16]_i_10__0_n_0\,
      S(5) => \status_timer_count[16]_i_11__0_n_0\,
      S(4) => \status_timer_count[16]_i_12__0_n_0\,
      S(3) => \status_timer_count[16]_i_13__0_n_0\,
      S(2) => \status_timer_count[16]_i_14__0_n_0\,
      S(1) => \status_timer_count[16]_i_15__0_n_0\,
      S(0) => \status_timer_count[16]_i_16__0_n_0\
    );
\status_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_14\,
      Q => status_timer_count_reg(17),
      R => \^p_3_in\
    );
\status_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_13\,
      Q => status_timer_count_reg(18),
      R => \^p_3_in\
    );
\status_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_12\,
      Q => status_timer_count_reg(19),
      R => \^p_3_in\
    );
\status_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_14\,
      Q => status_timer_count_reg(1),
      R => \^p_3_in\
    );
\status_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_11\,
      Q => status_timer_count_reg(20),
      R => \^p_3_in\
    );
\status_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_10\,
      Q => status_timer_count_reg(21),
      R => \^p_3_in\
    );
\status_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_9\,
      Q => status_timer_count_reg(22),
      R => \^p_3_in\
    );
\status_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[16]_i_1__0_n_8\,
      Q => status_timer_count_reg(23),
      R => \^p_3_in\
    );
\status_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_13\,
      Q => status_timer_count_reg(2),
      R => \^p_3_in\
    );
\status_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_12\,
      Q => status_timer_count_reg(3),
      R => \^p_3_in\
    );
\status_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_11\,
      Q => status_timer_count_reg(4),
      R => \^p_3_in\
    );
\status_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_10\,
      Q => status_timer_count_reg(5),
      R => \^p_3_in\
    );
\status_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_9\,
      Q => status_timer_count_reg(6),
      R => \^p_3_in\
    );
\status_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[0]_i_2__0_n_8\,
      Q => status_timer_count_reg(7),
      R => \^p_3_in\
    );
\status_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_15\,
      Q => status_timer_count_reg(8),
      R => \^p_3_in\
    );
\status_timer_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[8]_i_1__0_n_0\,
      CO(6) => \status_timer_count_reg[8]_i_1__0_n_1\,
      CO(5) => \status_timer_count_reg[8]_i_1__0_n_2\,
      CO(4) => \status_timer_count_reg[8]_i_1__0_n_3\,
      CO(3) => \status_timer_count_reg[8]_i_1__0_n_4\,
      CO(2) => \status_timer_count_reg[8]_i_1__0_n_5\,
      CO(1) => \status_timer_count_reg[8]_i_1__0_n_6\,
      CO(0) => \status_timer_count_reg[8]_i_1__0_n_7\,
      DI(7) => \status_timer_count[8]_i_2__0_n_0\,
      DI(6) => \status_timer_count[8]_i_3__0_n_0\,
      DI(5) => \status_timer_count[8]_i_4__0_n_0\,
      DI(4) => \status_timer_count[8]_i_5__0_n_0\,
      DI(3) => \status_timer_count[8]_i_6__0_n_0\,
      DI(2) => \status_timer_count[8]_i_7__0_n_0\,
      DI(1) => \status_timer_count[8]_i_8__0_n_0\,
      DI(0) => \status_timer_count[8]_i_9__0_n_0\,
      O(7) => \status_timer_count_reg[8]_i_1__0_n_8\,
      O(6) => \status_timer_count_reg[8]_i_1__0_n_9\,
      O(5) => \status_timer_count_reg[8]_i_1__0_n_10\,
      O(4) => \status_timer_count_reg[8]_i_1__0_n_11\,
      O(3) => \status_timer_count_reg[8]_i_1__0_n_12\,
      O(2) => \status_timer_count_reg[8]_i_1__0_n_13\,
      O(1) => \status_timer_count_reg[8]_i_1__0_n_14\,
      O(0) => \status_timer_count_reg[8]_i_1__0_n_15\,
      S(7) => \status_timer_count[8]_i_10__0_n_0\,
      S(6) => \status_timer_count[8]_i_11__0_n_0\,
      S(5) => \status_timer_count[8]_i_12__0_n_0\,
      S(4) => \status_timer_count[8]_i_13__0_n_0\,
      S(3) => \status_timer_count[8]_i_14__0_n_0\,
      S(2) => \status_timer_count[8]_i_15__0_n_0\,
      S(1) => \status_timer_count[8]_i_16__0_n_0\,
      S(0) => \status_timer_count[8]_i_17__0_n_0\
    );
\status_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__0_n_0\,
      D => \status_timer_count_reg[8]_i_1__0_n_14\,
      Q => status_timer_count_reg(9),
      R => \^p_3_in\
    );
\wait_event_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE20000"
    )
        port map (
      I0 => \wait_event_i_2__0_n_0\,
      I1 => mem_data_adc1(25),
      I2 => \wait_event_i_3__0_n_0\,
      I3 => \wait_event_i_4__0_n_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I5 => \^p_3_in\,
      O => \wait_event_i_1__0_n_0\
    );
\wait_event_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => mem_data_adc1(24),
      I1 => mem_data_adc1(23),
      I2 => \wait_event_i_5__0_n_0\,
      I3 => \por_timer_count[0]_i_4__0_n_0\,
      I4 => wait_event_reg_1,
      O => \wait_event_i_2__0_n_0\
    );
\wait_event_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04400FFF0440000"
    )
        port map (
      I0 => cal_const_done_r,
      I1 => adc1_cal_done,
      I2 => wait_event_reg_0,
      I3 => mem_data_adc1(24),
      I4 => mem_data_adc1(23),
      I5 => pll_ok,
      O => \wait_event_i_3__0_n_0\
    );
\wait_event_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004040455"
    )
        port map (
      I0 => \restart_fg[2]_i_2_n_0\,
      I1 => adc1_cal_done,
      I2 => cal_const_done_r,
      I3 => fg_cal_en_reg_n_0,
      I4 => bg_cal_en_reg_n_0,
      I5 => \wait_event_i_7__0_n_0\,
      O => \wait_event_i_4__0_n_0\
    );
\wait_event_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(1),
      I2 => por_timer_count_reg(2),
      I3 => por_timer_count_reg(3),
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_21__0_n_0\,
      O => \wait_event_i_5__0_n_0\
    );
\wait_event_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[0]\,
      I1 => adc0_status_0_falling_edge_seen_reg_n_0,
      I2 => \cal_enables_reg_n_0_[3]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      I4 => \wait_event_i_8__0_n_0\,
      O => \wait_event_i_7__0_n_0\
    );
\wait_event_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[2]\,
      I1 => adc2_status_0_falling_edge_seen_reg_n_0,
      I2 => adc1_status_0_falling_edge_seen_reg_n_0,
      I3 => \cal_enables_reg_n_0_[1]\,
      O => \wait_event_i_8__0_n_0\
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \wait_event_i_1__0_n_0\,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__3\ is
  port (
    p_4_in : out STD_LOGIC;
    adc2_drpen_por : out STD_LOGIC;
    adc2_drpwe_por : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    interrupt_reg_0 : out STD_LOGIC;
    adc2_done_i : out STD_LOGIC;
    adc2_drpen_status : out STD_LOGIC;
    adc2_status_req : out STD_LOGIC;
    adc2_por_req : out STD_LOGIC;
    adc2_cal_start : out STD_LOGIC;
    \mem_data_adc2_reg[31]\ : out STD_LOGIC;
    cleared_reg_0 : out STD_LOGIC;
    \mem_data_adc2_reg[32]\ : out STD_LOGIC;
    \mem_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_addr_reg[3]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_2\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_3\ : out STD_LOGIC;
    \mem_addr_reg[0]_0\ : out STD_LOGIC;
    \mem_addr_reg[1]_4\ : out STD_LOGIC;
    \mem_addr_reg[1]_5\ : out STD_LOGIC;
    \mem_addr_reg[2]_1\ : out STD_LOGIC;
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    \mem_addr_reg[3]_1\ : out STD_LOGIC;
    \mem_addr_reg[1]_6\ : out STD_LOGIC;
    sm_reset_pulse0_1 : out STD_LOGIC;
    \FSM_sequential_const_sm_state_adc2_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \const_operation_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[4]_0\ : out STD_LOGIC;
    \signal_lost_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_const_sm_state_adc2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \signal_lost_r_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    por_req_reg_0 : out STD_LOGIC;
    \pll_state_machine.status_req_reg_0\ : out STD_LOGIC;
    \rdata_reg[10]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_data_adc2_reg[31]_0\ : out STD_LOGIC;
    \mem_data_adc2_reg[17]\ : out STD_LOGIC;
    \mem_data_adc2_reg[17]_0\ : out STD_LOGIC;
    \mem_data_adc2_reg[22]\ : out STD_LOGIC;
    \pll_state_machine.pll_on_reg_0\ : out STD_LOGIC;
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[7]_0\ : out STD_LOGIC;
    \mem_data_adc2_reg[17]_1\ : out STD_LOGIC;
    \pll_state_machine.drpaddr_status_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_bg_cal_en_written : out STD_LOGIC;
    adc20_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc21_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc22_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_por_gnt : in STD_LOGIC;
    adc2_drprdy_por : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    adc2_status_gnt : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    adc2_cal_done : in STD_LOGIC;
    mem_data_adc2 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_pulse_reg : in STD_LOGIC;
    sm_reset_r_9 : in STD_LOGIC;
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc2_bg_cal_off_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[4]_0\ : in STD_LOGIC;
    \drpdi_por_reg[3]_0\ : in STD_LOGIC;
    \drpdi_por_reg[2]_0\ : in STD_LOGIC;
    \drpdi_por_reg[1]_0\ : in STD_LOGIC;
    bg_cal_en_written_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bg_cal_en_written_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : in STD_LOGIC;
    dummy_read_req : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    const_req_adc2 : in STD_LOGIC;
    drp_req_adc2 : in STD_LOGIC;
    adc2_drprdy_status : in STD_LOGIC;
    adc2_tile_config_done : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \drpdi_por_reg[10]_0\ : in STD_LOGIC;
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_reg[6]_0\ : in STD_LOGIC;
    adc2_pll_lock : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    wait_event_reg_1 : in STD_LOGIC;
    done_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \por_timer_start_val_reg[17]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bg_cal_en_written_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trim_code : in STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_reg[5]_0\ : in STD_LOGIC;
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__3\ : entity is "ADC8_R2R_2048_por_fsm";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__3\ is
  signal \FSM_onehot_por_sm_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_9__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[7]_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc0_status_0_falling_edge_seen_i_1__1_n_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal \adc1_status_0_falling_edge_seen_i_1__1_n_0\ : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal \^adc2_bg_cal_en_written\ : STD_LOGIC;
  signal \^adc2_cal_start\ : STD_LOGIC;
  signal \^adc2_done_i\ : STD_LOGIC;
  signal \^adc2_drpen_status\ : STD_LOGIC;
  signal adc2_operation : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^adc2_por_req\ : STD_LOGIC;
  signal adc2_signal_lost_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \adc2_status[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc2_status[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \adc2_status[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \adc2_status_0_falling_edge_seen_i_1__1_n_0\ : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal \^adc2_status_req\ : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal adc2_supply_timer : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \adc3_status_0_falling_edge_seen_i_1__1_n_0\ : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal \bg_cal_en_written_i_1__1_n_0\ : STD_LOGIC;
  signal cal_const_done_r : STD_LOGIC;
  signal \cal_const_start_i_1__1_n_0\ : STD_LOGIC;
  signal \cal_const_start_i_2__1_n_0\ : STD_LOGIC;
  signal \cal_const_start_i_3__0_n_0\ : STD_LOGIC;
  signal \cal_enables[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \cal_enables[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cal_enables[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[3]\ : STD_LOGIC;
  signal clear_interrupt : STD_LOGIC;
  signal \clear_interrupt_i_1__1_n_0\ : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal \cleared_i_1__1_n_0\ : STD_LOGIC;
  signal \^cleared_r_reg_0\ : STD_LOGIC;
  signal \^cleared_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1__1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__1_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \const_operation[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \^const_operation_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal \done_i_2__1_n_0\ : STD_LOGIC;
  signal \done_i_3__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_10_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_2__1_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal \enable_clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_2__0_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal \fg_cal_en_i_1__1_n_0\ : STD_LOGIC;
  signal \fg_cal_en_i_3__1_n_0\ : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal \interrupt_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt_i_3__1_n_0\ : STD_LOGIC;
  signal \interrupt_i_4__1_n_0\ : STD_LOGIC;
  signal \interrupt_i_5__0_n_0\ : STD_LOGIC;
  signal \^interrupt_reg_0\ : STD_LOGIC;
  signal \mem_addr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mem_data_adc2_reg[17]_0\ : STD_LOGIC;
  signal \^mem_data_adc2_reg[22]\ : STD_LOGIC;
  signal \^mem_data_adc2_reg[31]\ : STD_LOGIC;
  signal \^mem_data_adc2_reg[31]_0\ : STD_LOGIC;
  signal \^mem_data_adc2_reg[32]\ : STD_LOGIC;
  signal \no_pll_restart_i_1__1_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_2__1_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_3__1_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_4__1_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_5__1_n_0\ : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_4_in\ : STD_LOGIC;
  signal pll_ok : STD_LOGIC;
  signal pll_ok_r : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpaddr_status[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.drpen_status_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.pll_on_reg_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_req_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_i_1__1_n_0\ : STD_LOGIC;
  signal \pll_state_machine.status_timer_start_reg_n_0\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__1_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__1_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal por_timer_start : STD_LOGIC;
  signal \por_timer_start_i_1__1_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \por_timer_start_val[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[17]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[17]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1__1_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rdata_reg[10]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[7]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal signal_lost_r0 : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal status_gnt_r : STD_LOGIC;
  signal status_sm_state : STD_LOGIC;
  signal \status_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \status_timer_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_22__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_23__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \status_timer_count[8]_i_9__1_n_0\ : STD_LOGIC;
  signal status_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \status_timer_count_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \status_timer_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \wait_event_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_2__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_3__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_5__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_6__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_7__1_n_0\ : STD_LOGIC;
  signal \wait_event_i_8__1_n_0\ : STD_LOGIC;
  signal wait_event_i_9_n_0 : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_status_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_1__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_3__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[10]_i_3__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_2__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[13]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_2__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_3__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_5__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[1]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_2__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_3__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_4__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[4]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[5]_i_1__1\ : label is "soft_lutpair316";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[12]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[13]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[14]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__1\ : label is "soft_lutpair350";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[0]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[1]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pll_state_machine.status_sm_state_reg[2]\ : label is "idle:000,wait_for_tile_config:001,access_drp_status:010,read_pll_enable:011,wait_for_pll_enable_rdy:100,read_pll_status:101,wait_for_pll_status_rdy:110,wait_for_50_us:111,";
  attribute SOFT_HLUTNM of \adc0_status_0_falling_edge_seen_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \adc0_status_0_r_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \adc1_status_0_falling_edge_seen_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \adc1_status_0_r_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \adc2_bg_cal_off[0]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \adc2_bg_cal_off[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \adc2_status[0]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \adc2_status[1]_INST_0_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \adc2_status[2]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \adc2_status_0_falling_edge_seen_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \adc2_status_0_r_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \adc3_status_0_falling_edge_seen_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \adc3_status_0_r_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \bg_cal_en_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \cal_const_start_i_2__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \cal_const_start_i_3__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \cal_enables[0]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2__1\ : label is "soft_lutpair318";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of \clear_interrupt_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \cleared_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \clock_en_i_2__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \const_operation[0]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \const_operation[1]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \const_operation[2]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \const_operation[3]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \const_operation[4]_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \const_operation[5]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \const_operation[7]_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \const_operation[8]_i_1__1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \const_operation[9]_i_2__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \data_index_adc2[5]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \data_stop_adc2[0]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \data_stop_adc2[2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \data_stop_adc2[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \data_stop_adc2[4]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \done_i_2__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \done_i_3__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \drpaddr_por[4]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \drpaddr_por[6]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_2__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_3__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_6\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_2__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_3__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_5__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_8\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_2__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_5__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \drpdi_por[6]_i_6__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_3__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_6__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_7__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \enable_clock_en_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \fg_cal_en_i_2__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \fg_cal_en_i_3__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \interrupt_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \interrupt_i_5__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_2__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_2__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_2__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_5__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_2__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_4__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_5__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_3__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mem_data_adc2[31]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mu_adc2[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \mu_adc2[2]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \mu_adc2[3]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_2__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \por_timer_start_val[11]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_2__2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_4__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \por_timer_start_val[1]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_2__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \por_timer_start_val[5]_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \por_timer_start_val[8]_i_2__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \restart_fg[4]_i_2__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \restart_fg[5]_i_2__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \restart_fg[6]_i_2__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_3__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_9__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \signal_high_adc2[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \signal_high_adc2[2]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \slice_enables_adc2[0]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \slice_enables_adc2[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \slice_enables_adc2[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \slice_enables_adc2[3]_i_2\ : label is "soft_lutpair337";
begin
  \FSM_onehot_por_sm_state_reg[7]_0\ <= \^fsm_onehot_por_sm_state_reg[7]_0\;
  adc2_bg_cal_en_written <= \^adc2_bg_cal_en_written\;
  adc2_cal_start <= \^adc2_cal_start\;
  adc2_done_i <= \^adc2_done_i\;
  adc2_drpen_status <= \^adc2_drpen_status\;
  adc2_por_req <= \^adc2_por_req\;
  adc2_status_req <= \^adc2_status_req\;
  cleared_r_reg_0 <= \^cleared_r_reg_0\;
  cleared_reg_0 <= \^cleared_reg_0\;
  \const_operation_reg[5]_0\(1 downto 0) <= \^const_operation_reg[5]_0\(1 downto 0);
  interrupt_reg_0 <= \^interrupt_reg_0\;
  \mem_addr_reg[6]_0\(6 downto 0) <= \^mem_addr_reg[6]_0\(6 downto 0);
  \mem_data_adc2_reg[17]_0\ <= \^mem_data_adc2_reg[17]_0\;
  \mem_data_adc2_reg[22]\ <= \^mem_data_adc2_reg[22]\;
  \mem_data_adc2_reg[31]\ <= \^mem_data_adc2_reg[31]\;
  \mem_data_adc2_reg[31]_0\ <= \^mem_data_adc2_reg[31]_0\;
  \mem_data_adc2_reg[32]\ <= \^mem_data_adc2_reg[32]\;
  p_4_in <= \^p_4_in\;
  \rdata_reg[10]_0\(6 downto 0) <= \^rdata_reg[10]_0\(6 downto 0);
\FSM_onehot_por_sm_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state[0]_i_2__1_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_por_sm_state[0]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => \FSM_onehot_por_sm_state[0]_i_3__1_n_0\,
      I2 => bg_cal_en_written_reg_2(0),
      I3 => Q(0),
      I4 => bg_cal_en_written_reg_2(3),
      I5 => mem_data_adc2(28),
      O => \FSM_onehot_por_sm_state[0]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => Q(2),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => Q(1),
      O => \FSM_onehot_por_sm_state[0]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(25),
      I4 => mem_data_adc2(22),
      I5 => \FSM_onehot_por_sm_state[10]_i_2__1_n_0\,
      O => \FSM_onehot_por_sm_state[10]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => mem_data_adc2(19),
      I1 => mem_data_adc2(18),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(16),
      I4 => mem_data_adc2(17),
      I5 => \FSM_onehot_por_sm_state[10]_i_3__1_n_0\,
      O => \FSM_onehot_por_sm_state[10]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc2(20),
      I1 => mem_data_adc2(21),
      O => \FSM_onehot_por_sm_state[10]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[12]_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state[12]_i_3__1_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[12]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => done_reg_0(0),
      I2 => done_reg_0(2),
      I3 => done_reg_0(1),
      I4 => done_reg_0(3),
      O => \FSM_onehot_por_sm_state[12]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state[13]_i_2__1_n_0\,
      I2 => mem_data_adc2(26),
      I3 => mem_data_adc2(27),
      O => \FSM_onehot_por_sm_state[12]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__1_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc2(27),
      I4 => mem_data_adc2(26),
      O => \FSM_onehot_por_sm_state[13]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D44DDDD"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => done_reg_0(3),
      I2 => Q(2),
      I3 => done_reg_0(2),
      I4 => \FSM_onehot_por_sm_state[13]_i_3__1_n_0\,
      O => \FSM_onehot_por_sm_state[13]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => done_reg_0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => done_reg_0(1),
      I4 => Q(2),
      I5 => done_reg_0(2),
      O => \FSM_onehot_por_sm_state[13]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_3__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[14]_i_4__1_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => tile_config_done,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state[14]_i_5__1_n_0\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc2(25),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(24),
      I4 => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      I3 => \done_i_2__1_n_0\,
      I4 => \mem_addr[2]_i_2__1_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \drpaddr_por[10]_i_1__1_n_0\,
      I1 => por_gnt_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I3 => adc2_por_gnt,
      I4 => \fg_cal_en_i_3__1_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_7__1_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_4__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_reg_0(3),
      I1 => done_reg_0(1),
      I2 => done_reg_0(2),
      I3 => done_reg_0(0),
      O => \FSM_onehot_por_sm_state[14]_i_5__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \restart_fg_reg_n_0_[4]\,
      I1 => \restart_fg_reg_n_0_[5]\,
      I2 => p_2_in(2),
      I3 => \FSM_onehot_por_sm_state[14]_i_8__1_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF20000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => drprdy_por_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => adc2_drprdy_por,
      I5 => \FSM_onehot_por_sm_state[14]_i_9__1_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_7__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => mem_data_adc2(6),
      I1 => p_2_in(3),
      I2 => p_2_in(0),
      I3 => \restart_fg_reg_n_0_[7]\,
      I4 => p_2_in(1),
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \FSM_onehot_por_sm_state[14]_i_8__1_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => por_timer_start,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[14]_i_9__1_n_0\
    );
\FSM_onehot_por_sm_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I1 => bg_cal_en_written_reg_2(3),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_written_reg_2(0),
      I4 => bg_cal_en_written_reg_2(2),
      O => \FSM_onehot_por_sm_state[1]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C0FFFFE0C0E0C0"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I2 => \^interrupt_reg_0\,
      I3 => signal_lost_r,
      I4 => \FSM_onehot_por_sm_state[2]_i_2__1_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(2),
      I1 => bg_cal_en_written_reg_2(0),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_written_reg_2(3),
      O => \FSM_onehot_por_sm_state[2]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => clear_interrupt,
      O => \FSM_onehot_por_sm_state[3]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => mem_data_adc2(27),
      I2 => mem_data_adc2(26),
      I3 => cleared_reg_n_0,
      I4 => por_timer_start,
      I5 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__1_n_0\,
      O => clear_interrupt
    );
\FSM_onehot_por_sm_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\,
      I1 => mem_data_adc2(24),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(25),
      O => \FSM_onehot_por_sm_state[3]_i_5_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state[12]_i_2__1_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00000B0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2__1_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => mem_data_adc2(26),
      I4 => mem_data_adc2(27),
      O => \FSM_onehot_por_sm_state[5]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I2 => mem_data_adc2(22),
      I3 => mem_data_adc2(25),
      I4 => mem_data_adc2(24),
      O => \FSM_onehot_por_sm_state[8]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[0]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[10]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[12]_i_1__1_n_0\,
      Q => signal_lost_r,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[13]_i_1__1_n_0\,
      Q => por_timer_start,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[14]_i_2__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[1]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[3]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[5]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[8]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_4_in\
    );
\FSM_sequential_fsm_cs[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FFF1"
    )
        port map (
      I0 => \^adc2_status_req\,
      I1 => \^adc2_por_req\,
      I2 => const_req_adc2,
      I3 => drp_req_adc2,
      I4 => dummy_read_req,
      I5 => \FSM_sequential_fsm_cs_reg[2]_1\(0),
      O => \pll_state_machine.status_req_reg_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000F0000000E"
    )
        port map (
      I0 => \^adc2_por_req\,
      I1 => \FSM_sequential_fsm_cs_reg[2]\,
      I2 => \FSM_sequential_fsm_cs_reg[2]_0\,
      I3 => dummy_read_req,
      I4 => \FSM_sequential_fsm_cs_reg[2]_1\(1),
      I5 => \^adc2_status_req\,
      O => por_req_reg_0
    );
\FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BC"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      I1 => \status_sm_state__0\(1),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(0),
      I1 => bg_cal_en_written_reg_1,
      O => \^p_4_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700C400"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__1_n_0\,
      I3 => \status_sm_state__0\(2),
      I4 => adc2_drprdy_status,
      I5 => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__1_n_0\,
      O => status_sm_state
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \status_timer_count[0]_i_3__1_n_0\,
      I1 => status_timer_count_reg(0),
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_4__1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2FF02F"
    )
        port map (
      I0 => adc2_status_gnt,
      I1 => status_gnt_r,
      I2 => \status_sm_state__0\(1),
      I3 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I4 => adc2_tile_config_done,
      I5 => \status_sm_state__0\(2),
      O => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_5__1_n_0\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[0]_i_1__1_n_0\,
      Q => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      R => \^p_4_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[1]_i_1__1_n_0\,
      Q => \status_sm_state__0\(1),
      R => \^p_4_in\
    );
\FSM_sequential_pll_state_machine.status_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => status_sm_state,
      D => \FSM_sequential_pll_state_machine.status_sm_state[2]_i_3__1_n_0\,
      Q => \status_sm_state__0\(2),
      R => \^p_4_in\
    );
\adc0_status_0_falling_edge_seen_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => \adc0_status_0_falling_edge_seen_i_1__1_n_0\
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc0_status_0_falling_edge_seen_i_1__1_n_0\,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^p_4_in\
    );
\adc0_status_0_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc0_status_sync,
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^p_4_in\
    );
\adc1_status_0_falling_edge_seen_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => \adc1_status_0_falling_edge_seen_i_1__1_n_0\
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc1_status_0_falling_edge_seen_i_1__1_n_0\,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^p_4_in\
    );
\adc1_status_0_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc1_status_sync,
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^p_4_in\
    );
\adc2_bg_cal_off[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc2_signal_lost_out(0),
      I1 => \adc2_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(0)
    );
\adc2_bg_cal_off[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc2_signal_lost_out(2),
      I1 => \adc2_bg_cal_off_reg[2]\(1),
      O => \signal_lost_r_reg[3]_0\(1)
    );
\adc2_status[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(0),
      O => adc2_status(0)
    );
\adc2_status[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \adc2_status[1]_INST_0_i_1_n_0\,
      I1 => \adc2_status[1]_INST_0_i_2_n_0\,
      I2 => \adc2_status[1]_INST_0_i_3_n_0\,
      I3 => \^cleared_r_reg_0\,
      I4 => Q(1),
      O => adc2_status(1)
    );
\adc2_status[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \adc2_status[1]_INST_0_i_1_n_0\
    );
\adc2_status[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => signal_lost_r,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      O => \adc2_status[1]_INST_0_i_2_n_0\
    );
\adc2_status[1]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      O => \adc2_status[1]_INST_0_i_3_n_0\
    );
\adc2_status[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => Q(2),
      O => adc2_status(2)
    );
\adc2_status[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[7]_0\,
      I1 => \^cleared_r_reg_0\,
      I2 => mem_data_adc2(28),
      O => adc2_status(3)
    );
\adc2_status[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEF0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I4 => \adc2_status[1]_INST_0_i_2_n_0\,
      I5 => \adc2_status[1]_INST_0_i_1_n_0\,
      O => \^fsm_onehot_por_sm_state_reg[7]_0\
    );
\adc2_status_0_falling_edge_seen_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => \adc2_status_0_falling_edge_seen_i_1__1_n_0\
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc2_status_0_falling_edge_seen_i_1__1_n_0\,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^p_4_in\
    );
\adc2_status_0_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc2_status_sync,
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^p_4_in\
    );
\adc3_status_0_falling_edge_seen_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => \adc3_status_0_falling_edge_seen_i_1__1_n_0\
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc3_status_0_falling_edge_seen_i_1__1_n_0\,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^p_4_in\
    );
\adc3_status_0_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => adc3_status_sync,
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^p_4_in\
    );
\bg_cal_en_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_adc2(4),
      I1 => mem_data_adc2(5),
      I2 => por_timer_start,
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__1_n_0\,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^p_4_in\
    );
\bg_cal_en_written_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => bg_cal_en_written_reg_2(3),
      I1 => bg_cal_en_written_reg_2(2),
      I2 => bg_cal_en_written_reg_2(1),
      I3 => bg_cal_en_reg_n_0,
      I4 => wait_event_reg_n_0,
      I5 => \^adc2_bg_cal_en_written\,
      O => \bg_cal_en_written_i_1__1_n_0\
    );
bg_cal_en_written_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bg_cal_en_written_i_1__1_n_0\,
      Q => \^adc2_bg_cal_en_written\,
      R => \^p_4_in\
    );
cal_const_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_cal_done,
      Q => cal_const_done_r,
      R => \^p_4_in\
    );
\cal_const_start_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8FFA8A8A800"
    )
        port map (
      I0 => por_timer_start,
      I1 => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\,
      I2 => mem_data_adc2(23),
      I3 => \cal_const_start_i_2__1_n_0\,
      I4 => \cal_const_start_i_3__0_n_0\,
      I5 => \^adc2_cal_start\,
      O => \cal_const_start_i_1__1_n_0\
    );
\cal_const_start_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_adc2(24),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(25),
      O => \cal_const_start_i_2__1_n_0\
    );
\cal_const_start_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \fg_cal_en_i_3__1_n_0\,
      I1 => por_timer_start,
      I2 => mem_data_adc2(25),
      I3 => mem_data_adc2(23),
      I4 => mem_data_adc2(24),
      O => \cal_const_start_i_3__0_n_0\
    );
cal_const_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cal_const_start_i_1__1_n_0\,
      Q => \^adc2_cal_start\,
      R => \^p_4_in\
    );
\cal_enables[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc2(0),
      I1 => mem_data_adc2(6),
      I2 => p_2_in(0),
      O => \cal_enables[0]_i_1__1_n_0\
    );
\cal_enables[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc2(1),
      I1 => mem_data_adc2(6),
      I2 => p_2_in(1),
      O => \cal_enables[1]_i_1__1_n_0\
    );
\cal_enables[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc2(2),
      I1 => mem_data_adc2(6),
      I2 => p_2_in(2),
      O => \cal_enables[2]_i_1__1_n_0\
    );
\cal_enables[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\,
      I1 => mem_data_adc2(25),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(24),
      I4 => por_timer_start,
      O => \cal_enables[3]_i_1__1_n_0\
    );
\cal_enables[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mem_data_adc2(3),
      I1 => mem_data_adc2(6),
      I2 => p_2_in(3),
      O => \cal_enables[3]_i_2__1_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__1_n_0\,
      D => \cal_enables[0]_i_1__1_n_0\,
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^p_4_in\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__1_n_0\,
      D => \cal_enables[1]_i_1__1_n_0\,
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^p_4_in\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__1_n_0\,
      D => \cal_enables[2]_i_1__1_n_0\,
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^p_4_in\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__1_n_0\,
      D => \cal_enables[3]_i_2__1_n_0\,
      Q => \cal_enables_reg_n_0_[3]\,
      R => \^p_4_in\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => adc20_status(0)
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => adc21_status(0)
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => adc22_status(0)
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => adc23_status(0)
    );
\clear_interrupt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => clear_interrupt,
      I2 => clear_interrupt_reg_n_0,
      O => \clear_interrupt_i_1__1_n_0\
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clear_interrupt_i_1__1_n_0\,
      Q => clear_interrupt_reg_n_0,
      R => \^p_4_in\
    );
\cleared_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"46EE"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      O => \cleared_i_1__1_n_0\
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => \^cleared_r_reg_0\,
      R => \^p_4_in\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cleared_i_1__1_n_0\,
      Q => cleared_reg_n_0,
      R => \^p_4_in\
    );
\clock_en_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => p_0_in_0(0)
    );
\clock_en_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(1),
      I1 => clock_en_count_reg(0),
      O => p_0_in_0(1)
    );
\clock_en_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      O => p_0_in_0(2)
    );
\clock_en_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(2),
      O => p_0_in_0(3)
    );
\clock_en_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => p_0_in_0(4)
    );
\clock_en_count[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_4_in\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => p_0_in_0(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_4_in\,
      I2 => \clock_en_i_2__1_n_0\,
      I3 => clock_en_count_reg(5),
      O => \clock_en_i_1__1_n_0\
    );
\clock_en_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(3),
      O => \clock_en_i_2__1_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__1_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^p_4_in\
    );
\const_operation[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => por_timer_start,
      I2 => p_2_in(0),
      I3 => mem_data_adc2(6),
      I4 => mem_data_adc2(0),
      O => \const_operation[0]_i_1__1_n_0\
    );
\const_operation[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => por_timer_start,
      I2 => p_2_in(1),
      I3 => mem_data_adc2(6),
      I4 => mem_data_adc2(1),
      O => \const_operation[1]_i_1__1_n_0\
    );
\const_operation[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => por_timer_start,
      I2 => p_2_in(2),
      I3 => mem_data_adc2(6),
      I4 => mem_data_adc2(2),
      O => \const_operation[2]_i_1__1_n_0\
    );
\const_operation[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => por_timer_start,
      I2 => p_2_in(3),
      I3 => mem_data_adc2(6),
      I4 => mem_data_adc2(3),
      O => \const_operation[3]_i_1__1_n_0\
    );
\const_operation[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => por_timer_start,
      I2 => mem_data_adc2(4),
      I3 => mem_data_adc2(6),
      O => \const_operation[4]_i_1__1_n_0\
    );
\const_operation[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc2(5),
      I1 => por_timer_start,
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(6),
      O => \const_operation[5]_i_1__1_n_0\
    );
\const_operation[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc2(7),
      I1 => por_timer_start,
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(6),
      O => \const_operation[7]_i_1__1_n_0\
    );
\const_operation[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc2(8),
      I1 => por_timer_start,
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(6),
      O => \const_operation[8]_i_1__1_n_0\
    );
\const_operation[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08C00000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6__1_n_0\,
      I1 => mem_data_adc2(25),
      I2 => mem_data_adc2(23),
      I3 => mem_data_adc2(24),
      I4 => por_timer_start,
      I5 => \fg_cal_en_i_3__1_n_0\,
      O => \const_operation[9]_i_1__1_n_0\
    );
\const_operation[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_data_adc2(9),
      I1 => por_timer_start,
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(6),
      O => \const_operation[9]_i_2__1_n_0\
    );
\const_operation_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[0]_i_1__1_n_0\,
      Q => adc2_operation(0),
      R => \^p_4_in\
    );
\const_operation_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[1]_i_1__1_n_0\,
      Q => adc2_operation(1),
      R => \^p_4_in\
    );
\const_operation_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[2]_i_1__1_n_0\,
      Q => adc2_operation(2),
      R => \^p_4_in\
    );
\const_operation_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[3]_i_1__1_n_0\,
      Q => adc2_operation(3),
      R => \^p_4_in\
    );
\const_operation_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[4]_i_1__1_n_0\,
      Q => \^const_operation_reg[5]_0\(0),
      R => \^p_4_in\
    );
\const_operation_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[5]_i_1__1_n_0\,
      Q => \^const_operation_reg[5]_0\(1),
      R => \^p_4_in\
    );
\const_operation_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[7]_i_1__1_n_0\,
      Q => adc2_operation(7),
      R => \^p_4_in\
    );
\const_operation_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[8]_i_1__1_n_0\,
      Q => adc2_operation(8),
      R => \^p_4_in\
    );
\const_operation_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1__1_n_0\,
      D => \const_operation[9]_i_2__1_n_0\,
      Q => adc2_operation(9),
      R => \^p_4_in\
    );
\data_index_adc2[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      O => \const_operation_reg[4]_0\
    );
\data_stop_adc2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]\(0)
    );
\data_stop_adc2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^const_operation_reg[5]_0\(0),
      I1 => \adc2_bg_cal_off_reg[2]\(0),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]\(1)
    );
\data_stop_adc2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]\(2)
    );
\data_stop_adc2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(1),
      I2 => \^const_operation_reg[5]_0\(0),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]\(3)
    );
\done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => \^interrupt_reg_0\,
      I1 => cleared_reg_n_0,
      I2 => \done_i_2__1_n_0\,
      I3 => \done_i_3__1_n_0\,
      I4 => signal_lost_r,
      I5 => \^adc2_done_i\,
      O => \done_i_1__2_n_0\
    );
\done_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => wait_event_reg_1,
      I1 => done_reg_0(3),
      I2 => done_reg_0(0),
      I3 => done_reg_0(1),
      I4 => done_reg_0(2),
      O => \done_i_2__1_n_0\
    );
\done_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => adc2_signal_lost_out(2),
      I1 => \signal_lost_r2_reg_n_0_[3]\,
      I2 => adc2_signal_lost_out(0),
      I3 => \signal_lost_r2_reg_n_0_[0]\,
      O => \done_i_3__1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__2_n_0\,
      Q => \^adc2_done_i\,
      R => \^p_4_in\
    );
\drpaddr_por[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(16),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[0]_i_1__1_n_0\
    );
\drpaddr_por[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_1__1_n_0\
    );
\drpaddr_por[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_2__1_n_0\
    );
\drpaddr_por[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(17),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[1]_i_1__1_n_0\
    );
\drpaddr_por[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[2]_i_1__1_n_0\
    );
\drpaddr_por[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(19),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[3]_i_1__1_n_0\
    );
\drpaddr_por[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(20),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[4]_i_1__1_n_0\
    );
\drpaddr_por[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(21),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[5]_i_1__1_n_0\
    );
\drpaddr_por[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(22),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[6]_i_1__1_n_0\
    );
\drpaddr_por[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(23),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[8]_i_1__1_n_0\
    );
\drpaddr_por[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[9]_i_1__1_n_0\
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[0]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^p_4_in\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[10]_i_2__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(9),
      R => \^p_4_in\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[1]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^p_4_in\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[2]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^p_4_in\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[3]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^p_4_in\
    );
\drpaddr_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[4]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^p_4_in\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[5]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^p_4_in\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[6]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^p_4_in\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[8]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^p_4_in\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__1_n_0\,
      D => \drpaddr_por[9]_i_1__1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^p_4_in\
    );
\drpdi_por[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222F"
    )
        port map (
      I0 => \drpdi_por[5]_i_2__1_n_0\,
      I1 => \drpdi_por[0]_i_2__1_n_0\,
      I2 => \drpdi_por[15]_i_2__2_n_0\,
      I3 => \drpdi_por[0]_i_3__0_n_0\,
      O => \drpdi_por[0]_i_1__1_n_0\
    );
\drpdi_por[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FFF4FFF4FFF4F"
    )
        port map (
      I0 => \drpdi_por[7]_i_7__0_n_0\,
      I1 => mem_data_adc2(0),
      I2 => \rdata_reg_n_0_[0]\,
      I3 => cleared_reg_n_0,
      I4 => mem_data_adc2(26),
      I5 => mem_data_adc2(27),
      O => \drpdi_por[0]_i_2__1_n_0\
    );
\drpdi_por[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777044004407777"
    )
        port map (
      I0 => \drpdi_por[0]_i_4__0_n_0\,
      I1 => \drpdi_por[0]_i_5__1_n_0\,
      I2 => mem_data_adc2(21),
      I3 => mem_data_adc2(16),
      I4 => \rdata_reg_n_0_[0]\,
      I5 => mem_data_adc2(0),
      O => \drpdi_por[0]_i_3__0_n_0\
    );
\drpdi_por[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0047470000"
    )
        port map (
      I0 => adc2_signal_lost_out(2),
      I1 => mem_data_adc2(24),
      I2 => adc2_signal_lost_out(0),
      I3 => trim_code(0),
      I4 => mem_data_adc2(16),
      I5 => mem_data_adc2(21),
      O => \drpdi_por[0]_i_4__0_n_0\
    );
\drpdi_por[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^mem_data_adc2_reg[32]\,
      I1 => mem_data_adc2(22),
      I2 => mem_data_adc2(19),
      I3 => mem_data_adc2(20),
      I4 => mem_data_adc2(17),
      I5 => mem_data_adc2(18),
      O => \drpdi_por[0]_i_5__1_n_0\
    );
\drpdi_por[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0FFFF"
    )
        port map (
      I0 => mem_data_adc2(10),
      I1 => \drpdi_por[10]_i_2__1_n_0\,
      I2 => \^rdata_reg[10]_0\(6),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por[10]_i_4__1_n_0\,
      O => \drpdi_por[10]_i_1__1_n_0\
    );
\drpdi_por[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => mem_data_adc2(28),
      I4 => \drpdi_por[7]_i_3__0_n_0\,
      O => \drpdi_por[10]_i_2__1_n_0\
    );
\drpdi_por[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_adc2(26),
      I2 => mem_data_adc2(27),
      O => \^cleared_reg_0\
    );
\drpdi_por[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55D7FFD7"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => mem_data_adc2(10),
      I2 => \^rdata_reg[10]_0\(6),
      I3 => \^mem_data_adc2_reg[31]\,
      I4 => \drpdi_por_reg[10]_0\,
      I5 => \^mem_data_adc2_reg[31]_0\,
      O => \drpdi_por[10]_i_4__1_n_0\
    );
\drpdi_por[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => mem_data_adc2(28),
      I3 => \pll_state_machine.pll_on_reg_n_0\,
      O => \^mem_data_adc2_reg[31]_0\
    );
\drpdi_por[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23030020"
    )
        port map (
      I0 => \drpdi_por[11]_i_2__1_n_0\,
      I1 => \drpdi_por[11]_i_3__2_n_0\,
      I2 => mem_data_adc2(11),
      I3 => \drpdi_por[15]_i_2__2_n_0\,
      I4 => p_1_in(3),
      O => \drpdi_por[11]_i_1__1_n_0\
    );
\drpdi_por[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => \drpdi_por[7]_i_3__0_n_0\,
      I2 => mem_data_adc2(28),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \drpdi_por[11]_i_2__1_n_0\
    );
\drpdi_por[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFFF"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mem_data_adc2(28),
      I4 => \pll_state_machine.pll_on_reg_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[11]_i_3__2_n_0\
    );
\drpdi_por[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F50"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_3__1_n_0\,
      I2 => mem_data_adc2(12),
      I3 => p_1_in(4),
      O => \drpdi_por[12]_i_1__1_n_0\
    );
\drpdi_por[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F50"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_3__1_n_0\,
      I2 => mem_data_adc2(13),
      I3 => p_1_in(5),
      O => \drpdi_por[13]_i_1__1_n_0\
    );
\drpdi_por[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F50"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_3__1_n_0\,
      I2 => mem_data_adc2(14),
      I3 => p_1_in(6),
      O => \drpdi_por[14]_i_1__1_n_0\
    );
\drpdi_por[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F50"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__2_n_0\,
      I1 => \drpdi_por[15]_i_3__1_n_0\,
      I2 => mem_data_adc2(15),
      I3 => p_1_in(7),
      O => \drpdi_por[15]_i_1__1_n_0\
    );
\drpdi_por[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888FFFF"
    )
        port map (
      I0 => \^mem_data_adc2_reg[31]\,
      I1 => mem_data_adc2(19),
      I2 => mem_data_adc2(27),
      I3 => mem_data_adc2(26),
      I4 => cleared_reg_n_0,
      O => \drpdi_por[15]_i_2__2_n_0\
    );
\drpdi_por[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2A2AFFFFFFFF"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_adc2(26),
      I2 => mem_data_adc2(27),
      I3 => mem_data_adc2(19),
      I4 => \^mem_data_adc2_reg[31]\,
      I5 => \drpdi_por[11]_i_2__1_n_0\,
      O => \drpdi_por[15]_i_3__1_n_0\
    );
\drpdi_por[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \drpdi_por[1]_i_2__1_n_0\,
      I1 => \drpdi_por[5]_i_2__1_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por_reg[1]_0\,
      O => \drpdi_por[1]_i_1__1_n_0\
    );
\drpdi_por[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDDDDD"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(0),
      I1 => mem_data_adc2(1),
      I2 => mem_data_adc2(28),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \drpdi_por[1]_i_2__1_n_0\
    );
\drpdi_por[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \drpdi_por[2]_i_2__1_n_0\,
      I1 => \drpdi_por[5]_i_2__1_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por_reg[2]_0\,
      O => \drpdi_por[2]_i_1__2_n_0\
    );
\drpdi_por[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDDDDD"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(1),
      I1 => mem_data_adc2(2),
      I2 => mem_data_adc2(28),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \drpdi_por[2]_i_2__1_n_0\
    );
\drpdi_por[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \drpdi_por[3]_i_2__1_n_0\,
      I1 => \drpdi_por[5]_i_2__1_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por_reg[3]_0\,
      O => \drpdi_por[3]_i_1__1_n_0\
    );
\drpdi_por[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDDDDD"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(2),
      I1 => mem_data_adc2(3),
      I2 => mem_data_adc2(28),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \drpdi_por[3]_i_2__1_n_0\
    );
\drpdi_por[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => \drpdi_por[4]_i_2__0_n_0\,
      I1 => \drpdi_por[5]_i_2__1_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => \drpdi_por_reg[4]_0\,
      O => \drpdi_por[4]_i_1__1_n_0\
    );
\drpdi_por[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDDDDD"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(3),
      I1 => mem_data_adc2(4),
      I2 => mem_data_adc2(28),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \drpdi_por[4]_i_2__0_n_0\
    );
\drpdi_por[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFFFFFF2A00"
    )
        port map (
      I0 => mem_data_adc2(17),
      I1 => mem_data_adc2(16),
      I2 => mem_data_adc2(19),
      I3 => \^mem_data_adc2_reg[17]_0\,
      I4 => \^mem_data_adc2_reg[32]\,
      I5 => \^mem_data_adc2_reg[22]\,
      O => \mem_data_adc2_reg[17]\
    );
\drpdi_por[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc2(16),
      I1 => mem_data_adc2(21),
      O => \drpdi_por[5]_i_10_n_0\
    );
\drpdi_por[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020CCEC"
    )
        port map (
      I0 => \drpdi_por[5]_i_2__1_n_0\,
      I1 => \^cleared_reg_0\,
      I2 => \^rdata_reg[10]_0\(4),
      I3 => \drpdi_por[5]_i_3__1_n_0\,
      I4 => \drpdi_por_reg[5]_0\,
      O => \drpdi_por[5]_i_1__1_n_0\
    );
\drpdi_por[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[7]_i_6__0_n_0\,
      I1 => mem_data_adc2(16),
      I2 => \drpdi_por[5]_i_5__1_n_0\,
      I3 => mem_data_adc2(24),
      I4 => mem_data_adc2(23),
      I5 => mem_data_adc2(25),
      O => \drpdi_por[5]_i_2__1_n_0\
    );
\drpdi_por[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
        port map (
      I0 => mem_data_adc2(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => mem_data_adc2(28),
      O => \drpdi_por[5]_i_3__1_n_0\
    );
\drpdi_por[5]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => mem_data_adc2(23),
      I1 => mem_data_adc2(22),
      I2 => mem_data_adc2(21),
      I3 => mem_data_adc2(20),
      O => \drpdi_por[5]_i_5__1_n_0\
    );
\drpdi_por[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \drpdi_por[5]_i_10_n_0\,
      I1 => mem_data_adc2(22),
      I2 => mem_data_adc2(19),
      I3 => mem_data_adc2(20),
      I4 => mem_data_adc2(17),
      I5 => mem_data_adc2(18),
      O => \^mem_data_adc2_reg[22]\
    );
\drpdi_por[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(0),
      I2 => Q(2),
      O => \^mem_data_adc2_reg[32]\
    );
\drpdi_por[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002772FFFF"
    )
        port map (
      I0 => \^mem_data_adc2_reg[31]\,
      I1 => \drpdi_por_reg[6]_0\,
      I2 => mem_data_adc2(6),
      I3 => \rdata_reg_n_0_[6]\,
      I4 => \^cleared_reg_0\,
      I5 => \drpdi_por[6]_i_4__1_n_0\,
      O => \drpdi_por[6]_i_1__1_n_0\
    );
\drpdi_por[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^mem_data_adc2_reg[17]_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => mem_data_adc2(28),
      O => \^mem_data_adc2_reg[31]\
    );
\drpdi_por[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF2FFFFFFFFF"
    )
        port map (
      I0 => mem_data_adc2(6),
      I1 => \drpdi_por[7]_i_7__0_n_0\,
      I2 => \rdata_reg_n_0_[6]\,
      I3 => \drpdi_por[7]_i_3__0_n_0\,
      I4 => \^cleared_reg_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpdi_por[6]_i_4__1_n_0\
    );
\drpdi_por[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \drpdi_por[7]_i_5__0_n_0\,
      I1 => mem_data_adc2(17),
      I2 => mem_data_adc2(16),
      I3 => mem_data_adc2(18),
      O => \^mem_data_adc2_reg[17]_0\
    );
\drpdi_por[6]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mem_data_adc2(17),
      I1 => mem_data_adc2(16),
      I2 => mem_data_adc2(19),
      O => \mem_data_adc2_reg[17]_1\
    );
\drpdi_por[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \drpdi_por[15]_i_2__2_n_0\,
      I1 => \drpdi_por_reg[7]_0\,
      I2 => \drpdi_por[7]_i_3__0_n_0\,
      I3 => \drpdi_por[7]_i_4__0_n_0\,
      O => \drpdi_por[7]_i_1__1_n_0\
    );
\drpdi_por[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \drpdi_por[7]_i_5__0_n_0\,
      I1 => \drpdi_por[7]_i_6__0_n_0\,
      I2 => mem_data_adc2(16),
      O => \drpdi_por[7]_i_3__0_n_0\
    );
\drpdi_por[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FFF4FFF4FFF4F"
    )
        port map (
      I0 => \drpdi_por[7]_i_7__0_n_0\,
      I1 => mem_data_adc2(7),
      I2 => \^rdata_reg[10]_0\(5),
      I3 => cleared_reg_n_0,
      I4 => mem_data_adc2(26),
      I5 => mem_data_adc2(27),
      O => \drpdi_por[7]_i_4__0_n_0\
    );
\drpdi_por[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => mem_data_adc2(24),
      I2 => mem_data_adc2(20),
      I3 => mem_data_adc2(21),
      I4 => mem_data_adc2(22),
      I5 => mem_data_adc2(23),
      O => \drpdi_por[7]_i_5__0_n_0\
    );
\drpdi_por[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFCFFFCF"
    )
        port map (
      I0 => mem_data_adc2(20),
      I1 => mem_data_adc2(17),
      I2 => mem_data_adc2(18),
      I3 => mem_data_adc2(21),
      I4 => mem_data_adc2(19),
      O => \drpdi_por[7]_i_6__0_n_0\
    );
\drpdi_por[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \drpdi_por[7]_i_7__0_n_0\
    );
\drpdi_por[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => mem_data_adc2(8),
      I1 => \drpdi_por[11]_i_2__1_n_0\,
      I2 => \^cleared_reg_0\,
      I3 => p_1_in(0),
      I4 => \drpdi_por_reg[8]_0\,
      O => \drpdi_por[8]_i_1__1_n_0\
    );
\drpdi_por[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFFEFFF0000"
    )
        port map (
      I0 => \pll_state_machine.pll_on_reg_n_0\,
      I1 => mem_data_adc2(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => mem_data_adc2(8),
      I5 => p_1_in(0),
      O => \pll_state_machine.pll_on_reg_0\
    );
\drpdi_por[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E0EE"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => p_1_in(1),
      I2 => \drpdi_por[11]_i_2__1_n_0\,
      I3 => mem_data_adc2(9),
      I4 => \drpdi_por[9]_i_2__1_n_0\,
      O => \drpdi_por[9]_i_1__0_n_0\
    );
\drpdi_por[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C4C8C408040804"
    )
        port map (
      I0 => mem_data_adc2(9),
      I1 => \^cleared_reg_0\,
      I2 => \^mem_data_adc2_reg[31]\,
      I3 => p_1_in(1),
      I4 => mem_data_adc2(19),
      I5 => \drpdi_por_reg[9]_0\,
      O => \drpdi_por[9]_i_2__1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[0]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_4_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[10]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_4_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[11]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_4_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[12]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_4_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[13]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_4_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[14]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_4_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[15]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_4_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[1]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_4_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[2]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_4_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[3]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_4_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[4]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_4_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[5]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_4_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[6]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_4_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[7]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_4_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[8]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_4_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[9]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_4_in\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_status[1]_INST_0_i_1_n_0\,
      D => \drpaddr_por[10]_i_1__1_n_0\,
      Q => adc2_drpen_por,
      R => \^p_4_in\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_drprdy_por,
      Q => drprdy_por_r,
      R => \^p_4_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_status[1]_INST_0_i_1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => adc2_drpwe_por,
      R => \^p_4_in\
    );
\enable_clock_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => mem_data_adc2(24),
      I2 => mem_data_adc2(23),
      I3 => \enable_clock_en_i_2__0_n_0\,
      I4 => por_timer_start,
      I5 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__1_n_0\
    );
\enable_clock_en_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => mem_data_adc2(28),
      O => \enable_clock_en_i_2__0_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__1_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_4_in\
    );
\fg_cal_en_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => mem_data_adc2(23),
      I2 => mem_data_adc2(24),
      I3 => por_timer_start,
      I4 => \fg_cal_en_i_3__1_n_0\,
      O => \fg_cal_en_i_1__1_n_0\
    );
\fg_cal_en_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_adc2(4),
      I1 => mem_data_adc2(5),
      I2 => por_timer_start,
      O => fg_cal_en
    );
\fg_cal_en_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => wait_event_reg_n_0,
      I2 => \^interrupt_reg_0\,
      O => \fg_cal_en_i_3__1_n_0\
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__1_n_0\,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^p_4_in\
    );
\interrupt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^interrupt_reg_0\,
      O => \interrupt_i_1__1_n_0\
    );
\interrupt_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCFFFCDDCC"
    )
        port map (
      I0 => \interrupt_i_3__1_n_0\,
      I1 => \interrupt_i_4__1_n_0\,
      I2 => \interrupt_i_5__0_n_0\,
      I3 => mem_data_adc2(28),
      I4 => clocks_ok_r,
      I5 => clocks_ok_r_reg_0,
      O => interrupt0
    );
\interrupt_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDFDFDFDF"
    )
        port map (
      I0 => pll_ok_r,
      I1 => adc2_pll_lock,
      I2 => \pll_state_machine.pll_on_reg_n_0\,
      I3 => powerup_state_r_reg_0,
      I4 => powerup_state_r,
      I5 => \interrupt_i_5__0_n_0\,
      O => \interrupt_i_3__1_n_0\
    );
\interrupt_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => Q(2),
      I1 => mem_data_adc2(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => power_ok_r,
      I5 => power_ok_r_reg_0,
      O => \interrupt_i_4__1_n_0\
    );
\interrupt_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \interrupt_i_5__0_n_0\
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \interrupt_i_1__1_n_0\,
      Q => \^interrupt_reg_0\,
      R => \^p_4_in\
    );
\mem_addr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0F0E0E"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => \mem_addr[1]_i_2__1_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__1_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      O => \mem_addr[0]_i_1__1_n_0\
    );
\mem_addr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF0FFF8CCCC"
    )
        port map (
      I0 => \mem_addr[2]_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \mem_addr[1]_i_2__1_n_0\,
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[1]_i_1__1_n_0\
    );
\mem_addr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^interrupt_reg_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \mem_addr[1]_i_2__1_n_0\
    );
\mem_addr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6A690000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \mem_addr[2]_i_2__1_n_0\,
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      I5 => \mem_addr[2]_i_3__1_n_0\,
      O => \mem_addr[2]_i_1__1_n_0\
    );
\mem_addr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FF6"
    )
        port map (
      I0 => \signal_lost_r2_reg_n_0_[0]\,
      I1 => adc2_signal_lost_out(0),
      I2 => \signal_lost_r2_reg_n_0_[3]\,
      I3 => adc2_signal_lost_out(2),
      I4 => \mem_addr[2]_i_4__1_n_0\,
      O => \mem_addr[2]_i_2__1_n_0\
    );
\mem_addr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBB28883CCC2888"
    )
        port map (
      I0 => \mem_addr[1]_i_2__1_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[2]_i_3__1_n_0\
    );
\mem_addr[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => done_reg_0(2),
      I1 => done_reg_0(1),
      I2 => done_reg_0(0),
      I3 => done_reg_0(3),
      O => \mem_addr[2]_i_4__1_n_0\
    );
\mem_addr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \mem_addr[3]_i_2__1_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[3]_i_3__1_n_0\,
      O => \mem_addr[3]_i_1__1_n_0\
    );
\mem_addr[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB32"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \mem_addr[2]_i_2__1_n_0\,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_2__1_n_0\
    );
\mem_addr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EACACE0ACE0ACE0"
    )
        port map (
      I0 => \mem_addr[5]_i_3_n_0\,
      I1 => \mem_addr[4]_i_5__0_n_0\,
      I2 => \^mem_addr_reg[6]_0\(3),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(1),
      I5 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[3]_i_3__1_n_0\
    );
\mem_addr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00009000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \mem_addr[4]_i_2__1_n_0\,
      I2 => signal_lost_r,
      I3 => cleared_reg_n_0,
      I4 => \^interrupt_reg_0\,
      I5 => \mem_addr[4]_i_3__1_n_0\,
      O => \mem_addr[4]_i_1__1_n_0\
    );
\mem_addr[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFAAFE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \mem_addr[2]_i_2__1_n_0\,
      I4 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_2__1_n_0\
    );
\mem_addr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CBCBCCC28888888"
    )
        port map (
      I0 => \mem_addr[5]_i_3_n_0\,
      I1 => \^mem_addr_reg[6]_0\(4),
      I2 => \^mem_addr_reg[6]_0\(3),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \mem_addr[4]_i_4__1_n_0\,
      I5 => \mem_addr[4]_i_5__0_n_0\,
      O => \mem_addr[4]_i_3__1_n_0\
    );
\mem_addr[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[4]_i_4__1_n_0\
    );
\mem_addr[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I1 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_5__0_n_0\
    );
\mem_addr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F8F8FFF8"
    )
        port map (
      I0 => \mem_addr[6]_i_5__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      I2 => \mem_addr[5]_i_2__1_n_0\,
      I3 => \mem_addr[5]_i_3_n_0\,
      I4 => \mem_addr[5]_i_4__1_n_0\,
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_1__1_n_0\
    );
\mem_addr[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880800"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => \mem_addr[5]_i_5__1_n_0\,
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_2__1_n_0\
    );
\mem_addr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__1_n_0\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[5]_i_3_n_0\
    );
\mem_addr[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[5]_i_4__1_n_0\
    );
\mem_addr[5]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[5]_i_5__1_n_0\
    );
\mem_addr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_2__1_n_0\,
      I1 => adc2_drprdy_por,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \fg_cal_en_i_3__1_n_0\,
      I4 => \mem_addr[6]_i_3__1_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_3__1_n_0\,
      O => \mem_addr[6]_i_1__1_n_0\
    );
\mem_addr[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEEAEA"
    )
        port map (
      I0 => \mem_addr[6]_i_4__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_3__1_n_0\,
      I2 => \^mem_addr_reg[6]_0\(6),
      I3 => \^mem_addr_reg[6]_0\(5),
      I4 => \mem_addr[6]_i_5__1_n_0\,
      O => \mem_addr[6]_i_2__1_n_0\
    );
\mem_addr[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2__1_n_0\,
      O => \mem_addr[6]_i_3__1_n_0\
    );
\mem_addr[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF30C0BFAA0000AA"
    )
        port map (
      I0 => \mem_addr[1]_i_2__1_n_0\,
      I1 => \mem_addr[6]_i_6__2_n_0\,
      I2 => no_pll_restart_reg_n_0,
      I3 => \^mem_addr_reg[6]_0\(6),
      I4 => \mem_addr[6]_i_7__1_n_0\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \mem_addr[6]_i_4__1_n_0\
    );
\mem_addr[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010105051"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \mem_addr[2]_i_2__1_n_0\,
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[6]_i_5__1_n_0\
    );
\mem_addr[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_6__2_n_0\
    );
\mem_addr[6]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_7__1_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[0]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(0),
      R => \^p_4_in\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[1]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(1),
      R => \^p_4_in\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[2]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(2),
      R => \^p_4_in\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[3]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(3),
      R => \^p_4_in\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[4]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(4),
      R => \^p_4_in\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[5]_i_1__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(5),
      R => \^p_4_in\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1__1_n_0\,
      D => \mem_addr[6]_i_2__1_n_0\,
      Q => \^mem_addr_reg[6]_0\(6),
      R => \^p_4_in\
    );
\mem_data_adc2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_2\
    );
\mem_data_adc2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_6\
    );
\mem_data_adc2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010E000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_adc2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000006E0000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_4\
    );
\mem_data_adc2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005A0100"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_3\
    );
\mem_data_adc2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001B444004"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_0\
    );
\mem_data_adc2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044020800"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[0]_0\
    );
\mem_data_adc2[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F005FE"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_5\
    );
\mem_data_adc2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001115"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(3),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_0\
    );
\mem_data_adc2[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr_reg[2]_1\
    );
\mem_data_adc2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_0\
    );
\mem_data_adc2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[3]_1\
    );
\mem_data_adc2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000045A0400"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[1]_1\
    );
\mu_adc2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_operation(7),
      I1 => \adc2_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(0)
    );
\mu_adc2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_operation(8),
      I1 => \adc2_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(1)
    );
\mu_adc2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_operation(9),
      I1 => \adc2_bg_cal_off_reg[2]\(0),
      O => \const_operation_reg[9]_0\(2)
    );
\no_pll_restart_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \no_pll_restart_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => cleared_reg_n_0,
      I3 => \no_pll_restart_i_3__1_n_0\,
      I4 => no_pll_restart_reg_n_0,
      O => \no_pll_restart_i_1__1_n_0\
    );
\no_pll_restart_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(1),
      I1 => \^rdata_reg[10]_0\(0),
      I2 => \rdata_reg_n_0_[0]\,
      I3 => \^rdata_reg[10]_0\(3),
      I4 => \^rdata_reg[10]_0\(2),
      O => \no_pll_restart_i_2__1_n_0\
    );
\no_pll_restart_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FF44FF44FF44"
    )
        port map (
      I0 => \no_pll_restart_i_4__1_n_0\,
      I1 => \no_pll_restart_i_5__1_n_0\,
      I2 => no_pll_restart_reg_n_0,
      I3 => \fg_cal_en_i_3__1_n_0\,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I5 => adc2_drprdy_por,
      O => \no_pll_restart_i_3__1_n_0\
    );
\no_pll_restart_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => \restart_fg[7]_i_3__1_n_0\,
      I2 => mem_data_adc2(17),
      I3 => mem_data_adc2(21),
      I4 => mem_data_adc2(19),
      I5 => mem_data_adc2(20),
      O => \no_pll_restart_i_4__1_n_0\
    );
\no_pll_restart_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404400004044"
    )
        port map (
      I0 => mem_data_adc2(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => mem_data_adc2(22),
      I3 => mem_data_adc2(23),
      I4 => mem_data_adc2(16),
      I5 => mem_data_adc2(17),
      O => \no_pll_restart_i_5__1_n_0\
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_pll_restart_i_1__1_n_0\,
      Q => no_pll_restart_reg_n_0,
      R => \^p_4_in\
    );
\pll_ok_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc2_pll_lock,
      I1 => \pll_state_machine.pll_on_reg_n_0\,
      O => pll_ok
    );
pll_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pll_ok,
      Q => pll_ok_r,
      R => \^p_4_in\
    );
\pll_state_machine.drpaddr_status[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      O => \pll_state_machine.drpaddr_status[10]_i_1__1_n_0\
    );
\pll_state_machine.drpaddr_status[5]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_sm_state__0\(2),
      O => \pll_state_machine.drpaddr_status[5]_i_1__1_n_0\
    );
\pll_state_machine.drpaddr_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__1_n_0\,
      D => '1',
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(2),
      R => \^p_4_in\
    );
\pll_state_machine.drpaddr_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__1_n_0\,
      D => \pll_state_machine.drpaddr_status[5]_i_1__1_n_0\,
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(0),
      R => \^p_4_in\
    );
\pll_state_machine.drpaddr_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \pll_state_machine.drpaddr_status[10]_i_1__1_n_0\,
      D => \status_sm_state__0\(2),
      Q => \pll_state_machine.drpaddr_status_reg[10]_0\(1),
      R => \^p_4_in\
    );
\pll_state_machine.drpen_status_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F260"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \status_sm_state__0\(2),
      I2 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I3 => \^adc2_drpen_status\,
      O => \pll_state_machine.drpen_status_i_1__1_n_0\
    );
\pll_state_machine.drpen_status_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.drpen_status_i_1__1_n_0\,
      Q => \^adc2_drpen_status\,
      R => \^p_4_in\
    );
\pll_state_machine.pll_on_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => adc2_do_mon(0),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc2_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \status_sm_state__0\(1),
      I5 => \pll_state_machine.pll_on_reg_n_0\,
      O => \pll_state_machine.pll_on_i_1__1_n_0\
    );
\pll_state_machine.pll_on_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.pll_on_i_1__1_n_0\,
      Q => \pll_state_machine.pll_on_reg_n_0\,
      R => \^p_4_in\
    );
\pll_state_machine.status_req_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFEE0044"
    )
        port map (
      I0 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I1 => \status_sm_state__0\(1),
      I2 => adc2_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \^adc2_status_req\,
      O => \pll_state_machine.status_req_i_1__1_n_0\
    );
\pll_state_machine.status_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_req_i_1__1_n_0\,
      Q => \^adc2_status_req\,
      R => \^p_4_in\
    );
\pll_state_machine.status_timer_start_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF2000"
    )
        port map (
      I0 => \status_sm_state__0\(1),
      I1 => \FSM_sequential_pll_state_machine.status_sm_state_reg_n_0_[0]\,
      I2 => adc2_drprdy_status,
      I3 => \status_sm_state__0\(2),
      I4 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \pll_state_machine.status_timer_start_i_1__1_n_0\
    );
\pll_state_machine.status_timer_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \pll_state_machine.status_timer_start_i_1__1_n_0\,
      Q => \pll_state_machine.status_timer_start_reg_n_0\,
      R => \^p_4_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_por_gnt,
      Q => por_gnt_r,
      R => \^p_4_in\
    );
\por_req_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => adc2_drprdy_por,
      I3 => \^adc2_por_req\,
      O => \por_req_i_1__1_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__1_n_0\,
      Q => \^adc2_por_req\,
      R => \^p_4_in\
    );
\por_timer_count[0]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__1_n_0\
    );
\por_timer_count[0]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__1_n_0\
    );
\por_timer_count[0]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__1_n_0\
    );
\por_timer_count[0]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__1_n_0\
    );
\por_timer_count[0]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__1_n_0\
    );
\por_timer_count[0]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__1_n_0\
    );
\por_timer_count[0]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__1_n_0\
    );
\por_timer_count[0]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__1_n_0\
    );
\por_timer_count[0]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__1_n_0\
    );
\por_timer_count[0]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__1_n_0\
    );
\por_timer_count[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => clock_en_reg_n_0,
      I2 => \por_timer_count[0]_i_3__1_n_0\,
      I3 => \por_timer_count[0]_i_4__1_n_0\,
      O => \por_timer_count[0]_i_1__1_n_0\
    );
\por_timer_count[0]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count[0]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(6),
      I3 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_21__1_n_0\
    );
\por_timer_count[0]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_count_reg(16),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(17),
      O => \por_timer_count[0]_i_22__1_n_0\
    );
\por_timer_count[0]_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_count_reg(18),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(22),
      I4 => \por_timer_count[0]_i_24__1_n_0\,
      O => \por_timer_count[0]_i_23__1_n_0\
    );
\por_timer_count[0]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_24__1_n_0\
    );
\por_timer_count[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__1_n_0\,
      I1 => por_timer_count_reg(0),
      I2 => por_timer_count_reg(2),
      I3 => por_timer_count_reg(3),
      I4 => por_timer_count_reg(1),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_3__1_n_0\
    );
\por_timer_count[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_22__1_n_0\,
      I1 => por_timer_count_reg(9),
      I2 => por_timer_count_reg(8),
      I3 => por_timer_count_reg(10),
      I4 => por_timer_count_reg(12),
      I5 => \por_timer_count[0]_i_23__1_n_0\,
      O => \por_timer_count[0]_i_4__1_n_0\
    );
\por_timer_count[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__1_n_0\
    );
\por_timer_count[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_6__1_n_0\
    );
\por_timer_count[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_7__1_n_0\
    );
\por_timer_count[0]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__1_n_0\
    );
\por_timer_count[0]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_9__1_n_0\
    );
\por_timer_count[16]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(22),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__1_n_0\
    );
\por_timer_count[16]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__1_n_0\
    );
\por_timer_count[16]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__1_n_0\
    );
\por_timer_count[16]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__1_n_0\
    );
\por_timer_count[16]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__1_n_0\
    );
\por_timer_count[16]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__1_n_0\
    );
\por_timer_count[16]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(22),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2__1_n_0\
    );
\por_timer_count[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3__1_n_0\
    );
\por_timer_count[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4__1_n_0\
    );
\por_timer_count[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5__1_n_0\
    );
\por_timer_count[16]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6__1_n_0\
    );
\por_timer_count[16]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7__1_n_0\
    );
\por_timer_count[16]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8__1_n_0\
    );
\por_timer_count[16]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_9__1_n_0\
    );
\por_timer_count[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__1_n_0\
    );
\por_timer_count[8]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__1_n_0\
    );
\por_timer_count[8]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__1_n_0\
    );
\por_timer_count[8]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__1_n_0\
    );
\por_timer_count[8]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__1_n_0\
    );
\por_timer_count[8]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__1_n_0\
    );
\por_timer_count[8]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__1_n_0\
    );
\por_timer_count[8]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__1_n_0\
    );
\por_timer_count[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3__1_n_0\
    );
\por_timer_count[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4__1_n_0\
    );
\por_timer_count[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__1_n_0\
    );
\por_timer_count[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__1_n_0\
    );
\por_timer_count[8]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7__1_n_0\
    );
\por_timer_count[8]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8__1_n_0\
    );
\por_timer_count[8]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9__1_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_4_in\
    );
\por_timer_count_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__1_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__1_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__1_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__1_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__1_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__1_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__1_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__1_n_7\,
      DI(7) => \por_timer_count[0]_i_5__1_n_0\,
      DI(6) => \por_timer_count[0]_i_6__1_n_0\,
      DI(5) => \por_timer_count[0]_i_7__1_n_0\,
      DI(4) => \por_timer_count[0]_i_8__1_n_0\,
      DI(3) => \por_timer_count[0]_i_9__1_n_0\,
      DI(2) => \por_timer_count[0]_i_10__1_n_0\,
      DI(1) => \por_timer_count[0]_i_11__1_n_0\,
      DI(0) => \por_timer_count[0]_i_12__1_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__1_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__1_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__1_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__1_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__1_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__1_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__1_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__1_n_15\,
      S(7) => \por_timer_count[0]_i_13__1_n_0\,
      S(6) => \por_timer_count[0]_i_14__1_n_0\,
      S(5) => \por_timer_count[0]_i_15__1_n_0\,
      S(4) => \por_timer_count[0]_i_16__1_n_0\,
      S(3) => \por_timer_count[0]_i_17__1_n_0\,
      S(2) => \por_timer_count[0]_i_18__1_n_0\,
      S(1) => \por_timer_count[0]_i_19__1_n_0\,
      S(0) => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_4_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_4_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_4_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_4_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_4_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__1_n_0\,
      DI(5) => \por_timer_count[16]_i_3__1_n_0\,
      DI(4) => \por_timer_count[16]_i_4__1_n_0\,
      DI(3) => \por_timer_count[16]_i_5__1_n_0\,
      DI(2) => \por_timer_count[16]_i_6__1_n_0\,
      DI(1) => \por_timer_count[16]_i_7__1_n_0\,
      DI(0) => \por_timer_count[16]_i_8__1_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__1_n_15\,
      S(7) => \por_timer_count[16]_i_9__1_n_0\,
      S(6) => \por_timer_count[16]_i_10__1_n_0\,
      S(5) => \por_timer_count[16]_i_11__1_n_0\,
      S(4) => \por_timer_count[16]_i_12__1_n_0\,
      S(3) => \por_timer_count[16]_i_13__1_n_0\,
      S(2) => \por_timer_count[16]_i_14__1_n_0\,
      S(1) => \por_timer_count[16]_i_15__1_n_0\,
      S(0) => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_4_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_4_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_4_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_4_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_4_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_4_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_4_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_4_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_4_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_4_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_4_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_4_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_4_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__1_n_7\,
      DI(7) => \por_timer_count[8]_i_2__1_n_0\,
      DI(6) => \por_timer_count[8]_i_3__1_n_0\,
      DI(5) => \por_timer_count[8]_i_4__1_n_0\,
      DI(4) => \por_timer_count[8]_i_5__1_n_0\,
      DI(3) => \por_timer_count[8]_i_6__1_n_0\,
      DI(2) => \por_timer_count[8]_i_7__1_n_0\,
      DI(1) => \por_timer_count[8]_i_8__1_n_0\,
      DI(0) => \por_timer_count[8]_i_9__1_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__1_n_15\,
      S(7) => \por_timer_count[8]_i_10__1_n_0\,
      S(6) => \por_timer_count[8]_i_11__1_n_0\,
      S(5) => \por_timer_count[8]_i_12__1_n_0\,
      S(4) => \por_timer_count[8]_i_13__1_n_0\,
      S(3) => \por_timer_count[8]_i_14__1_n_0\,
      S(2) => \por_timer_count[8]_i_15__1_n_0\,
      S(1) => \por_timer_count[8]_i_16__1_n_0\,
      S(0) => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_4_in\
    );
\por_timer_start_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555AAAB0000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => mem_data_adc2(25),
      I2 => mem_data_adc2(24),
      I3 => mem_data_adc2(23),
      I4 => por_timer_start,
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__1_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__1_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_4_in\
    );
\por_timer_start_val[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBEA2"
    )
        port map (
      I0 => mem_data_adc2(0),
      I1 => mem_data_adc2(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \por_timer_start_val[0]_i_1__1_n_0\
    );
\por_timer_start_val[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2__1_n_0\,
      I1 => adc2_supply_timer(2),
      I2 => mem_data_adc2(10),
      I3 => \por_timer_start_val[15]_i_4__1_n_0\,
      I4 => \por_timer_start_val_reg[17]_0\(8),
      I5 => \por_timer_start_val[11]_i_2_n_0\,
      O => \por_timer_start_val[10]_i_1__1_n_0\
    );
\por_timer_start_val[10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => Q(1),
      I1 => mem_data_adc2(28),
      I2 => Q(0),
      I3 => Q(2),
      O => \por_timer_start_val[10]_i_2__1_n_0\
    );
\por_timer_start_val[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      O => adc2_supply_timer(2)
    );
\por_timer_start_val[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => \por_timer_start_val_reg[17]_0\(9),
      I1 => \por_timer_start_val[11]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val_reg[11]_0\(0),
      I4 => \por_timer_start_val[15]_i_4__1_n_0\,
      I5 => mem_data_adc2(11),
      O => \por_timer_start_val[11]_i_1__1_n_0\
    );
\por_timer_start_val[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \por_timer_start_val[11]_i_2_n_0\
    );
\por_timer_start_val[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => mem_data_adc2(12),
      I5 => \por_timer_start_val[12]_i_2__1_n_0\,
      O => \por_timer_start_val[12]_i_1__1_n_0\
    );
\por_timer_start_val[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA00222AAA88AA"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => \por_timer_start_val[15]_i_2__2_n_0\,
      I2 => mem_data_adc2(0),
      I3 => adc2_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__1_n_0\,
      I5 => \por_timer_start_val_reg[17]_0\(10),
      O => \por_timer_start_val[12]_i_2__1_n_0\
    );
\por_timer_start_val[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A2AA8EA8A2AA82"
    )
        port map (
      I0 => mem_data_adc2(13),
      I1 => mem_data_adc2(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \por_timer_start_val_reg[17]_0\(11),
      O => \por_timer_start_val[13]_i_1__1_n_0\
    );
\por_timer_start_val[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A2AA8EA8A2AA82"
    )
        port map (
      I0 => mem_data_adc2(14),
      I1 => mem_data_adc2(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \por_timer_start_val_reg[17]_0\(12),
      O => \por_timer_start_val[14]_i_1__1_n_0\
    );
\por_timer_start_val[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF200000"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__2_n_0\,
      I1 => Q(2),
      I2 => \por_timer_start_val_reg[17]_0\(13),
      I3 => \por_timer_start_val[15]_i_3__0_n_0\,
      I4 => \por_timer_start_val[15]_i_4__1_n_0\,
      I5 => mem_data_adc2(15),
      O => \por_timer_start_val[15]_i_1__1_n_0\
    );
\por_timer_start_val[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => mem_data_adc2(28),
      O => \por_timer_start_val[15]_i_2__2_n_0\
    );
\por_timer_start_val[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111000111"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(1),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => mem_data_adc2(28),
      I5 => Q(1),
      O => \por_timer_start_val[15]_i_3__0_n_0\
    );
\por_timer_start_val[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0162"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => \por_timer_start_val[15]_i_4__1_n_0\
    );
\por_timer_start_val[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A2AA8EA8A2AA82"
    )
        port map (
      I0 => mem_data_adc2(16),
      I1 => mem_data_adc2(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \por_timer_start_val_reg[17]_0\(14),
      O => \por_timer_start_val[16]_i_1__0_n_0\
    );
\por_timer_start_val[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => mem_data_adc2(24),
      I2 => mem_data_adc2(23),
      I3 => por_timer_start,
      I4 => \^p_4_in\,
      O => \por_timer_start_val[17]_i_1_n_0\
    );
\por_timer_start_val[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A2AA8EA8A2AA82"
    )
        port map (
      I0 => mem_data_adc2(17),
      I1 => mem_data_adc2(28),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \por_timer_start_val_reg[17]_0\(15),
      O => \por_timer_start_val[17]_i_2_n_0\
    );
\por_timer_start_val[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABBEA2"
    )
        port map (
      I0 => mem_data_adc2(1),
      I1 => mem_data_adc2(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \por_timer_start_val[1]_i_1__1_n_0\
    );
\por_timer_start_val[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05420000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => mem_data_adc2(28),
      I4 => \por_timer_start_val[17]_i_1_n_0\,
      O => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEBFB00022808"
    )
        port map (
      I0 => \por_timer_start_val[2]_i_2__1_n_0\,
      I1 => mem_data_adc2(28),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => mem_data_adc2(2),
      O => \por_timer_start_val[2]_i_1__1_n_0\
    );
\por_timer_start_val[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740074007400B8FF"
    )
        port map (
      I0 => mem_data_adc2(0),
      I1 => \por_timer_start_val[10]_i_2__1_n_0\,
      I2 => \por_timer_start_val_reg[17]_0\(0),
      I3 => \por_timer_start_val[15]_i_2__2_n_0\,
      I4 => \por_timer_start_val_reg[11]_0\(1),
      I5 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[2]_i_2__1_n_0\
    );
\por_timer_start_val[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFC84CCCC0C84C"
    )
        port map (
      I0 => Q(2),
      I1 => mem_data_adc2(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mem_data_adc2(28),
      I5 => \por_timer_start_val[3]_i_2__1_n_0\,
      O => \por_timer_start_val[3]_i_1__1_n_0\
    );
\por_timer_start_val[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => mem_data_adc2(0),
      I1 => \por_timer_start_val_reg[11]_0\(0),
      I2 => \por_timer_start_val_reg[11]_0\(1),
      I3 => \por_timer_start_val[10]_i_2__1_n_0\,
      I4 => \por_timer_start_val_reg[17]_0\(1),
      O => \por_timer_start_val[3]_i_2__1_n_0\
    );
\por_timer_start_val[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFAF0AAACA"
    )
        port map (
      I0 => mem_data_adc2(4),
      I1 => \por_timer_start_val_reg[17]_0\(2),
      I2 => mem_data_adc2(28),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \por_timer_start_val[4]_i_1__1_n_0\
    );
\por_timer_start_val[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => mem_data_adc2(5),
      I2 => \por_timer_start_val_reg[17]_0\(3),
      I3 => \por_timer_start_val[11]_i_2_n_0\,
      I4 => \por_timer_start_val[5]_i_2__0_n_0\,
      I5 => \por_timer_start_val[10]_i_2__1_n_0\,
      O => \por_timer_start_val[5]_i_1__1_n_0\
    );
\por_timer_start_val[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111101"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => mem_data_adc2(28),
      I3 => Q(1),
      I4 => Q(0),
      O => \por_timer_start_val[5]_i_2__0_n_0\
    );
\por_timer_start_val[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => mem_data_adc2(6),
      I2 => \por_timer_start_val[15]_i_2__2_n_0\,
      I3 => \por_timer_start_val[8]_i_2__0_n_0\,
      I4 => \por_timer_start_val[10]_i_2__1_n_0\,
      I5 => \por_timer_start_val_reg[17]_0\(4),
      O => \por_timer_start_val[6]_i_1__1_n_0\
    );
\por_timer_start_val[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0162"
    )
        port map (
      I0 => mem_data_adc2(28),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => mem_data_adc2(7),
      I5 => \por_timer_start_val[7]_i_2__0_n_0\,
      O => \por_timer_start_val[7]_i_1__1_n_0\
    );
\por_timer_start_val[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA00222AAA88AA"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => \por_timer_start_val[15]_i_2__2_n_0\,
      I2 => mem_data_adc2(0),
      I3 => adc2_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__1_n_0\,
      I5 => \por_timer_start_val_reg[17]_0\(5),
      O => \por_timer_start_val[7]_i_2__0_n_0\
    );
\por_timer_start_val[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => mem_data_adc2(8),
      I2 => \por_timer_start_val[15]_i_2__2_n_0\,
      I3 => \por_timer_start_val[8]_i_2__0_n_0\,
      I4 => \por_timer_start_val[10]_i_2__1_n_0\,
      I5 => \por_timer_start_val_reg[17]_0\(6),
      O => \por_timer_start_val[8]_i_1__1_n_0\
    );
\por_timer_start_val[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val_reg[11]_0\(1),
      I2 => mem_data_adc2(0),
      O => \por_timer_start_val[8]_i_2__0_n_0\
    );
\por_timer_start_val[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_4__1_n_0\,
      I1 => mem_data_adc2(9),
      I2 => \por_timer_start_val[15]_i_2__2_n_0\,
      I3 => adc2_supply_timer(2),
      I4 => \por_timer_start_val[10]_i_2__1_n_0\,
      I5 => \por_timer_start_val_reg[17]_0\(7),
      O => \por_timer_start_val[9]_i_1__1_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1__1_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1__1_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1__1_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1__1_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1__1_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1__1_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_1__1_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[16]_i_1__0_n_0\,
      Q => por_timer_start_val(16),
      R => '0'
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[17]_i_2_n_0\,
      Q => por_timer_start_val(17),
      R => '0'
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => mem_data_adc2(18),
      Q => por_timer_start_val(18),
      R => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => mem_data_adc2(19),
      Q => por_timer_start_val(19),
      R => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1__1_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => mem_data_adc2(20),
      Q => por_timer_start_val(20),
      R => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => mem_data_adc2(21),
      Q => por_timer_start_val(21),
      R => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => mem_data_adc2(22),
      Q => por_timer_start_val(22),
      R => \por_timer_start_val[22]_i_1__1_n_0\
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1__1_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1__1_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1__1_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1__1_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1__1_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1__1_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1__1_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[17]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1__1_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^p_4_in\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => powerup_state_r_reg_0,
      Q => powerup_state_r,
      R => \^p_4_in\
    );
\rdata[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => adc2_drprdy_por,
      O => \rdata[15]_i_1__1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^p_4_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(10),
      Q => \^rdata_reg[10]_0\(6),
      R => \^p_4_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(11),
      Q => p_1_in(3),
      R => \^p_4_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(12),
      Q => p_1_in(4),
      R => \^p_4_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(13),
      Q => p_1_in(5),
      R => \^p_4_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(14),
      Q => p_1_in(6),
      R => \^p_4_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(15),
      Q => p_1_in(7),
      R => \^p_4_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(1),
      Q => \^rdata_reg[10]_0\(0),
      R => \^p_4_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(2),
      Q => \^rdata_reg[10]_0\(1),
      R => \^p_4_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(3),
      Q => \^rdata_reg[10]_0\(2),
      R => \^p_4_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(4),
      Q => \^rdata_reg[10]_0\(3),
      R => \^p_4_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(5),
      Q => \^rdata_reg[10]_0\(4),
      R => \^p_4_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(6),
      Q => \rdata_reg_n_0_[6]\,
      R => \^p_4_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(7),
      Q => \^rdata_reg[10]_0\(5),
      R => \^p_4_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(8),
      Q => p_1_in(0),
      R => \^p_4_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__1_n_0\,
      D => adc2_do_mon(9),
      Q => p_1_in(1),
      R => \^p_4_in\
    );
\restart_fg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => mem_data_adc2(25),
      I3 => \restart_fg[4]_i_2__1_n_0\,
      I4 => \restart_fg[7]_i_4__1_n_0\,
      I5 => p_2_in(0),
      O => \restart_fg[0]_i_1__1_n_0\
    );
\restart_fg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[3]_i_2__0_n_0\,
      I3 => mem_data_adc2(24),
      I4 => mem_data_adc2(23),
      I5 => p_2_in(1),
      O => \restart_fg[1]_i_1__1_n_0\
    );
\restart_fg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABB88888A88"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[3]_i_2__0_n_0\,
      I3 => mem_data_adc2(24),
      I4 => mem_data_adc2(23),
      I5 => p_2_in(2),
      O => \restart_fg[2]_i_1__1_n_0\
    );
\restart_fg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[3]_i_2__0_n_0\,
      I3 => mem_data_adc2(23),
      I4 => mem_data_adc2(24),
      I5 => p_2_in(3),
      O => \restart_fg[3]_i_1__1_n_0\
    );
\restart_fg[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => \restart_fg[7]_i_4__1_n_0\,
      O => \restart_fg[3]_i_2__0_n_0\
    );
\restart_fg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[4]_i_2__1_n_0\,
      I3 => mem_data_adc2(25),
      I4 => \restart_fg[7]_i_4__1_n_0\,
      I5 => \restart_fg_reg_n_0_[4]\,
      O => \restart_fg[4]_i_1__1_n_0\
    );
\restart_fg[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_data_adc2(23),
      I1 => mem_data_adc2(24),
      O => \restart_fg[4]_i_2__1_n_0\
    );
\restart_fg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[7]_i_4__1_n_0\,
      I3 => mem_data_adc2(25),
      I4 => \restart_fg[5]_i_2__1_n_0\,
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \restart_fg[5]_i_1__1_n_0\
    );
\restart_fg[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => mem_data_adc2(23),
      O => \restart_fg[5]_i_2__1_n_0\
    );
\restart_fg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => mem_data_adc2(25),
      I3 => \restart_fg[6]_i_2__0_n_0\,
      I4 => \restart_fg[7]_i_4__1_n_0\,
      I5 => \restart_fg_reg_n_0_[6]\,
      O => \restart_fg[6]_i_1__1_n_0\
    );
\restart_fg[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_adc2(24),
      I1 => mem_data_adc2(23),
      O => \restart_fg[6]_i_2__0_n_0\
    );
\restart_fg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \restart_fg[7]_i_2__1_n_0\,
      I1 => \fg_cal_en_i_3__1_n_0\,
      I2 => \restart_fg[7]_i_3__1_n_0\,
      I3 => mem_data_adc2(25),
      I4 => \restart_fg[7]_i_4__1_n_0\,
      I5 => \restart_fg_reg_n_0_[7]\,
      O => \restart_fg[7]_i_1__1_n_0\
    );
\restart_fg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \restart_fg[7]_i_5__1_n_0\,
      I2 => \restart_fg[7]_i_6__1_n_0\,
      I3 => \restart_fg[7]_i_7__1_n_0\,
      I4 => \restart_fg[7]_i_8__1_n_0\,
      O => \restart_fg[7]_i_2__1_n_0\
    );
\restart_fg[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_data_adc2(23),
      I1 => mem_data_adc2(24),
      O => \restart_fg[7]_i_3__1_n_0\
    );
\restart_fg[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015000000"
    )
        port map (
      I0 => mem_data_adc2(19),
      I1 => mem_data_adc2(16),
      I2 => mem_data_adc2(17),
      I3 => mem_data_adc2(20),
      I4 => mem_data_adc2(21),
      I5 => \restart_fg[7]_i_9__1_n_0\,
      O => \restart_fg[7]_i_4__1_n_0\
    );
\restart_fg[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(2),
      I1 => \^rdata_reg[10]_0\(3),
      I2 => p_1_in(4),
      I3 => p_1_in(3),
      O => \restart_fg[7]_i_5__1_n_0\
    );
\restart_fg[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(5),
      I1 => p_1_in(0),
      I2 => \^rdata_reg[10]_0\(6),
      I3 => \rdata_reg_n_0_[0]\,
      O => \restart_fg[7]_i_6__1_n_0\
    );
\restart_fg[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rdata_reg[10]_0\(4),
      I1 => p_1_in(5),
      I2 => \rdata_reg_n_0_[6]\,
      I3 => p_1_in(1),
      O => \restart_fg[7]_i_7__1_n_0\
    );
\restart_fg[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \^rdata_reg[10]_0\(1),
      I3 => \^rdata_reg[10]_0\(0),
      O => \restart_fg[7]_i_8__1_n_0\
    );
\restart_fg[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => mem_data_adc2(18),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => mem_data_adc2(22),
      I3 => mem_data_adc2(17),
      O => \restart_fg[7]_i_9__1_n_0\
    );
\restart_fg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[0]_i_1__1_n_0\,
      Q => p_2_in(0),
      R => \^p_4_in\
    );
\restart_fg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[1]_i_1__1_n_0\,
      Q => p_2_in(1),
      R => \^p_4_in\
    );
\restart_fg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[2]_i_1__1_n_0\,
      Q => p_2_in(2),
      R => \^p_4_in\
    );
\restart_fg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[3]_i_1__1_n_0\,
      Q => p_2_in(3),
      R => \^p_4_in\
    );
\restart_fg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[4]_i_1__1_n_0\,
      Q => \restart_fg_reg_n_0_[4]\,
      R => \^p_4_in\
    );
\restart_fg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[5]_i_1__1_n_0\,
      Q => \restart_fg_reg_n_0_[5]\,
      R => \^p_4_in\
    );
\restart_fg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[6]_i_1__1_n_0\,
      Q => \restart_fg_reg_n_0_[6]\,
      R => \^p_4_in\
    );
\restart_fg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[7]_i_1__1_n_0\,
      Q => \restart_fg_reg_n_0_[7]\,
      R => \^p_4_in\
    );
\signal_high_adc2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc2_signal_lost_out(0),
      O => \signal_lost_r_reg[3]_1\(0)
    );
\signal_high_adc2[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adc2_signal_lost_out(2),
      O => \signal_lost_r_reg[3]_1\(1)
    );
\signal_lost_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc2_signal_lost_out(0),
      Q => \signal_lost_r2_reg_n_0_[0]\,
      R => signal_lost_r0
    );
\signal_lost_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc2_signal_lost_out(2),
      Q => \signal_lost_r2_reg_n_0_[3]\,
      R => signal_lost_r0
    );
\signal_lost_r[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_4_in\,
      I1 => \^adc2_done_i\,
      O => signal_lost_r0
    );
\signal_lost_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc2_signal_lost(0),
      Q => adc2_signal_lost_out(0),
      R => signal_lost_r0
    );
\signal_lost_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => adc2_signal_lost(1),
      Q => adc2_signal_lost_out(2),
      R => signal_lost_r0
    );
\slice_enables_adc2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc2_operation(0),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]_0\(0)
    );
\slice_enables_adc2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc2_operation(1),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]_0\(1)
    );
\slice_enables_adc2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc2_operation(2),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]_0\(2)
    );
\slice_enables_adc2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \adc2_bg_cal_off_reg[2]\(0),
      I1 => \^const_operation_reg[5]_0\(0),
      I2 => \^const_operation_reg[5]_0\(1),
      I3 => adc2_operation(3),
      O => \FSM_sequential_const_sm_state_adc2_reg[0]_0\(3)
    );
\sm_reset_pulse_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sm_reset_pulse_reg,
      I1 => \^interrupt_reg_0\,
      I2 => power_ok_r_reg_0,
      I3 => sm_reset_r_9,
      O => sm_reset_pulse0_1
    );
status_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_gnt,
      Q => status_gnt_r,
      R => \^p_4_in\
    );
\status_timer_count[0]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_10__1_n_0\
    );
\status_timer_count[0]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_11__1_n_0\
    );
\status_timer_count[0]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(7),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_12__1_n_0\
    );
\status_timer_count[0]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_13__1_n_0\
    );
\status_timer_count[0]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_14__1_n_0\
    );
\status_timer_count[0]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_15__1_n_0\
    );
\status_timer_count[0]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_16__1_n_0\
    );
\status_timer_count[0]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_17__1_n_0\
    );
\status_timer_count[0]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(1),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_18__1_n_0\
    );
\status_timer_count[0]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_19__1_n_0\
    );
\status_timer_count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => status_timer_count_reg(0),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      I2 => status_timer_count_reg(6),
      I3 => status_timer_count_reg(1),
      I4 => status_timer_count_reg(7),
      I5 => \status_timer_count[0]_i_3__1_n_0\,
      O => \status_timer_count[0]_i_1__1_n_0\
    );
\status_timer_count[0]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => status_timer_count_reg(23),
      I1 => status_timer_count_reg(16),
      I2 => status_timer_count_reg(15),
      I3 => status_timer_count_reg(17),
      I4 => status_timer_count_reg(13),
      I5 => status_timer_count_reg(14),
      O => \status_timer_count[0]_i_20__1_n_0\
    );
\status_timer_count[0]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => status_timer_count_reg(18),
      I2 => status_timer_count_reg(20),
      I3 => status_timer_count_reg(19),
      I4 => status_timer_count_reg(12),
      I5 => status_timer_count_reg(21),
      O => \status_timer_count[0]_i_21__1_n_0\
    );
\status_timer_count[0]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(3),
      I1 => status_timer_count_reg(8),
      I2 => status_timer_count_reg(5),
      I3 => status_timer_count_reg(10),
      O => \status_timer_count[0]_i_22__1_n_0\
    );
\status_timer_count[0]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => status_timer_count_reg(11),
      I2 => status_timer_count_reg(9),
      I3 => status_timer_count_reg(4),
      O => \status_timer_count[0]_i_23__1_n_0\
    );
\status_timer_count[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \status_timer_count[0]_i_20__1_n_0\,
      I1 => \status_timer_count[0]_i_21__1_n_0\,
      I2 => \status_timer_count[0]_i_22__1_n_0\,
      I3 => \status_timer_count[0]_i_23__1_n_0\,
      O => \status_timer_count[0]_i_3__1_n_0\
    );
\status_timer_count[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(7),
      O => \status_timer_count[0]_i_4__1_n_0\
    );
\status_timer_count[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(6),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_5__1_n_0\
    );
\status_timer_count[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(5),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_6__1_n_0\
    );
\status_timer_count[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(4),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_7__1_n_0\
    );
\status_timer_count[0]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(3),
      O => \status_timer_count[0]_i_8__1_n_0\
    );
\status_timer_count[0]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(2),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[0]_i_9__1_n_0\
    );
\status_timer_count[16]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_10__1_n_0\
    );
\status_timer_count[16]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_11__1_n_0\
    );
\status_timer_count[16]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_12__1_n_0\
    );
\status_timer_count[16]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_13__1_n_0\
    );
\status_timer_count[16]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_14__1_n_0\
    );
\status_timer_count[16]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_15__1_n_0\
    );
\status_timer_count[16]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_16__1_n_0\
    );
\status_timer_count[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(22),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_2__1_n_0\
    );
\status_timer_count[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(21),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_3__1_n_0\
    );
\status_timer_count[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(20),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_4__1_n_0\
    );
\status_timer_count[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(19),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_5__1_n_0\
    );
\status_timer_count[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(18),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_6__1_n_0\
    );
\status_timer_count[16]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(17),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_7__1_n_0\
    );
\status_timer_count[16]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(16),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[16]_i_8__1_n_0\
    );
\status_timer_count[16]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(23),
      O => \status_timer_count[16]_i_9__1_n_0\
    );
\status_timer_count[8]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_10__1_n_0\
    );
\status_timer_count[8]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_11__1_n_0\
    );
\status_timer_count[8]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_12__1_n_0\
    );
\status_timer_count[8]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(12),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_13__1_n_0\
    );
\status_timer_count[8]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_14__1_n_0\
    );
\status_timer_count[8]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_15__1_n_0\
    );
\status_timer_count[8]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(9),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_16__1_n_0\
    );
\status_timer_count[8]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => status_timer_count_reg(8),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_17__1_n_0\
    );
\status_timer_count[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(15),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_2__1_n_0\
    );
\status_timer_count[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(14),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_3__1_n_0\
    );
\status_timer_count[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(13),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_4__1_n_0\
    );
\status_timer_count[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(12),
      O => \status_timer_count[8]_i_5__1_n_0\
    );
\status_timer_count[8]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(11),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_6__1_n_0\
    );
\status_timer_count[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => status_timer_count_reg(10),
      I1 => \pll_state_machine.status_timer_start_reg_n_0\,
      O => \status_timer_count[8]_i_7__1_n_0\
    );
\status_timer_count[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(9),
      O => \status_timer_count[8]_i_8__1_n_0\
    );
\status_timer_count[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pll_state_machine.status_timer_start_reg_n_0\,
      I1 => status_timer_count_reg(8),
      O => \status_timer_count[8]_i_9__1_n_0\
    );
\status_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_15\,
      Q => status_timer_count_reg(0),
      R => \^p_4_in\
    );
\status_timer_count_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[0]_i_2__1_n_0\,
      CO(6) => \status_timer_count_reg[0]_i_2__1_n_1\,
      CO(5) => \status_timer_count_reg[0]_i_2__1_n_2\,
      CO(4) => \status_timer_count_reg[0]_i_2__1_n_3\,
      CO(3) => \status_timer_count_reg[0]_i_2__1_n_4\,
      CO(2) => \status_timer_count_reg[0]_i_2__1_n_5\,
      CO(1) => \status_timer_count_reg[0]_i_2__1_n_6\,
      CO(0) => \status_timer_count_reg[0]_i_2__1_n_7\,
      DI(7) => \status_timer_count[0]_i_4__1_n_0\,
      DI(6) => \status_timer_count[0]_i_5__1_n_0\,
      DI(5) => \status_timer_count[0]_i_6__1_n_0\,
      DI(4) => \status_timer_count[0]_i_7__1_n_0\,
      DI(3) => \status_timer_count[0]_i_8__1_n_0\,
      DI(2) => \status_timer_count[0]_i_9__1_n_0\,
      DI(1) => \status_timer_count[0]_i_10__1_n_0\,
      DI(0) => \status_timer_count[0]_i_11__1_n_0\,
      O(7) => \status_timer_count_reg[0]_i_2__1_n_8\,
      O(6) => \status_timer_count_reg[0]_i_2__1_n_9\,
      O(5) => \status_timer_count_reg[0]_i_2__1_n_10\,
      O(4) => \status_timer_count_reg[0]_i_2__1_n_11\,
      O(3) => \status_timer_count_reg[0]_i_2__1_n_12\,
      O(2) => \status_timer_count_reg[0]_i_2__1_n_13\,
      O(1) => \status_timer_count_reg[0]_i_2__1_n_14\,
      O(0) => \status_timer_count_reg[0]_i_2__1_n_15\,
      S(7) => \status_timer_count[0]_i_12__1_n_0\,
      S(6) => \status_timer_count[0]_i_13__1_n_0\,
      S(5) => \status_timer_count[0]_i_14__1_n_0\,
      S(4) => \status_timer_count[0]_i_15__1_n_0\,
      S(3) => \status_timer_count[0]_i_16__1_n_0\,
      S(2) => \status_timer_count[0]_i_17__1_n_0\,
      S(1) => \status_timer_count[0]_i_18__1_n_0\,
      S(0) => \status_timer_count[0]_i_19__1_n_0\
    );
\status_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_13\,
      Q => status_timer_count_reg(10),
      R => \^p_4_in\
    );
\status_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_12\,
      Q => status_timer_count_reg(11),
      R => \^p_4_in\
    );
\status_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_11\,
      Q => status_timer_count_reg(12),
      R => \^p_4_in\
    );
\status_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_10\,
      Q => status_timer_count_reg(13),
      R => \^p_4_in\
    );
\status_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_9\,
      Q => status_timer_count_reg(14),
      R => \^p_4_in\
    );
\status_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_8\,
      Q => status_timer_count_reg(15),
      R => \^p_4_in\
    );
\status_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_15\,
      Q => status_timer_count_reg(16),
      R => \^p_4_in\
    );
\status_timer_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_status_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \status_timer_count_reg[16]_i_1__1_n_1\,
      CO(5) => \status_timer_count_reg[16]_i_1__1_n_2\,
      CO(4) => \status_timer_count_reg[16]_i_1__1_n_3\,
      CO(3) => \status_timer_count_reg[16]_i_1__1_n_4\,
      CO(2) => \status_timer_count_reg[16]_i_1__1_n_5\,
      CO(1) => \status_timer_count_reg[16]_i_1__1_n_6\,
      CO(0) => \status_timer_count_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \status_timer_count[16]_i_2__1_n_0\,
      DI(5) => \status_timer_count[16]_i_3__1_n_0\,
      DI(4) => \status_timer_count[16]_i_4__1_n_0\,
      DI(3) => \status_timer_count[16]_i_5__1_n_0\,
      DI(2) => \status_timer_count[16]_i_6__1_n_0\,
      DI(1) => \status_timer_count[16]_i_7__1_n_0\,
      DI(0) => \status_timer_count[16]_i_8__1_n_0\,
      O(7) => \status_timer_count_reg[16]_i_1__1_n_8\,
      O(6) => \status_timer_count_reg[16]_i_1__1_n_9\,
      O(5) => \status_timer_count_reg[16]_i_1__1_n_10\,
      O(4) => \status_timer_count_reg[16]_i_1__1_n_11\,
      O(3) => \status_timer_count_reg[16]_i_1__1_n_12\,
      O(2) => \status_timer_count_reg[16]_i_1__1_n_13\,
      O(1) => \status_timer_count_reg[16]_i_1__1_n_14\,
      O(0) => \status_timer_count_reg[16]_i_1__1_n_15\,
      S(7) => \status_timer_count[16]_i_9__1_n_0\,
      S(6) => \status_timer_count[16]_i_10__1_n_0\,
      S(5) => \status_timer_count[16]_i_11__1_n_0\,
      S(4) => \status_timer_count[16]_i_12__1_n_0\,
      S(3) => \status_timer_count[16]_i_13__1_n_0\,
      S(2) => \status_timer_count[16]_i_14__1_n_0\,
      S(1) => \status_timer_count[16]_i_15__1_n_0\,
      S(0) => \status_timer_count[16]_i_16__1_n_0\
    );
\status_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_14\,
      Q => status_timer_count_reg(17),
      R => \^p_4_in\
    );
\status_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_13\,
      Q => status_timer_count_reg(18),
      R => \^p_4_in\
    );
\status_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_12\,
      Q => status_timer_count_reg(19),
      R => \^p_4_in\
    );
\status_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_14\,
      Q => status_timer_count_reg(1),
      R => \^p_4_in\
    );
\status_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_11\,
      Q => status_timer_count_reg(20),
      R => \^p_4_in\
    );
\status_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_10\,
      Q => status_timer_count_reg(21),
      R => \^p_4_in\
    );
\status_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_9\,
      Q => status_timer_count_reg(22),
      R => \^p_4_in\
    );
\status_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[16]_i_1__1_n_8\,
      Q => status_timer_count_reg(23),
      R => \^p_4_in\
    );
\status_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_13\,
      Q => status_timer_count_reg(2),
      R => \^p_4_in\
    );
\status_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_12\,
      Q => status_timer_count_reg(3),
      R => \^p_4_in\
    );
\status_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_11\,
      Q => status_timer_count_reg(4),
      R => \^p_4_in\
    );
\status_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_10\,
      Q => status_timer_count_reg(5),
      R => \^p_4_in\
    );
\status_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_9\,
      Q => status_timer_count_reg(6),
      R => \^p_4_in\
    );
\status_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[0]_i_2__1_n_8\,
      Q => status_timer_count_reg(7),
      R => \^p_4_in\
    );
\status_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_15\,
      Q => status_timer_count_reg(8),
      R => \^p_4_in\
    );
\status_timer_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \status_timer_count_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \status_timer_count_reg[8]_i_1__1_n_0\,
      CO(6) => \status_timer_count_reg[8]_i_1__1_n_1\,
      CO(5) => \status_timer_count_reg[8]_i_1__1_n_2\,
      CO(4) => \status_timer_count_reg[8]_i_1__1_n_3\,
      CO(3) => \status_timer_count_reg[8]_i_1__1_n_4\,
      CO(2) => \status_timer_count_reg[8]_i_1__1_n_5\,
      CO(1) => \status_timer_count_reg[8]_i_1__1_n_6\,
      CO(0) => \status_timer_count_reg[8]_i_1__1_n_7\,
      DI(7) => \status_timer_count[8]_i_2__1_n_0\,
      DI(6) => \status_timer_count[8]_i_3__1_n_0\,
      DI(5) => \status_timer_count[8]_i_4__1_n_0\,
      DI(4) => \status_timer_count[8]_i_5__1_n_0\,
      DI(3) => \status_timer_count[8]_i_6__1_n_0\,
      DI(2) => \status_timer_count[8]_i_7__1_n_0\,
      DI(1) => \status_timer_count[8]_i_8__1_n_0\,
      DI(0) => \status_timer_count[8]_i_9__1_n_0\,
      O(7) => \status_timer_count_reg[8]_i_1__1_n_8\,
      O(6) => \status_timer_count_reg[8]_i_1__1_n_9\,
      O(5) => \status_timer_count_reg[8]_i_1__1_n_10\,
      O(4) => \status_timer_count_reg[8]_i_1__1_n_11\,
      O(3) => \status_timer_count_reg[8]_i_1__1_n_12\,
      O(2) => \status_timer_count_reg[8]_i_1__1_n_13\,
      O(1) => \status_timer_count_reg[8]_i_1__1_n_14\,
      O(0) => \status_timer_count_reg[8]_i_1__1_n_15\,
      S(7) => \status_timer_count[8]_i_10__1_n_0\,
      S(6) => \status_timer_count[8]_i_11__1_n_0\,
      S(5) => \status_timer_count[8]_i_12__1_n_0\,
      S(4) => \status_timer_count[8]_i_13__1_n_0\,
      S(3) => \status_timer_count[8]_i_14__1_n_0\,
      S(2) => \status_timer_count[8]_i_15__1_n_0\,
      S(1) => \status_timer_count[8]_i_16__1_n_0\,
      S(0) => \status_timer_count[8]_i_17__1_n_0\
    );
\status_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status_timer_count[0]_i_1__1_n_0\,
      D => \status_timer_count_reg[8]_i_1__1_n_14\,
      Q => status_timer_count_reg(9),
      R => \^p_4_in\
    );
\wait_event_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0000000E00"
    )
        port map (
      I0 => \wait_event_i_2__1_n_0\,
      I1 => \wait_event_i_3__1_n_0\,
      I2 => \^p_4_in\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => wait_event_reg_0,
      I5 => \wait_event_i_5__1_n_0\,
      O => \wait_event_i_1__1_n_0\
    );
\wait_event_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55555DDF5FF55DD"
    )
        port map (
      I0 => mem_data_adc2(25),
      I1 => pll_ok,
      I2 => wait_event_reg_1,
      I3 => mem_data_adc2(24),
      I4 => mem_data_adc2(23),
      I5 => \wait_event_i_6__1_n_0\,
      O => \wait_event_i_2__1_n_0\
    );
\wait_event_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080800080808AA"
    )
        port map (
      I0 => \restart_fg[6]_i_2__0_n_0\,
      I1 => adc2_cal_done,
      I2 => cal_const_done_r,
      I3 => fg_cal_en_reg_n_0,
      I4 => bg_cal_en_reg_n_0,
      I5 => \wait_event_i_7__1_n_0\,
      O => \wait_event_i_3__1_n_0\
    );
\wait_event_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \por_timer_count[0]_i_4__1_n_0\,
      I1 => \wait_event_i_8__1_n_0\,
      I2 => por_timer_count_reg(5),
      I3 => por_timer_count_reg(7),
      I4 => por_timer_count_reg(6),
      I5 => por_timer_count_reg(4),
      O => \wait_event_i_5__1_n_0\
    );
\wait_event_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cal_const_done_r,
      I1 => adc2_cal_done,
      O => \wait_event_i_6__1_n_0\
    );
\wait_event_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[0]\,
      I1 => adc0_status_0_falling_edge_seen_reg_n_0,
      I2 => \cal_enables_reg_n_0_[3]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      I4 => wait_event_i_9_n_0,
      O => \wait_event_i_7__1_n_0\
    );
\wait_event_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \restart_fg[4]_i_2__1_n_0\,
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(2),
      I4 => por_timer_count_reg(1),
      I5 => por_timer_start_reg_n_0,
      O => \wait_event_i_8__1_n_0\
    );
wait_event_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[2]\,
      I1 => adc2_status_0_falling_edge_seen_reg_n_0,
      I2 => adc1_status_0_falling_edge_seen_reg_n_0,
      I3 => \cal_enables_reg_n_0_[1]\,
      O => wait_event_i_9_n_0
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \wait_event_i_1__1_n_0\,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_powerup_state_irq is
  port (
    read_ack_tog_r_reg : out STD_LOGIC;
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    read_ack_tog_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_1 : out STD_LOGIC;
    read_ack_tog_reg_1 : out STD_LOGIC;
    read_ack_tog_r_reg_2 : out STD_LOGIC;
    adc0_powerup_state_irq : out STD_LOGIC;
    adc1_powerup_state_irq : out STD_LOGIC;
    adc2_powerup_state_irq : out STD_LOGIC;
    adc3_powerup_state_irq : out STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    bank11_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank13_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank15_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank1_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank3_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc0_powerup_state_out_reg_1 : in STD_LOGIC;
    adc1_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_powerup_state_out_reg_0 : in STD_LOGIC;
    adc1_powerup_state_out_reg_1 : in STD_LOGIC;
    adc2_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_powerup_state_out_reg_0 : in STD_LOGIC;
    adc2_powerup_state_out_reg_1 : in STD_LOGIC;
    adc3_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_powerup_state_out_reg_0 : in STD_LOGIC;
    adc3_powerup_state_out_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_powerup_state_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_powerup_state_irq is
  signal \^adc0_powerup_state_irq\ : STD_LOGIC;
  signal \^adc1_powerup_state_irq\ : STD_LOGIC;
  signal \^adc2_powerup_state_irq\ : STD_LOGIC;
  signal \^adc3_powerup_state_irq\ : STD_LOGIC;
  signal i_adc0_powerup_state_ack_n_2 : STD_LOGIC;
  signal i_adc1_powerup_state_ack_n_2 : STD_LOGIC;
  signal i_adc2_powerup_state_ack_n_1 : STD_LOGIC;
  signal i_adc3_powerup_state_ack_n_0 : STD_LOGIC;
  signal i_adc3_powerup_state_ack_n_1 : STD_LOGIC;
  signal i_adc3_powerup_state_ack_n_2 : STD_LOGIC;
begin
  adc0_powerup_state_irq <= \^adc0_powerup_state_irq\;
  adc1_powerup_state_irq <= \^adc1_powerup_state_irq\;
  adc2_powerup_state_irq <= \^adc2_powerup_state_irq\;
  adc3_powerup_state_irq <= \^adc3_powerup_state_irq\;
adc0_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc0_powerup_state_ack_n_2,
      Q => \^adc0_powerup_state_irq\,
      R => '0'
    );
adc1_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc1_powerup_state_ack_n_2,
      Q => \^adc1_powerup_state_irq\,
      R => '0'
    );
adc2_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc2_powerup_state_ack_n_1,
      Q => \^adc2_powerup_state_irq\,
      R => '0'
    );
adc3_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc3_powerup_state_ack_n_2,
      Q => \^adc3_powerup_state_irq\,
      R => '0'
    );
i_adc0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_8
     port map (
      SS(0) => SS(0),
      adc0_powerup_state_irq => \^adc0_powerup_state_irq\,
      adc0_powerup_state_out_reg => i_adc0_powerup_state_ack_n_2,
      adc0_powerup_state_out_reg_0 => adc0_powerup_state_out_reg_0,
      adc0_powerup_state_out_reg_1 => adc0_powerup_state_out_reg_1,
      adc0_status(0) => adc0_status(0),
      bank9_read(0) => bank9_read(0),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_9
     port map (
      SS(0) => SS(0),
      adc1_powerup_state_irq => \^adc1_powerup_state_irq\,
      adc1_powerup_state_out_reg => i_adc1_powerup_state_ack_n_2,
      adc1_powerup_state_out_reg_0 => adc1_powerup_state_out_reg_0,
      adc1_powerup_state_out_reg_1 => adc1_powerup_state_out_reg_1,
      adc1_status(0) => adc1_status(0),
      bank11_read(0) => bank11_read(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_0,
      read_ack_tog_reg_0 => read_ack_tog_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc2_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_10
     port map (
      SS(0) => SS(0),
      adc2_powerup_state_irq => \^adc2_powerup_state_irq\,
      adc2_powerup_state_out_reg => i_adc2_powerup_state_ack_n_1,
      adc2_powerup_state_out_reg_0 => adc2_powerup_state_out_reg_0,
      adc2_powerup_state_out_reg_1 => adc2_powerup_state_out_reg_1,
      adc2_status(0) => adc2_status(0),
      axi_RdAck_reg => axi_RdAck_reg,
      axi_RdAck_reg_0 => i_adc3_powerup_state_ack_n_1,
      axi_RdAck_reg_1 => i_adc3_powerup_state_ack_n_0,
      axi_RdAck_reg_2 => axi_RdAck_reg_0,
      bank13_read(0) => bank13_read(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc3_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_11
     port map (
      SS(0) => SS(0),
      adc3_powerup_state_irq => \^adc3_powerup_state_irq\,
      adc3_powerup_state_out_reg => i_adc3_powerup_state_ack_n_2,
      adc3_powerup_state_out_reg_0 => adc3_powerup_state_out_reg_0,
      adc3_powerup_state_out_reg_1 => adc3_powerup_state_out_reg_1,
      adc3_status(0) => adc3_status(0),
      bank15_read(0) => bank15_read(0),
      read_ack_tog_r_reg_0 => i_adc3_powerup_state_ack_n_1,
      read_ack_tog_reg_0 => i_adc3_powerup_state_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_dac0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_12
     port map (
      SS(0) => SS(0),
      bank1_read(0) => bank1_read(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_1,
      read_ack_tog_reg_0 => read_ack_tog_reg_0,
      s_axi_aclk => s_axi_aclk
    );
i_dac1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack_13
     port map (
      SS(0) => SS(0),
      bank3_read(0) => bank3_read(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_2,
      read_ack_tog_reg_0 => read_ack_tog_reg_1,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_slave_attachment is
  port (
    \DATA_PHASE_WDT.data_timeout_reg_0\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[12]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    bank4_write : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    access_type : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    access_type_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    access_type_1 : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]_0\ : out STD_LOGIC;
    access_type_2 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank12_read : out STD_LOGIC;
    access_type_3 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ : out STD_LOGIC;
    bank14_write : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    dac0_drp_we : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    access_type_4 : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\ : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]_1\ : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    \DATA_PHASE_WDT.data_timeout_reg_1\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[11]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[7]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_3\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[17]_2\ : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc0_master_irq0 : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    adc1_master_irq0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_master_irq0 : in STD_LOGIC;
    adc3_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[13]_i_42\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41\ : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \IP2Bus_Data[30]_i_15\ : in STD_LOGIC;
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27\ : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_0\ : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC;
    \IP2Bus_Data[2]_i_18\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_1\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_2\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_4\ : in STD_LOGIC;
    dac1_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_25\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wready_reg_reg_0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icount_out_reg[11]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \icount_out[11]_i_8\ : in STD_LOGIC;
    adc2_drp_rdy : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_timeout_r : in STD_LOGIC;
    \s_axi_rdata_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc30_disable_cal_freeze_input_reg : in STD_LOGIC;
    adc32_disable_cal_freeze_input_reg : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    adc32_disable_cal_freeze_input : in STD_LOGIC;
    adc3_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_40\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_disable_cal_freeze_input : in STD_LOGIC;
    adc2_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_14\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc12_disable_cal_freeze_input : in STD_LOGIC;
    adc1_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC;
    adc02_disable_cal_freeze_input : in STD_LOGIC;
    adc0_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_50_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_21\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_21_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC;
    adc3_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6\ : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_21\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc2_powerup_state_irq : in STD_LOGIC;
    adc1_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_cmn_irq_en : in STD_LOGIC;
    adc1_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_54\ : in STD_LOGIC;
    dac1_done : in STD_LOGIC;
    dac1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_24\ : in STD_LOGIC;
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[1]_i_19\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_4\ : in STD_LOGIC;
    adc3_powerup_state_irq : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_12\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_16\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41\ : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_2\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2_0\ : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_23\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_25\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24_0\ : in STD_LOGIC;
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[1]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_3 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_35_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_19\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_12\ : in STD_LOGIC;
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_21_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_21_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc30_disable_cal_freeze_input : in STD_LOGIC;
    adc20_disable_cal_freeze_input : in STD_LOGIC;
    adc10_disable_cal_freeze_input : in STD_LOGIC;
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_49\ : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_17\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_1\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14_0\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_47\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_39\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_2\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_35\ : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41_0\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_13_1\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_10\ : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[3]_i_14\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_21_3\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_52\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17_0\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dac1_fifo_disable_reg[0]\ : in STD_LOGIC;
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_39_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data_reg[13]\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_2\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_5 : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_1\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_2\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18_0\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_3\ : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[5]_i_15\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_36\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_slave_attachment is
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 17 downto 13 );
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\ : STD_LOGIC;
  signal \^data_phase_wdt.data_timeout_reg_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal I_DECODER_n_2 : STD_LOGIC;
  signal I_DECODER_n_3 : STD_LOGIC;
  signal I_DECODER_n_5 : STD_LOGIC;
  signal access_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc0_dreq_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc0_dreq_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal adc1_dreq_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc3_dreq_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal axi_avalid : STD_LOGIC;
  signal axi_avalid_reg : STD_LOGIC;
  signal \axi_read_req_r_i_2__3_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__4_n_0\ : STD_LOGIC;
  signal bus2ip_addr_i : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal \bus2ip_addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[12]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal bus2ip_rnw_i : STD_LOGIC;
  signal bus2ip_rnw_reg_reg_n_0 : STD_LOGIC;
  signal counter_en_reg : STD_LOGIC;
  signal cs_ce_ld_enable_i : STD_LOGIC;
  signal dac0_irq_en_i_3_n_0 : STD_LOGIC;
  signal dac1_dreq_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal dac1_dreq_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_axi_arready_i : STD_LOGIC;
  signal s_axi_arready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axi_awready_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rdata_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_i : STD_LOGIC;
  signal timeout_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[0]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[1]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_2\ : label is "soft_lutpair670";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[0]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[1]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[2]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_5\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_19\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_15\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_4\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_7\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_13\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_9\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_6\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_8\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_18\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_19\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_6\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_24\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_22\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_9\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_13\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_4\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of adc0_dreq_mon_INST_0_i_1 : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of adc0_dreq_mon_INST_0_i_2 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of adc1_dreq_mon_INST_0_i_1 : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of adc3_dreq_mon_INST_0_i_1 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__3\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__4\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[17]_i_2\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[17]_i_3\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[17]_i_4\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of dac0_irq_en_i_3 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of dac1_dreq_mon_INST_0_i_1 : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of dac1_dreq_mon_INST_0_i_2 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of s_axi_awready_reg_i_2 : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[0]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[10]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[11]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[12]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[13]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[14]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[15]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[16]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[17]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[18]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[19]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[1]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[20]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[21]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[22]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[23]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[24]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[25]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[26]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[27]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[28]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[29]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[2]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[30]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[31]_i_2\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[3]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[4]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[5]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[6]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[7]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[8]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[9]_i_1\ : label is "soft_lutpair674";
begin
  \DATA_PHASE_WDT.data_timeout_reg_0\ <= \^data_phase_wdt.data_timeout_reg_0\;
  \bus2ip_addr_reg_reg[12]_0\(10 downto 0) <= \^bus2ip_addr_reg_reg[12]_0\(10 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\DATA_PHASE_WDT.I_DPTO_COUNTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_counter_f
     port map (
      \FSM_sequential_access_cs_reg[1]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      \FSM_sequential_access_cs_reg[2]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      Q(2 downto 0) => access_cs(2 downto 0),
      axi_RdAck => axi_RdAck,
      counter_en_reg => counter_en_reg,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      drp_RdAck_r => drp_RdAck_r,
      \icount_out_reg[11]_0\ => I_DECODER_n_5,
      s_axi_aclk => s_axi_aclk,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      s_axi_rvalid_reg_reg => \^data_phase_wdt.data_timeout_reg_0\,
      s_axi_wvalid => s_axi_wvalid,
      timeout_i => timeout_i
    );
\DATA_PHASE_WDT.data_timeout_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timeout_i,
      Q => \^data_phase_wdt.data_timeout_reg_0\,
      R => SS(0)
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => s_axi_aresetn,
      O => \DATA_PHASE_WDT.data_timeout_reg_1\
    );
\FSM_sequential_access_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      O => access_ns(0)
    );
\FSM_sequential_access_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF04"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      O => access_ns(1)
    );
\FSM_sequential_access_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(0),
      I2 => access_cs(2),
      O => access_ns(2)
    );
\FSM_sequential_access_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAFA0FCACAFA0F"
    )
        port map (
      I0 => \FSM_sequential_access_cs[2]_i_4_n_0\,
      I1 => s_axi_bready,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      I5 => s_axi_wvalid,
      O => \FSM_sequential_access_cs[2]_i_3_n_0\
    );
\FSM_sequential_access_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE00FE"
    )
        port map (
      I0 => drp_RdAck_r,
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => axi_RdAck,
      I3 => access_cs(1),
      I4 => access_cs(0),
      I5 => s_axi_rready,
      O => \FSM_sequential_access_cs[2]_i_4_n_0\
    );
\FSM_sequential_access_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_2,
      D => access_ns(0),
      Q => access_cs(0),
      R => SS(0)
    );
\FSM_sequential_access_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_2,
      D => access_ns(1),
      Q => access_cs(1),
      R => SS(0)
    );
\FSM_sequential_access_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_2,
      D => access_ns(2),
      Q => access_cs(2),
      R => SS(0)
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFF7F7"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[10]_i_19_n_0\
    );
\IP2Bus_Data[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(14),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[11]_i_15_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF5FFFF"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[13]_i_13_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF5F7"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000010"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[13]_i_9_n_0\
    );
\IP2Bus_Data[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBEA"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[14]_i_6_n_0\
    );
\IP2Bus_Data[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[14]_i_8_n_0\
    );
\IP2Bus_Data[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[15]_i_18_n_0\
    );
\IP2Bus_Data[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[15]_i_19_n_0\
    );
\IP2Bus_Data[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[15]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[2]_i_24_n_0\
    );
\IP2Bus_Data[30]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[30]_i_22_n_0\
    );
\IP2Bus_Data[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02080000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[30]_i_9_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0101BCBD"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \bus2ip_addr_reg_reg[16]_4\(0)
    );
\IP2Bus_Data[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010202"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(15),
      O => \IP2Bus_Data[31]_i_13_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(17),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_address_decoder
     port map (
      D(0) => D(0),
      E(0) => I_DECODER_n_2,
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_1\,
      \FSM_onehot_state_reg[4]\(0) => \FSM_onehot_state_reg[4]\(0),
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_0\(0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => adc0_dreq_mon_INST_0_i_2_n_0,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_4\(2 downto 0) => \FSM_onehot_state_reg[4]_3\(2 downto 0),
      \FSM_onehot_state_reg[4]_5\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_onehot_state_reg[4]_6\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_7\(2 downto 0) => \FSM_onehot_state_reg[4]_6\(2 downto 0),
      \FSM_onehot_state_reg[4]_8\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_9\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_sequential_access_cs_reg[0]\(2 downto 0) => access_cs(2 downto 0),
      \FSM_sequential_access_cs_reg[0]_0\ => \FSM_sequential_access_cs[2]_i_3_n_0\,
      \FSM_sequential_access_cs_reg[1]\ => I_DECODER_n_3,
      \FSM_sequential_fsm_cs[1]_i_2\(2 downto 0) => \FSM_sequential_fsm_cs[1]_i_2\(2 downto 0),
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_1\(2 downto 0) => \FSM_sequential_fsm_cs_reg[1]_1\(2 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_8\(0) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8\ => \^data_phase_wdt.data_timeout_reg_0\,
      \IP2Bus_Data[0]_i_24_0\ => \IP2Bus_Data[0]_i_24\,
      \IP2Bus_Data[0]_i_24_1\ => \IP2Bus_Data[0]_i_24_0\,
      \IP2Bus_Data[0]_i_25_0\ => \IP2Bus_Data[0]_i_25\,
      \IP2Bus_Data[0]_i_27_0\ => \IP2Bus_Data[0]_i_27\,
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_2_1\ => \IP2Bus_Data[0]_i_2_0\,
      \IP2Bus_Data[0]_i_36_0\ => \IP2Bus_Data[0]_i_36\,
      \IP2Bus_Data[0]_i_3_0\ => \IP2Bus_Data[0]_i_3\,
      \IP2Bus_Data[0]_i_3_1\ => \IP2Bus_Data[0]_i_3_0\,
      \IP2Bus_Data[0]_i_4_0\ => \IP2Bus_Data[0]_i_4\,
      \IP2Bus_Data[0]_i_4_1\ => \IP2Bus_Data[0]_i_4_0\,
      \IP2Bus_Data[0]_i_54_0\ => \IP2Bus_Data[0]_i_54\,
      \IP2Bus_Data[0]_i_6_0\ => \IP2Bus_Data[0]_i_6\,
      \IP2Bus_Data[0]_i_6_1\ => \IP2Bus_Data[0]_i_6_0\,
      \IP2Bus_Data[11]_i_5_0\(3 downto 0) => \IP2Bus_Data[11]_i_5\(3 downto 0),
      \IP2Bus_Data[11]_i_6_0\(3 downto 0) => \IP2Bus_Data[11]_i_6\(3 downto 0),
      \IP2Bus_Data[13]_i_12_0\ => \IP2Bus_Data[13]_i_12\,
      \IP2Bus_Data[13]_i_25_0\ => \IP2Bus_Data[13]_i_25\,
      \IP2Bus_Data[13]_i_42_0\ => \IP2Bus_Data[13]_i_42\,
      \IP2Bus_Data[14]_i_10_0\ => \IP2Bus_Data[14]_i_10\,
      \IP2Bus_Data[14]_i_19_0\ => \IP2Bus_Data[14]_i_19\,
      \IP2Bus_Data[14]_i_39_0\ => \IP2Bus_Data[14]_i_39\,
      \IP2Bus_Data[14]_i_52_0\ => \IP2Bus_Data[14]_i_52\,
      \IP2Bus_Data[14]_i_5_0\ => \IP2Bus_Data[14]_i_5\,
      \IP2Bus_Data[15]_i_10_0\(15 downto 0) => \IP2Bus_Data[15]_i_10\(15 downto 0),
      \IP2Bus_Data[15]_i_10_1\(3 downto 0) => \IP2Bus_Data[15]_i_10_0\(3 downto 0),
      \IP2Bus_Data[15]_i_11_0\(15 downto 0) => \IP2Bus_Data[15]_i_11\(15 downto 0),
      \IP2Bus_Data[15]_i_12_0\(15 downto 0) => \IP2Bus_Data[15]_i_12\(15 downto 0),
      \IP2Bus_Data[15]_i_13_0\(3 downto 0) => \IP2Bus_Data[15]_i_13\(3 downto 0),
      \IP2Bus_Data[15]_i_13_1\(3 downto 0) => \IP2Bus_Data[15]_i_13_0\(3 downto 0),
      \IP2Bus_Data[15]_i_13_2\ => \IP2Bus_Data[15]_i_13_1\,
      \IP2Bus_Data[15]_i_14_0\(15 downto 0) => \IP2Bus_Data[15]_i_14\(15 downto 0),
      \IP2Bus_Data[15]_i_14_1\(3 downto 0) => \IP2Bus_Data[15]_i_14_0\(3 downto 0),
      \IP2Bus_Data[15]_i_17_0\(1 downto 0) => \IP2Bus_Data[15]_i_17\(1 downto 0),
      \IP2Bus_Data[15]_i_17_1\(1 downto 0) => \IP2Bus_Data[15]_i_17_0\(1 downto 0),
      \IP2Bus_Data[15]_i_17_2\(1 downto 0) => \IP2Bus_Data[15]_i_17_1\(1 downto 0),
      \IP2Bus_Data[15]_i_21_0\(15 downto 0) => \IP2Bus_Data[15]_i_21\(15 downto 0),
      \IP2Bus_Data[15]_i_21_1\(15 downto 0) => \IP2Bus_Data[15]_i_21_0\(15 downto 0),
      \IP2Bus_Data[15]_i_21_2\(1 downto 0) => \IP2Bus_Data[15]_i_21_1\(1 downto 0),
      \IP2Bus_Data[15]_i_21_3\(1 downto 0) => \IP2Bus_Data[15]_i_21_2\(1 downto 0),
      \IP2Bus_Data[15]_i_21_4\ => \IP2Bus_Data[15]_i_21_3\,
      \IP2Bus_Data[15]_i_2_0\(15 downto 0) => \IP2Bus_Data[15]_i_2\(15 downto 0),
      \IP2Bus_Data[15]_i_2_1\(3 downto 0) => \IP2Bus_Data[15]_i_2_0\(3 downto 0),
      \IP2Bus_Data[15]_i_35_0\(3 downto 0) => \IP2Bus_Data[15]_i_35\(3 downto 0),
      \IP2Bus_Data[15]_i_35_1\(3 downto 0) => \IP2Bus_Data[15]_i_35_0\(3 downto 0),
      \IP2Bus_Data[15]_i_35_2\(3 downto 0) => \IP2Bus_Data[15]_i_35_1\(3 downto 0),
      \IP2Bus_Data[15]_i_35_3\ => \IP2Bus_Data[15]_i_35_2\,
      \IP2Bus_Data[15]_i_36_0\(3 downto 0) => \IP2Bus_Data[15]_i_36\(3 downto 0),
      \IP2Bus_Data[15]_i_39_0\(3 downto 0) => \IP2Bus_Data[15]_i_39\(3 downto 0),
      \IP2Bus_Data[15]_i_39_1\(3 downto 0) => \IP2Bus_Data[15]_i_39_0\(3 downto 0),
      \IP2Bus_Data[15]_i_39_2\(3 downto 0) => \IP2Bus_Data[15]_i_39_1\(3 downto 0),
      \IP2Bus_Data[15]_i_39_3\ => \IP2Bus_Data[15]_i_39_2\,
      \IP2Bus_Data[15]_i_3_0\(15 downto 0) => \IP2Bus_Data[15]_i_3\(15 downto 0),
      \IP2Bus_Data[15]_i_3_1\(3 downto 0) => \IP2Bus_Data[15]_i_3_0\(3 downto 0),
      \IP2Bus_Data[15]_i_40_0\(15 downto 0) => \IP2Bus_Data[15]_i_40\(15 downto 0),
      \IP2Bus_Data[15]_i_40_1\(3 downto 0) => \IP2Bus_Data[15]_i_40_0\(3 downto 0),
      \IP2Bus_Data[15]_i_50_0\(15 downto 0) => \IP2Bus_Data[15]_i_50\(15 downto 0),
      \IP2Bus_Data[15]_i_50_1\(15 downto 0) => \IP2Bus_Data[15]_i_50_0\(15 downto 0),
      \IP2Bus_Data[15]_i_50_2\(1 downto 0) => \IP2Bus_Data[15]_i_50_1\(1 downto 0),
      \IP2Bus_Data[15]_i_50_3\ => \IP2Bus_Data[15]_i_50_2\,
      \IP2Bus_Data[15]_i_5_0\(1 downto 0) => \IP2Bus_Data[15]_i_5\(1 downto 0),
      \IP2Bus_Data[15]_i_5_1\(1 downto 0) => \IP2Bus_Data[15]_i_5_0\(1 downto 0),
      \IP2Bus_Data[15]_i_8_0\(3 downto 0) => \IP2Bus_Data[15]_i_8\(3 downto 0),
      \IP2Bus_Data[15]_i_8_1\(3 downto 0) => \IP2Bus_Data[15]_i_8_0\(3 downto 0),
      \IP2Bus_Data[15]_i_8_2\ => \IP2Bus_Data[15]_i_8_1\,
      \IP2Bus_Data[16]_i_16_0\ => \IP2Bus_Data[16]_i_16\,
      \IP2Bus_Data[16]_i_16_1\ => \IP2Bus_Data[16]_i_16_0\,
      \IP2Bus_Data[1]_i_12_0\ => \IP2Bus_Data[1]_i_12\,
      \IP2Bus_Data[1]_i_16_0\ => \IP2Bus_Data[1]_i_16\,
      \IP2Bus_Data[1]_i_19_0\ => \IP2Bus_Data[1]_i_19\,
      \IP2Bus_Data[1]_i_20_0\ => \IP2Bus_Data[1]_i_20\,
      \IP2Bus_Data[1]_i_21_0\ => \IP2Bus_Data[1]_i_21\,
      \IP2Bus_Data[1]_i_21_1\(1 downto 0) => \IP2Bus_Data[1]_i_21_0\(1 downto 0),
      \IP2Bus_Data[1]_i_2_0\(1 downto 0) => \IP2Bus_Data[1]_i_2\(1 downto 0),
      \IP2Bus_Data[1]_i_2_1\ => \IP2Bus_Data[1]_i_2_0\,
      \IP2Bus_Data[1]_i_3_0\(1 downto 0) => \IP2Bus_Data[1]_i_3\(1 downto 0),
      \IP2Bus_Data[1]_i_49_0\(1 downto 0) => \IP2Bus_Data[1]_i_49\(1 downto 0),
      \IP2Bus_Data[1]_i_4_0\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_5_0\(1 downto 0) => \IP2Bus_Data[1]_i_5\(1 downto 0),
      \IP2Bus_Data[29]_i_8_0\ => \IP2Bus_Data[29]_i_8\,
      \IP2Bus_Data[29]_i_8_1\ => \IP2Bus_Data[29]_i_8_0\,
      \IP2Bus_Data[29]_i_8_2\ => \IP2Bus_Data[29]_i_8_1\,
      \IP2Bus_Data[29]_i_8_3\ => \IP2Bus_Data[29]_i_8_2\,
      \IP2Bus_Data[29]_i_8_4\ => \IP2Bus_Data[29]_i_8_3\,
      \IP2Bus_Data[2]_i_11_0\ => \IP2Bus_Data[2]_i_11\,
      \IP2Bus_Data[2]_i_14_0\ => \IP2Bus_Data[2]_i_14\,
      \IP2Bus_Data[2]_i_14_1\ => \IP2Bus_Data[2]_i_14_0\,
      \IP2Bus_Data[2]_i_18_0\ => \IP2Bus_Data[2]_i_18\,
      \IP2Bus_Data[2]_i_20_0\ => \IP2Bus_Data[2]_i_20\,
      \IP2Bus_Data[2]_i_20_1\ => \IP2Bus_Data[2]_i_20_0\,
      \IP2Bus_Data[2]_i_23_0\ => \IP2Bus_Data[2]_i_23\,
      \IP2Bus_Data[2]_i_2_0\ => \IP2Bus_Data[2]_i_2\,
      \IP2Bus_Data[2]_i_35_0\ => \IP2Bus_Data[2]_i_35\,
      \IP2Bus_Data[2]_i_49_0\ => \IP2Bus_Data[2]_i_49\,
      \IP2Bus_Data[2]_i_4_0\ => \IP2Bus_Data[2]_i_4\,
      \IP2Bus_Data[30]_i_15_0\ => \IP2Bus_Data[30]_i_15\,
      \IP2Bus_Data[30]_i_3_0\ => \IP2Bus_Data[30]_i_22_n_0\,
      \IP2Bus_Data[31]_i_18_0\ => \IP2Bus_Data[31]_i_18\,
      \IP2Bus_Data[31]_i_18_1\ => \IP2Bus_Data[31]_i_18_0\,
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_3_4\ => \IP2Bus_Data[31]_i_3_3\,
      \IP2Bus_Data[31]_i_4_0\(31 downto 0) => \IP2Bus_Data[31]_i_4\(31 downto 0),
      \IP2Bus_Data[31]_i_4_1\(31 downto 0) => \IP2Bus_Data[31]_i_4_0\(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_1\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_5_2\(31 downto 0) => \IP2Bus_Data[31]_i_5_1\(31 downto 0),
      \IP2Bus_Data[31]_i_5_3\(31 downto 0) => \IP2Bus_Data[31]_i_5_2\(31 downto 0),
      \IP2Bus_Data[3]_i_14_0\ => \IP2Bus_Data[3]_i_14\,
      \IP2Bus_Data[3]_i_17_0\ => \IP2Bus_Data[3]_i_17\,
      \IP2Bus_Data[3]_i_17_1\ => \IP2Bus_Data[3]_i_17_0\,
      \IP2Bus_Data[3]_i_18_0\(3 downto 0) => \IP2Bus_Data[3]_i_18\(3 downto 0),
      \IP2Bus_Data[3]_i_20_0\(3 downto 0) => \IP2Bus_Data[3]_i_20\(3 downto 0),
      \IP2Bus_Data[3]_i_21_0\ => \IP2Bus_Data[3]_i_21\,
      \IP2Bus_Data[3]_i_24_0\ => \IP2Bus_Data[3]_i_24\,
      \IP2Bus_Data[3]_i_25_0\ => \IP2Bus_Data[3]_i_25\,
      \IP2Bus_Data[3]_i_2_0\(3 downto 0) => \IP2Bus_Data[3]_i_2\(3 downto 0),
      \IP2Bus_Data[3]_i_41_0\ => \IP2Bus_Data[3]_i_41\,
      \IP2Bus_Data[3]_i_41_1\ => \IP2Bus_Data[3]_i_41_0\,
      \IP2Bus_Data[3]_i_47_0\ => \IP2Bus_Data[3]_i_47\,
      \IP2Bus_Data[3]_i_6_0\(3 downto 0) => \IP2Bus_Data[3]_i_6\(3 downto 0),
      \IP2Bus_Data[4]_i_41_0\ => \IP2Bus_Data[4]_i_41\,
      \IP2Bus_Data[4]_i_41_1\ => \IP2Bus_Data[4]_i_41_0\,
      \IP2Bus_Data[4]_i_41_2\ => \IP2Bus_Data[4]_i_41_1\,
      \IP2Bus_Data[4]_i_41_3\ => \IP2Bus_Data[4]_i_41_2\,
      \IP2Bus_Data[4]_i_41_4\ => \IP2Bus_Data[4]_i_41_3\,
      \IP2Bus_Data[4]_i_41_5\ => \IP2Bus_Data[4]_i_41_4\,
      \IP2Bus_Data[5]_i_15_0\ => \IP2Bus_Data[5]_i_15\,
      \IP2Bus_Data[7]_i_5_0\(7 downto 0) => \IP2Bus_Data[7]_i_5\(7 downto 0),
      \IP2Bus_Data[7]_i_5_1\(7 downto 0) => \IP2Bus_Data[7]_i_5_0\(7 downto 0),
      \IP2Bus_Data_reg[0]\ => \IP2Bus_Data[0]_i_5_n_0\,
      \IP2Bus_Data_reg[0]_0\ => \IP2Bus_Data[11]_i_15_n_0\,
      \IP2Bus_Data_reg[10]\ => \IP2Bus_Data[10]_i_19_n_0\,
      \IP2Bus_Data_reg[11]\ => \IP2Bus_Data[11]_i_4_n_0\,
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => \IP2Bus_Data_reg[11]\(3 downto 0),
      \IP2Bus_Data_reg[11]_1\ => \IP2Bus_Data[11]_i_7_n_0\,
      \IP2Bus_Data_reg[11]_2\(3 downto 0) => \IP2Bus_Data_reg[11]_0\(3 downto 0),
      \IP2Bus_Data_reg[13]\ => \IP2Bus_Data[13]_i_3_n_0\,
      \IP2Bus_Data_reg[13]_0\ => \IP2Bus_Data[13]_i_9_n_0\,
      \IP2Bus_Data_reg[13]_1\ => \IP2Bus_Data_reg[13]\,
      \IP2Bus_Data_reg[14]\ => \IP2Bus_Data[14]_i_6_n_0\,
      \IP2Bus_Data_reg[14]_0\ => \IP2Bus_Data[14]_i_8_n_0\,
      \IP2Bus_Data_reg[2]\ => \IP2Bus_Data[15]_i_6_n_0\,
      \IP2Bus_Data_reg[2]_0\ => \IP2Bus_Data[15]_i_18_n_0\,
      \IP2Bus_Data_reg[2]_1\ => \IP2Bus_Data[2]_i_24_n_0\,
      \IP2Bus_Data_reg[30]\ => \IP2Bus_Data[30]_i_9_n_0\,
      \IP2Bus_Data_reg[31]\(31 downto 0) => \IP2Bus_Data_reg[31]\(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => \IP2Bus_Data_reg[31]_0\(31 downto 0),
      \IP2Bus_Data_reg[3]\ => \IP2Bus_Data[13]_i_13_n_0\,
      \IP2Bus_Data_reg[3]_0\ => \IP2Bus_Data_reg[3]\,
      \IP2Bus_Data_reg[3]_1\ => \IP2Bus_Data[31]_i_13_n_0\,
      \IP2Bus_Data_reg[4]\ => \IP2Bus_Data[4]_i_4_n_0\,
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      \IP2Bus_Data_reg[7]_1\ => \IP2Bus_Data[15]_i_19_n_0\,
      Q(15 downto 0) => Q(15 downto 0),
      STATUS_COMMON(15 downto 0) => STATUS_COMMON(15 downto 0),
      access_type => access_type,
      access_type_0 => access_type_0,
      access_type_1 => access_type_1,
      access_type_2 => access_type_2,
      access_type_3 => access_type_3,
      access_type_4 => access_type_4,
      access_type_reg => access_type_reg,
      access_type_reg_0 => dac1_dreq_mon_INST_0_i_2_n_0,
      access_type_reg_1 => access_type_reg_0,
      access_type_reg_2 => access_type_reg_1,
      access_type_reg_3 => access_type_reg_2,
      access_type_reg_4 => access_type_reg_3,
      access_type_reg_5 => access_type_reg_4,
      access_type_reg_6 => access_type_reg_5,
      access_type_reg_7 => access_type_reg_6,
      access_type_reg_8 => access_type_reg_7,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_disable_cal_freeze_input => adc02_disable_cal_freeze_input,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_irq_sync(2 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_bg_cal_off(1 downto 0) => adc0_bg_cal_off(1 downto 0),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_done => adc0_done,
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_master_irq0 => adc0_master_irq0,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_signal_lost(1 downto 0) => adc0_signal_lost(1 downto 0),
      adc0_status(3 downto 0) => adc0_status(3 downto 0),
      adc10_disable_cal_freeze_input => adc10_disable_cal_freeze_input,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_irq_sync(2 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(0) => adc11_irq_sync(0),
      adc12_disable_cal_freeze_input => adc12_disable_cal_freeze_input,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_irq_sync(2 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_irq_sync(2 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_bg_cal_off(1 downto 0) => adc1_bg_cal_off(1 downto 0),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_done => adc1_done,
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_master_irq0 => adc1_master_irq0,
      adc1_powerup_state_irq => adc1_powerup_state_irq,
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_signal_lost(1 downto 0) => adc1_signal_lost(1 downto 0),
      adc1_status(3 downto 0) => adc1_status(3 downto 0),
      adc20_disable_cal_freeze_input => adc20_disable_cal_freeze_input,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_irq_sync(2 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc22_disable_cal_freeze_input => adc22_disable_cal_freeze_input,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_irq_sync(2 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_irq_sync(2 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_bg_cal_off(1 downto 0) => adc2_bg_cal_off(1 downto 0),
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(14 downto 0) => adc2_do_mon(14 downto 0),
      adc2_done => adc2_done,
      adc2_dreq_mon => adc2_dreq_mon,
      adc2_drp_rdy => adc2_drp_rdy,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_master_irq0 => adc2_master_irq0,
      adc2_powerup_state_irq => adc2_powerup_state_irq,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_signal_lost(1 downto 0) => adc2_signal_lost(1 downto 0),
      adc2_status(3 downto 0) => adc2_status(3 downto 0),
      adc30_disable_cal_freeze_input => adc30_disable_cal_freeze_input,
      adc30_disable_cal_freeze_input_reg => adc30_disable_cal_freeze_input_reg,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc32_disable_cal_freeze_input => adc32_disable_cal_freeze_input,
      adc32_disable_cal_freeze_input_reg => adc32_disable_cal_freeze_input_reg,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_irq_sync(2 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(1 downto 0) => adc33_irq_sync(1 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc3_bg_cal_off(1 downto 0) => adc3_bg_cal_off(1 downto 0),
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_done => adc3_done,
      adc3_dreq_mon => adc3_dreq_mon,
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_fifo_disable_reg[0]\ => \adc3_fifo_disable_reg[0]\,
      adc3_master_irq0 => adc3_master_irq0,
      adc3_powerup_state_irq => adc3_powerup_state_irq,
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      adc3_signal_lost(1 downto 0) => adc3_signal_lost(1 downto 0),
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      adc3_status(3 downto 0) => adc3_status(3 downto 0),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => axi_RdAck_r_reg,
      axi_RdAck_r_reg_0 => axi_RdAck_r_reg_0,
      axi_RdAck_r_reg_1 => axi_RdAck_r_reg_1,
      axi_RdAck_reg(14 downto 10) => Bus2IP_Addr(17 downto 13),
      axi_RdAck_reg(9 downto 0) => \^bus2ip_addr_reg_reg[12]_0\(9 downto 0),
      axi_avalid_reg => axi_avalid_reg,
      axi_read_req_r_reg => axi_read_req_r_reg,
      axi_read_req_r_reg_0 => dac1_dreq_mon_INST_0_i_1_n_0,
      axi_read_req_r_reg_1 => adc3_dreq_mon_INST_0_i_1_n_0,
      axi_read_req_r_reg_10 => \axi_read_req_r_i_2__3_n_0\,
      axi_read_req_r_reg_11 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_12 => axi_read_req_r_reg_6,
      axi_read_req_r_reg_13 => axi_read_req_r_reg_7,
      axi_read_req_r_reg_14 => axi_read_req_r_reg_8,
      axi_read_req_r_reg_15 => axi_read_req_r_reg_9,
      axi_read_req_r_reg_16 => axi_read_req_r_reg_10,
      axi_read_req_r_reg_2 => adc0_dreq_mon_INST_0_i_1_n_0,
      axi_read_req_r_reg_3 => adc1_dreq_mon_INST_0_i_1_n_0,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_6 => \axi_read_req_r_i_2__4_n_0\,
      axi_read_req_r_reg_7 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_8 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_9 => axi_read_req_r_reg_4,
      axi_timeout_en_reg => axi_timeout_en_reg,
      axi_timeout_en_reg_0 => dac0_irq_en_i_3_n_0,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(11 downto 0) => bank11_write(11 downto 0),
      bank12_read => bank12_read,
      bank13_write(11 downto 0) => bank13_write(11 downto 0),
      bank14_write => bank14_write,
      bank15_write(11 downto 0) => bank15_write(11 downto 0),
      bank1_write(9 downto 0) => bank1_write(9 downto 0),
      bank3_write(9 downto 0) => bank3_write(9 downto 0),
      bank4_write => bank4_write,
      bank9_write(11 downto 0) => bank9_write(11 downto 0),
      \bus2ip_addr_reg_reg[11]\ => \bus2ip_addr_reg_reg[11]_0\,
      \bus2ip_addr_reg_reg[11]_0\ => \bus2ip_addr_reg_reg[11]_1\,
      \bus2ip_addr_reg_reg[11]_1\ => \bus2ip_addr_reg_reg[11]_2\,
      \bus2ip_addr_reg_reg[13]\ => \bus2ip_addr_reg_reg[13]_0\,
      \bus2ip_addr_reg_reg[14]\ => \bus2ip_addr_reg_reg[14]_0\,
      \bus2ip_addr_reg_reg[14]_0\ => \bus2ip_addr_reg_reg[14]_1\,
      \bus2ip_addr_reg_reg[14]_1\ => \bus2ip_addr_reg_reg[14]_2\,
      \bus2ip_addr_reg_reg[15]\ => \bus2ip_addr_reg_reg[15]_0\,
      \bus2ip_addr_reg_reg[15]_0\(31 downto 0) => \bus2ip_addr_reg_reg[15]_1\(31 downto 0),
      \bus2ip_addr_reg_reg[15]_1\ => \bus2ip_addr_reg_reg[15]_2\,
      \bus2ip_addr_reg_reg[16]\ => \bus2ip_addr_reg_reg[16]_0\,
      \bus2ip_addr_reg_reg[16]_0\ => \bus2ip_addr_reg_reg[16]_1\,
      \bus2ip_addr_reg_reg[16]_1\ => \bus2ip_addr_reg_reg[16]_2\,
      \bus2ip_addr_reg_reg[16]_2\ => \bus2ip_addr_reg_reg[16]_3\,
      \bus2ip_addr_reg_reg[17]\ => \bus2ip_addr_reg_reg[17]_0\,
      \bus2ip_addr_reg_reg[17]_0\ => \bus2ip_addr_reg_reg[17]_1\,
      \bus2ip_addr_reg_reg[17]_1\ => \bus2ip_addr_reg_reg[17]_2\,
      \bus2ip_addr_reg_reg[2]\ => \bus2ip_addr_reg_reg[2]_0\,
      \bus2ip_addr_reg_reg[2]_0\ => \bus2ip_addr_reg_reg[2]_1\,
      \bus2ip_addr_reg_reg[4]\(4 downto 0) => \bus2ip_addr_reg_reg[4]_0\(4 downto 0),
      \bus2ip_addr_reg_reg[4]_0\(3 downto 0) => \bus2ip_addr_reg_reg[4]_1\(3 downto 0),
      \bus2ip_addr_reg_reg[4]_1\ => \bus2ip_addr_reg_reg[4]_2\,
      \bus2ip_addr_reg_reg[4]_2\(0) => \bus2ip_addr_reg_reg[4]_3\(0),
      \bus2ip_addr_reg_reg[5]\ => \bus2ip_addr_reg_reg[5]_0\,
      \bus2ip_addr_reg_reg[7]\ => \bus2ip_addr_reg_reg[7]_0\,
      \bus2ip_addr_reg_reg[7]_0\ => \bus2ip_addr_reg_reg[7]_1\,
      \bus2ip_addr_reg_reg[7]_1\(0) => \bus2ip_addr_reg_reg[7]_2\(0),
      \bus2ip_addr_reg_reg[7]_2\ => \bus2ip_addr_reg_reg[7]_3\,
      bus2ip_rnw_i => bus2ip_rnw_i,
      bus2ip_rnw_reg_reg => bus2ip_rnw_reg_reg_n_0,
      counter_en_reg => counter_en_reg,
      counter_en_reg_reg => I_DECODER_n_5,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_done => dac0_done,
      dac0_dreq_mon => dac0_dreq_mon,
      dac0_drp_we => dac0_drp_we,
      \dac0_fifo_disable_reg[0]\ => \dac0_fifo_disable_reg[0]\,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_irq_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(15 downto 0) => dac1_do_mon(15 downto 0),
      dac1_done => dac1_done,
      dac1_dreq_mon => dac1_dreq_mon,
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      \dac1_fifo_disable_reg[0]\ => \dac1_fifo_disable_reg[0]\,
      dac1_master_irq0 => dac1_master_irq0,
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      dac1_status(1 downto 0) => dac1_status(1 downto 0),
      drp_RdAck_r => drp_RdAck_r,
      \icount_out[11]_i_8\ => \icount_out[11]_i_8\,
      \icount_out_reg[11]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      \icount_out_reg[11]_0\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      \icount_out_reg[11]_1\ => \icount_out_reg[11]\,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => E(0),
      master_reset_reg_0(0) => master_reset_reg(0),
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_39_in(7 downto 0) => p_39_in(7 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[0]_3\ => \s_axi_wdata[0]_3\,
      \s_axi_wdata[0]_4\ => \s_axi_wdata[0]_4\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready_i => s_axi_wready_i,
      s_axi_wready_reg_reg => s_axi_wready_reg_reg_0,
      s_axi_wvalid => s_axi_wvalid,
      user_drp_drdy_reg => user_drp_drdy_reg
    );
adc0_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      O => adc0_dreq_mon_INST_0_i_1_n_0
    );
adc0_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      O => adc0_dreq_mon_INST_0_i_2_n_0
    );
adc1_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      O => adc1_dreq_mon_INST_0_i_1_n_0
    );
adc3_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      O => adc3_dreq_mon_INST_0_i_1_n_0
    );
axi_avalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C00C00E"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => axi_avalid_reg,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      I5 => cs_ce_ld_enable_i,
      O => axi_avalid
    );
axi_avalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_avalid,
      Q => axi_avalid_reg,
      R => SS(0)
    );
\axi_read_req_r_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[12]_0\(9),
      I1 => \^bus2ip_addr_reg_reg[12]_0\(8),
      I2 => Bus2IP_Addr(13),
      O => \axi_read_req_r_i_2__3_n_0\
    );
\axi_read_req_r_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      O => \axi_read_req_r_i_2__4_n_0\
    );
axi_timeout_r2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_timeout_r,
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      O => axi_timeout_r20
    );
\bus2ip_addr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(8),
      I2 => s_axi_araddr(8),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(8),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(10)
    );
\bus2ip_addr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(9),
      I2 => s_axi_araddr(9),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(9),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(11)
    );
\bus2ip_addr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(10),
      I2 => \^bus2ip_addr_reg_reg[12]_0\(10),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(10),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(12)
    );
\bus2ip_addr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => Bus2IP_Addr(13),
      I2 => s_axi_araddr(11),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(11),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(13)
    );
\bus2ip_addr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => Bus2IP_Addr(14),
      I2 => s_axi_araddr(12),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(12),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(14)
    );
\bus2ip_addr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(13),
      I2 => Bus2IP_Addr(15),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(13),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(15)
    );
\bus2ip_addr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(14),
      I2 => Bus2IP_Addr(16),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(14),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(16)
    );
\bus2ip_addr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(15),
      I2 => Bus2IP_Addr(17),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(15),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(17)
    );
\bus2ip_addr_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => access_cs(2),
      I2 => access_cs(0),
      I3 => access_cs(1),
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_reg[17]_i_2_n_0\
    );
\bus2ip_addr_reg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000000E"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      O => \bus2ip_addr_reg[17]_i_3_n_0\
    );
\bus2ip_addr_reg[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => access_cs(1),
      I2 => access_cs(0),
      I3 => access_cs(2),
      O => \bus2ip_addr_reg[17]_i_4_n_0\
    );
\bus2ip_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(0),
      I2 => \^bus2ip_addr_reg_reg[12]_0\(0),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(2)
    );
\bus2ip_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(1),
      I2 => s_axi_araddr(1),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(1),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(3)
    );
\bus2ip_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(2),
      I2 => s_axi_araddr(2),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(2),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(4)
    );
\bus2ip_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(3),
      I2 => \^bus2ip_addr_reg_reg[12]_0\(3),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(3),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(5)
    );
\bus2ip_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(4),
      I2 => s_axi_araddr(4),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(4),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(6)
    );
\bus2ip_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(5),
      I2 => \^bus2ip_addr_reg_reg[12]_0\(5),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(5),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(7)
    );
\bus2ip_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => s_axi_awaddr(6),
      I2 => \^bus2ip_addr_reg_reg[12]_0\(6),
      I3 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I4 => s_axi_araddr(6),
      I5 => \bus2ip_addr_reg[17]_i_4_n_0\,
      O => bus2ip_addr_i(8)
    );
\bus2ip_addr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_3_n_0\,
      I1 => \^bus2ip_addr_reg_reg[12]_0\(7),
      I2 => s_axi_araddr(7),
      I3 => \bus2ip_addr_reg[17]_i_4_n_0\,
      I4 => s_axi_awaddr(7),
      I5 => \bus2ip_addr_reg[17]_i_2_n_0\,
      O => bus2ip_addr_i(9)
    );
\bus2ip_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(10),
      Q => \^bus2ip_addr_reg_reg[12]_0\(8),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(11),
      Q => \^bus2ip_addr_reg_reg[12]_0\(9),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(12),
      Q => \^bus2ip_addr_reg_reg[12]_0\(10),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(13),
      Q => Bus2IP_Addr(13),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(14),
      Q => Bus2IP_Addr(14),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(15),
      Q => Bus2IP_Addr(15),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(16),
      Q => Bus2IP_Addr(16),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(17),
      Q => Bus2IP_Addr(17),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(2),
      Q => \^bus2ip_addr_reg_reg[12]_0\(0),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(3),
      Q => \^bus2ip_addr_reg_reg[12]_0\(1),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(4),
      Q => \^bus2ip_addr_reg_reg[12]_0\(2),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(5),
      Q => \^bus2ip_addr_reg_reg[12]_0\(3),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(6),
      Q => \^bus2ip_addr_reg_reg[12]_0\(4),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(7),
      Q => \^bus2ip_addr_reg_reg[12]_0\(5),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(8),
      Q => \^bus2ip_addr_reg_reg[12]_0\(6),
      R => SS(0)
    );
\bus2ip_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(9),
      Q => \^bus2ip_addr_reg_reg[12]_0\(7),
      R => SS(0)
    );
bus2ip_rnw_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i,
      Q => bus2ip_rnw_reg_reg_n_0,
      R => SS(0)
    );
counter_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I_DECODER_n_5,
      Q => counter_en_reg,
      R => SS(0)
    );
dac0_irq_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      O => dac0_irq_en_i_3_n_0
    );
dac1_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(16),
      O => dac1_dreq_mon_INST_0_i_1_n_0
    );
dac1_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      O => dac1_dreq_mon_INST_0_i_2_n_0
    );
s_axi_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CD0D0000C101"
    )
        port map (
      I0 => s_axi_arready_reg_i_2_n_0,
      I1 => access_cs(1),
      I2 => access_cs(2),
      I3 => s_axi_bready,
      I4 => access_cs(0),
      I5 => s_axi_rready,
      O => s_axi_arready_i
    );
s_axi_arready_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      O => s_axi_arready_reg_i_2_n_0
    );
s_axi_arready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_arready_i,
      Q => s_axi_arready,
      R => SS(0)
    );
s_axi_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => access_cs(1),
      I2 => access_cs(0),
      I3 => access_cs(2),
      I4 => s_axi_arvalid,
      O => s_axi_awready_i
    );
s_axi_awready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_awready_i,
      Q => s_axi_awready,
      R => SS(0)
    );
s_axi_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF00A0"
    )
        port map (
      I0 => access_cs(0),
      I1 => s_axi_bready,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_reg_i_1_n_0
    );
s_axi_bvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_reg_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => SS(0)
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(0),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(0)
    );
\s_axi_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(10),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(10)
    );
\s_axi_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(11),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(11)
    );
\s_axi_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(12),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(12)
    );
\s_axi_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(13),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(13)
    );
\s_axi_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(14),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(14)
    );
\s_axi_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(15),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(15)
    );
\s_axi_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(16),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(16)
    );
\s_axi_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(17),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(17)
    );
\s_axi_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(18),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(18)
    );
\s_axi_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(19),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(19)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(1),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(1)
    );
\s_axi_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(20),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(20)
    );
\s_axi_rdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(21),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(21)
    );
\s_axi_rdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(22),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(22)
    );
\s_axi_rdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(23),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(23)
    );
\s_axi_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(24),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(24)
    );
\s_axi_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(25),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(25)
    );
\s_axi_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(26),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(26)
    );
\s_axi_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(27),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(27)
    );
\s_axi_rdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(28),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(28)
    );
\s_axi_rdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(29),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(29)
    );
\s_axi_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(2),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(2)
    );
\s_axi_rdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(30),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(30)
    );
\s_axi_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => I_DECODER_n_3,
      I1 => access_cs(2),
      I2 => s_axi_rready,
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => s_axi_rdata_i
    );
\s_axi_rdata_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(31),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(31)
    );
\s_axi_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(3),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(3)
    );
\s_axi_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(4),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(4)
    );
\s_axi_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(5),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(5)
    );
\s_axi_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(6),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(6)
    );
\s_axi_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(7),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(7)
    );
\s_axi_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(8),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(8)
    );
\s_axi_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_axi_rdata_reg_reg[31]_0\(9),
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      I2 => access_cs(1),
      O => s_axi_rdata_i1_in(9)
    );
\s_axi_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(0),
      Q => s_axi_rdata(0),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(10),
      Q => s_axi_rdata(10),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(11),
      Q => s_axi_rdata(11),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(12),
      Q => s_axi_rdata(12),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(13),
      Q => s_axi_rdata(13),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(14),
      Q => s_axi_rdata(14),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(15),
      Q => s_axi_rdata(15),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(16),
      Q => s_axi_rdata(16),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(17),
      Q => s_axi_rdata(17),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(18),
      Q => s_axi_rdata(18),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(19),
      Q => s_axi_rdata(19),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(1),
      Q => s_axi_rdata(1),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(20),
      Q => s_axi_rdata(20),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(21),
      Q => s_axi_rdata(21),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(22),
      Q => s_axi_rdata(22),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(23),
      Q => s_axi_rdata(23),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(24),
      Q => s_axi_rdata(24),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(25),
      Q => s_axi_rdata(25),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(26),
      Q => s_axi_rdata(26),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(27),
      Q => s_axi_rdata(27),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(28),
      Q => s_axi_rdata(28),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(29),
      Q => s_axi_rdata(29),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(2),
      Q => s_axi_rdata(2),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(30),
      Q => s_axi_rdata(30),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(31),
      Q => s_axi_rdata(31),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(3),
      Q => s_axi_rdata(3),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(4),
      Q => s_axi_rdata(4),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(5),
      Q => s_axi_rdata(5),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(6),
      Q => s_axi_rdata(6),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(7),
      Q => s_axi_rdata(7),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(8),
      Q => s_axi_rdata(8),
      R => SS(0)
    );
\s_axi_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(9),
      Q => s_axi_rdata(9),
      R => SS(0)
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      Q => s_axi_rvalid,
      R => SS(0)
    );
s_axi_wready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wready_i,
      Q => s_axi_wready,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_tile_config is
  port (
    drp_req_adc0 : out STD_LOGIC;
    drp_req_adc1 : out STD_LOGIC;
    drp_req_adc2 : out STD_LOGIC;
    drp_req_adc3 : out STD_LOGIC;
    tc_req_dac0 : out STD_LOGIC;
    tc_req_dac1 : out STD_LOGIC;
    \data_reg[28]\ : out STD_LOGIC;
    \data_reg[28]_0\ : out STD_LOGIC;
    \data_reg[28]_1\ : out STD_LOGIC;
    \data_reg[28]_2\ : out STD_LOGIC;
    \data_reg[28]_3\ : out STD_LOGIC;
    \data_reg[28]_4\ : out STD_LOGIC;
    \data_reg[28]_5\ : out STD_LOGIC;
    \data_reg[28]_6\ : out STD_LOGIC;
    \data_reg[28]_7\ : out STD_LOGIC;
    \data_reg[28]_8\ : out STD_LOGIC;
    \data_reg[28]_9\ : out STD_LOGIC;
    \data_reg[28]_10\ : out STD_LOGIC;
    \data_reg[28]_11\ : out STD_LOGIC;
    \data_reg[28]_12\ : out STD_LOGIC;
    \data_reg[28]_13\ : out STD_LOGIC;
    \data_reg[28]_14\ : out STD_LOGIC;
    adc0_restart_pending_reg : out STD_LOGIC;
    adc1_restart_pending_reg : out STD_LOGIC;
    adc2_restart_pending_reg : out STD_LOGIC;
    adc3_restart_pending_reg : out STD_LOGIC;
    dac0_restart_pending_reg : out STD_LOGIC;
    dac1_restart_pending_reg : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_3\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_5\ : out STD_LOGIC;
    adc3_tile_config_done : out STD_LOGIC;
    adc1_tile_config_done : out STD_LOGIC;
    adc0_tile_config_done : out STD_LOGIC;
    adc2_tile_config_done : out STD_LOGIC;
    \adc0_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc0_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc0_drpdi_reg[0]\ : out STD_LOGIC;
    \adc0_drpdi_reg[1]\ : out STD_LOGIC;
    \adc0_drpdi_reg[2]\ : out STD_LOGIC;
    \adc0_drpdi_reg[3]\ : out STD_LOGIC;
    \adc0_drpdi_reg[4]\ : out STD_LOGIC;
    \adc0_drpdi_reg[5]\ : out STD_LOGIC;
    \adc0_drpdi_reg[6]\ : out STD_LOGIC;
    \adc0_drpdi_reg[7]\ : out STD_LOGIC;
    \adc0_drpdi_reg[8]\ : out STD_LOGIC;
    \adc0_drpdi_reg[9]\ : out STD_LOGIC;
    \adc0_drpdi_reg[10]\ : out STD_LOGIC;
    \adc0_drpdi_reg[11]\ : out STD_LOGIC;
    \adc0_drpdi_reg[12]\ : out STD_LOGIC;
    \adc0_drpdi_reg[13]\ : out STD_LOGIC;
    \adc0_drpdi_reg[15]\ : out STD_LOGIC;
    \adc0_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc1_drpaddr_reg[10]\ : out STD_LOGIC;
    \data_reg[27]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[9]\ : out STD_LOGIC;
    \data_reg[27]_0\ : out STD_LOGIC;
    \adc1_drpaddr_reg[8]\ : out STD_LOGIC;
    \data_reg[27]_1\ : out STD_LOGIC;
    \adc1_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[5]\ : out STD_LOGIC;
    \data_reg[27]_2\ : out STD_LOGIC;
    \adc1_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[2]\ : out STD_LOGIC;
    \data_reg[27]_3\ : out STD_LOGIC;
    \adc1_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc1_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc1_drpdi_reg[0]\ : out STD_LOGIC;
    \adc1_drpdi_reg[1]\ : out STD_LOGIC;
    \adc1_drpdi_reg[2]\ : out STD_LOGIC;
    \adc1_drpdi_reg[3]\ : out STD_LOGIC;
    \adc1_drpdi_reg[4]\ : out STD_LOGIC;
    \adc1_drpdi_reg[5]\ : out STD_LOGIC;
    \adc1_drpdi_reg[6]\ : out STD_LOGIC;
    \adc1_drpdi_reg[7]\ : out STD_LOGIC;
    \adc1_drpdi_reg[8]\ : out STD_LOGIC;
    \adc1_drpdi_reg[9]\ : out STD_LOGIC;
    \adc1_drpdi_reg[10]\ : out STD_LOGIC;
    \adc1_drpdi_reg[11]\ : out STD_LOGIC;
    \adc1_drpdi_reg[12]\ : out STD_LOGIC;
    \adc1_drpdi_reg[13]\ : out STD_LOGIC;
    \adc1_drpdi_reg[15]\ : out STD_LOGIC;
    \adc1_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc2_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc2_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc2_drpdi_reg[0]\ : out STD_LOGIC;
    \adc2_drpdi_reg[1]\ : out STD_LOGIC;
    \adc2_drpdi_reg[2]\ : out STD_LOGIC;
    \adc2_drpdi_reg[3]\ : out STD_LOGIC;
    \adc2_drpdi_reg[4]\ : out STD_LOGIC;
    \adc2_drpdi_reg[5]\ : out STD_LOGIC;
    \adc2_drpdi_reg[6]\ : out STD_LOGIC;
    \adc2_drpdi_reg[7]\ : out STD_LOGIC;
    \adc2_drpdi_reg[8]\ : out STD_LOGIC;
    \adc2_drpdi_reg[9]\ : out STD_LOGIC;
    \adc2_drpdi_reg[10]\ : out STD_LOGIC;
    \adc2_drpdi_reg[11]\ : out STD_LOGIC;
    \adc2_drpdi_reg[12]\ : out STD_LOGIC;
    \adc2_drpdi_reg[13]\ : out STD_LOGIC;
    \adc2_drpdi_reg[15]\ : out STD_LOGIC;
    \adc2_drpdi_reg[15]_0\ : out STD_LOGIC;
    \adc3_drpaddr_reg[0]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[1]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[2]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[3]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[4]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[5]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[6]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[8]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[9]\ : out STD_LOGIC;
    \adc3_drpaddr_reg[10]\ : out STD_LOGIC;
    \adc3_drpdi_reg[0]\ : out STD_LOGIC;
    \adc3_drpdi_reg[1]\ : out STD_LOGIC;
    \adc3_drpdi_reg[2]\ : out STD_LOGIC;
    \adc3_drpdi_reg[3]\ : out STD_LOGIC;
    \adc3_drpdi_reg[4]\ : out STD_LOGIC;
    \adc3_drpdi_reg[5]\ : out STD_LOGIC;
    \adc3_drpdi_reg[6]\ : out STD_LOGIC;
    \adc3_drpdi_reg[7]\ : out STD_LOGIC;
    \adc3_drpdi_reg[8]\ : out STD_LOGIC;
    \adc3_drpdi_reg[9]\ : out STD_LOGIC;
    \adc3_drpdi_reg[10]\ : out STD_LOGIC;
    \adc3_drpdi_reg[11]\ : out STD_LOGIC;
    \adc3_drpdi_reg[12]\ : out STD_LOGIC;
    \adc3_drpdi_reg[13]\ : out STD_LOGIC;
    \adc3_drpdi_reg[15]\ : out STD_LOGIC;
    \adc3_drpdi_reg[15]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[29]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \data_reg[27]_4\ : out STD_LOGIC;
    adc1_drpen_tc : out STD_LOGIC;
    dac1_drpen_tc : out STD_LOGIC;
    tile_config_done : out STD_LOGIC;
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    dac0_drpen_tc : out STD_LOGIC;
    dac0_drpaddr_tc : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_restart_i_reg : out STD_LOGIC;
    dac0_restart_i_reg : out STD_LOGIC;
    adc3_restart_i_reg : out STD_LOGIC;
    adc2_restart_i_reg : out STD_LOGIC;
    adc1_restart_i_reg : out STD_LOGIC;
    adc0_restart_i_reg : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \tc_enable_reg[5]\ : in STD_LOGIC;
    \tc_enable_reg[3]\ : in STD_LOGIC;
    \tc_enable_reg[1]\ : in STD_LOGIC;
    \tc_enable_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tc_enable_reg[4]\ : in STD_LOGIC;
    adc0_restart_pending : in STD_LOGIC;
    adc0_restart_pending_reg_0 : in STD_LOGIC;
    adc1_restart_pending : in STD_LOGIC;
    adc1_restart_pending_reg_0 : in STD_LOGIC;
    adc2_restart_pending : in STD_LOGIC;
    adc2_restart_pending_reg_0 : in STD_LOGIC;
    adc3_restart_pending : in STD_LOGIC;
    adc3_restart_pending_reg_0 : in STD_LOGIC;
    dac0_restart_pending : in STD_LOGIC;
    dac0_restart_pending_reg_0 : in STD_LOGIC;
    dac1_restart_pending : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    tc_enable_reg026_out : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    tc_enable_reg023_out : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    tc_enable_reg020_out : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    tc_enable_reg017_out : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    tc_enable_reg014_out : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    tc_enable_reg0 : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    reset_const_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_restart_i_reg_0 : in STD_LOGIC;
    dac1_restart_i_reg_0 : in STD_LOGIC;
    \adc0_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc0_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc1_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc1_daddr_mon[10]_INST_0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_daddr_mon[10]_INST_0_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \adc1_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc2_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc2_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc3_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc3_daddr_mon[0]_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_di_mon[14]_INST_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac0_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_den_mon_INST_0_0 : in STD_LOGIC;
    dac0_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    dac1_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_den_mon_INST_0_0 : in STD_LOGIC;
    dac1_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tc_sm_state_reg[0]_6\ : in STD_LOGIC;
    tc_gnt_adc3 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_7\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    por_sm_reset : in STD_LOGIC;
    adc3_restart_i_reg_0 : in STD_LOGIC;
    adc2_restart_i_reg_0 : in STD_LOGIC;
    adc1_restart_i_reg_0 : in STD_LOGIC;
    adc0_restart_i_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_tile_config;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_tile_config is
  signal \FSM_sequential_tc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \data[0]_i_4_n_0\ : STD_LOGIC;
  signal \data[0]_i_5_n_0\ : STD_LOGIC;
  signal \data[0]_i_6_n_0\ : STD_LOGIC;
  signal \data[0]_i_7_n_0\ : STD_LOGIC;
  signal \data[10]_i_2_n_0\ : STD_LOGIC;
  signal \data[10]_i_3_n_0\ : STD_LOGIC;
  signal \data[11]_i_2_n_0\ : STD_LOGIC;
  signal \data[11]_i_3_n_0\ : STD_LOGIC;
  signal \data[11]_i_4_n_0\ : STD_LOGIC;
  signal \data[11]_i_5_n_0\ : STD_LOGIC;
  signal \data[12]_i_4_n_0\ : STD_LOGIC;
  signal \data[12]_i_5_n_0\ : STD_LOGIC;
  signal \data[12]_i_6_n_0\ : STD_LOGIC;
  signal \data[12]_i_7_n_0\ : STD_LOGIC;
  signal \data[13]_i_2_n_0\ : STD_LOGIC;
  signal \data[13]_i_3_n_0\ : STD_LOGIC;
  signal \data[14]_i_2_n_0\ : STD_LOGIC;
  signal \data[14]_i_3_n_0\ : STD_LOGIC;
  signal \data[14]_i_4_n_0\ : STD_LOGIC;
  signal \data[15]_i_4_n_0\ : STD_LOGIC;
  signal \data[15]_i_5_n_0\ : STD_LOGIC;
  signal \data[15]_i_6_n_0\ : STD_LOGIC;
  signal \data[15]_i_7_n_0\ : STD_LOGIC;
  signal \data[16]_i_4_n_0\ : STD_LOGIC;
  signal \data[16]_i_5_n_0\ : STD_LOGIC;
  signal \data[16]_i_6_n_0\ : STD_LOGIC;
  signal \data[16]_i_7_n_0\ : STD_LOGIC;
  signal \data[17]_i_4_n_0\ : STD_LOGIC;
  signal \data[17]_i_5_n_0\ : STD_LOGIC;
  signal \data[17]_i_6_n_0\ : STD_LOGIC;
  signal \data[17]_i_7_n_0\ : STD_LOGIC;
  signal \data[18]_i_4_n_0\ : STD_LOGIC;
  signal \data[18]_i_5_n_0\ : STD_LOGIC;
  signal \data[18]_i_6_n_0\ : STD_LOGIC;
  signal \data[18]_i_7_n_0\ : STD_LOGIC;
  signal \data[19]_i_4_n_0\ : STD_LOGIC;
  signal \data[19]_i_5_n_0\ : STD_LOGIC;
  signal \data[19]_i_6_n_0\ : STD_LOGIC;
  signal \data[19]_i_7_n_0\ : STD_LOGIC;
  signal \data[1]_i_4_n_0\ : STD_LOGIC;
  signal \data[1]_i_5_n_0\ : STD_LOGIC;
  signal \data[1]_i_6_n_0\ : STD_LOGIC;
  signal \data[1]_i_7_n_0\ : STD_LOGIC;
  signal \data[20]_i_4_n_0\ : STD_LOGIC;
  signal \data[20]_i_5_n_0\ : STD_LOGIC;
  signal \data[20]_i_6_n_0\ : STD_LOGIC;
  signal \data[20]_i_7_n_0\ : STD_LOGIC;
  signal \data[21]_i_2_n_0\ : STD_LOGIC;
  signal \data[21]_i_3_n_0\ : STD_LOGIC;
  signal \data[21]_i_4_n_0\ : STD_LOGIC;
  signal \data[21]_i_5_n_0\ : STD_LOGIC;
  signal \data[21]_i_6_n_0\ : STD_LOGIC;
  signal \data[22]_i_2_n_0\ : STD_LOGIC;
  signal \data[22]_i_3_n_0\ : STD_LOGIC;
  signal \data[22]_i_4_n_0\ : STD_LOGIC;
  signal \data[24]_i_2_n_0\ : STD_LOGIC;
  signal \data[24]_i_3_n_0\ : STD_LOGIC;
  signal \data[24]_i_4_n_0\ : STD_LOGIC;
  signal \data[25]_i_2_n_0\ : STD_LOGIC;
  signal \data[25]_i_3_n_0\ : STD_LOGIC;
  signal \data[25]_i_4_n_0\ : STD_LOGIC;
  signal \data[25]_i_5_n_0\ : STD_LOGIC;
  signal \data[25]_i_6_n_0\ : STD_LOGIC;
  signal \data[26]_i_2_n_0\ : STD_LOGIC;
  signal \data[26]_i_3_n_0\ : STD_LOGIC;
  signal \data[27]_i_2_n_0\ : STD_LOGIC;
  signal \data[28]_i_2_n_0\ : STD_LOGIC;
  signal \data[29]_i_2_n_0\ : STD_LOGIC;
  signal \data[2]_i_4_n_0\ : STD_LOGIC;
  signal \data[2]_i_5_n_0\ : STD_LOGIC;
  signal \data[2]_i_6_n_0\ : STD_LOGIC;
  signal \data[2]_i_7_n_0\ : STD_LOGIC;
  signal \data[3]_i_4_n_0\ : STD_LOGIC;
  signal \data[3]_i_5_n_0\ : STD_LOGIC;
  signal \data[3]_i_6_n_0\ : STD_LOGIC;
  signal \data[3]_i_7_n_0\ : STD_LOGIC;
  signal \data[4]_i_2_n_0\ : STD_LOGIC;
  signal \data[4]_i_3_n_0\ : STD_LOGIC;
  signal \data[4]_i_4_n_0\ : STD_LOGIC;
  signal \data[5]_i_4_n_0\ : STD_LOGIC;
  signal \data[5]_i_5_n_0\ : STD_LOGIC;
  signal \data[5]_i_6_n_0\ : STD_LOGIC;
  signal \data[5]_i_7_n_0\ : STD_LOGIC;
  signal \data[6]_i_4_n_0\ : STD_LOGIC;
  signal \data[6]_i_5_n_0\ : STD_LOGIC;
  signal \data[6]_i_6_n_0\ : STD_LOGIC;
  signal \data[6]_i_7_n_0\ : STD_LOGIC;
  signal \data[7]_i_2_n_0\ : STD_LOGIC;
  signal \data[7]_i_3_n_0\ : STD_LOGIC;
  signal \data[7]_i_4_n_0\ : STD_LOGIC;
  signal \data[7]_i_5_n_0\ : STD_LOGIC;
  signal \data[8]_i_4_n_0\ : STD_LOGIC;
  signal \data[8]_i_5_n_0\ : STD_LOGIC;
  signal \data[8]_i_6_n_0\ : STD_LOGIC;
  signal \data[8]_i_7_n_0\ : STD_LOGIC;
  signal \data[9]_i_2_n_0\ : STD_LOGIC;
  signal \data[9]_i_3_n_0\ : STD_LOGIC;
  signal \data[9]_i_4_n_0\ : STD_LOGIC;
  signal data_index : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[6]\ : STD_LOGIC;
  signal \data_index_reg_rep_n_0_[7]\ : STD_LOGIC;
  signal \data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal drp_den_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_2_n_0 : STD_LOGIC;
  signal \drp_req_adc1_i_1__0_n_0\ : STD_LOGIC;
  signal drp_req_adc2_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc3_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac0_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac1_i_1_n_0 : STD_LOGIC;
  signal drp_wen : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ram_n_136 : STD_LOGIC;
  signal ram_n_140 : STD_LOGIC;
  signal ram_n_141 : STD_LOGIC;
  signal ram_n_142 : STD_LOGIC;
  signal reset_i : STD_LOGIC;
  signal tc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^tile_config_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[0]_i_1\ : label is "soft_lutpair473";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[0]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[1]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[2]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute SOFT_HLUTNM of \data[13]_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \data[14]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data[14]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data[21]_i_5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \data[21]_i_6\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \data[25]_i_4\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \data[25]_i_5\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \data[25]_i_6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data[26]_i_2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \data[26]_i_3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \data[28]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \data[29]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \data_index[1]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \data_index[4]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \data_index[4]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \data_index[5]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \data_index[6]_i_1\ : label is "soft_lutpair464";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \data_index_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[6]\ : label is "no";
  attribute equivalent_register_removal of \data_index_reg_rep[7]\ : label is "no";
  attribute SOFT_HLUTNM of drp_req_adc0_i_2 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \drp_req_adc1_i_1__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of drp_req_adc2_i_1 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of drp_req_adc3_i_1 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of drp_req_dac1_i_1 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \status[3]_i_3\ : label is "soft_lutpair463";
begin
  tile_config_done <= \^tile_config_done\;
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \tc_enable_reg[3]\,
      O => adc3_tile_config_done
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \tc_enable_reg[1]\,
      O => adc1_tile_config_done
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \tc_enable_reg[0]\,
      O => adc0_tile_config_done
    );
\FSM_sequential_pll_state_machine.status_sm_state[2]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => p_0_in,
      O => adc2_tile_config_done
    );
\FSM_sequential_tc_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1514"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(1),
      I2 => tc_sm_state(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      O => \FSM_sequential_tc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reset_const_i,
      I1 => Q(0),
      I2 => dac0_restart_i_reg_0,
      I3 => dac1_restart_i_reg_0,
      O => reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[5]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[7]\,
      I3 => \data_index_reg_n_0_[6]\,
      O => \FSM_sequential_tc_sm_state[2]_i_12_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555551555555555"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      I2 => \FSM_sequential_tc_sm_state_reg[0]_6\,
      I3 => tc_gnt_adc3,
      I4 => \tc_enable_reg[3]\,
      I5 => \FSM_sequential_tc_sm_state_reg[0]_7\,
      O => \FSM_sequential_tc_sm_state[2]_i_4_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \FSM_sequential_tc_sm_state[2]_i_12_n_0\,
      O => \FSM_sequential_tc_sm_state[2]_i_6_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tc_enable_reg[5]\,
      I1 => \tc_enable_reg[4]\,
      I2 => \tc_enable_reg[1]\,
      I3 => \tc_enable_reg[0]\,
      I4 => \tc_enable_reg[3]\,
      I5 => p_0_in,
      O => \FSM_sequential_tc_sm_state[2]_i_7_n_0\
    );
\FSM_sequential_tc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_142,
      D => \FSM_sequential_tc_sm_state[0]_i_1_n_0\,
      Q => tc_sm_state(0),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_142,
      D => ram_n_141,
      Q => tc_sm_state(1),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_142,
      D => ram_n_140,
      Q => tc_sm_state(2),
      R => reset_i
    );
adc0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc0_restart_i_reg_0,
      I1 => adc0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc0_restart_i_reg
    );
adc0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc0_restart_pending_reg_0,
      O => adc0_restart_pending_reg
    );
adc1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc1_restart_i_reg_0,
      I1 => adc1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc1_restart_i_reg
    );
adc1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc1_restart_pending_reg_0,
      O => adc1_restart_pending_reg
    );
adc2_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc2_restart_i_reg_0,
      I1 => adc2_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc2_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc2_restart_i_reg
    );
adc2_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc2_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc2_restart_pending_reg_0,
      O => adc2_restart_pending_reg
    );
adc3_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc3_restart_i_reg_0,
      I1 => adc3_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc3_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc3_restart_i_reg
    );
adc3_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc3_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc3_restart_pending_reg_0,
      O => adc3_restart_pending_reg
    );
dac0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac0_restart_i_reg_0,
      I1 => dac0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac0_restart_i_reg
    );
dac0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac0_restart_pending_reg_0,
      O => dac0_restart_pending_reg
    );
dac1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac1_restart_i_reg_0,
      I1 => dac1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac1_restart_i_reg
    );
dac1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac1_restart_pending_reg_0,
      O => dac1_restart_pending_reg
    );
\data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AA223352335A224"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[1]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[0]_i_4_n_0\
    );
\data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8D78F7AD78F7AF1"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[0]_i_5_n_0\
    );
\data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF1E1EF4F4E2E24F"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[0]_i_6_n_0\
    );
\data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1674E34F74E34F3D"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[0]_i_7_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \data[10]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[4]\,
      I2 => \data[10]_i_3_n_0\,
      I3 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(10)
    );
\data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000110104"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[3]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[2]\,
      O => \data[10]_i_2_n_0\
    );
\data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80810515A8A08000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[10]_i_3_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data[11]_i_2_n_0\,
      I1 => \data[11]_i_3_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[11]_i_4_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      I5 => \data[11]_i_5_n_0\,
      O => p_0_out(11)
    );
\data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800001404002"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[11]_i_2_n_0\
    );
\data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001010909101090"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[11]_i_3_n_0\
    );
\data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011008800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[11]_i_4_n_0\
    );
\data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4134D36A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[11]_i_5_n_0\
    );
\data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69B6DB6A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[12]_i_4_n_0\
    );
\data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028280001404002"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[12]_i_5_n_0\
    );
\data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020010420010410"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[12]_i_6_n_0\
    );
\data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001041080000000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[12]_i_7_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data[13]_i_2_n_0\,
      I2 => \data_index_reg_rep_n_0_[3]\,
      I3 => \data_index_reg_rep_n_0_[4]\,
      I4 => \data[13]_i_3_n_0\,
      I5 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(13)
    );
\data[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0412"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[1]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      O => \data[13]_i_2_n_0\
    );
\data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C20B2DB4A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[13]_i_3_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \data[14]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[4]\,
      I2 => \data[14]_i_3_n_0\,
      I3 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(14)
    );
\data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000000F0000"
    )
        port map (
      I0 => \data[14]_i_4_n_0\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[5]\,
      I3 => \data_index_reg_rep_n_0_[3]\,
      I4 => \data[13]_i_2_n_0\,
      I5 => \data_index_reg_rep_n_0_[2]\,
      O => \data[14]_i_2_n_0\
    );
\data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C61B6DB6A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[14]_i_3_n_0\
    );
\data[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[7]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      O => \data[14]_i_4_n_0\
    );
\data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080011008800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[15]_i_4_n_0\
    );
\data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4109091818909082"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[15]_i_5_n_0\
    );
\data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220210420210414"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[15]_i_6_n_0\
    );
\data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00018514A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[15]_i_7_n_0\
    );
\data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACC50AA00AA0C559"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[16]_i_4_n_0\
    );
\data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD9FD9FB9FBAFBA3"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[16]_i_5_n_0\
    );
\data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEE536663666E55D"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[16]_i_6_n_0\
    );
\data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"366467CDEC67CD7D"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[16]_i_7_n_0\
    );
\data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"722F6AAC6AAC2FF5"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[17]_i_4_n_0\
    );
\data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16A0A0626205052C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[17]_i_5_n_0\
    );
\data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50C5C50A0A5858A0"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[17]_i_6_n_0\
    );
\data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"455803B18BB1588A"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[17]_i_7_n_0\
    );
\data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"964763794763793C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[18]_i_4_n_0\
    );
\data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BB29AA29AA2B226"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[0]\,
      O => \data[18]_i_5_n_0\
    );
\data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2464454C64454C58"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[18]_i_6_n_0\
    );
\data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64C5CD594DCD59D9"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[0]\,
      O => \data[18]_i_7_n_0\
    );
\data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C289892828909084"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[19]_i_4_n_0\
    );
\data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9482824242212128"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[19]_i_5_n_0\
    );
\data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1484434184434138"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[19]_i_6_n_0\
    );
\data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC2412942412918"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[19]_i_7_n_0\
    );
\data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41071D75A8A08000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[1]_i_4_n_0\
    );
\data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99B9B9E9EB2B2E2"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[1]_i_5_n_0\
    );
\data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27742CC42CC4744E"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[0]\,
      O => \data[1]_i_6_n_0\
    );
\data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2474454F74454F59"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[1]_i_7_n_0\
    );
\data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D64D54C64D54C5A"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[20]_i_4_n_0\
    );
\data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"645D45DD5DD9DD9B"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[20]_i_5_n_0\
    );
\data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BBABAB2B2A6A627"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[20]_i_6_n_0\
    );
\data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32B2322626262664"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[20]_i_7_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data[21]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[5]\,
      I2 => \data[21]_i_3_n_0\,
      I3 => \data_index_reg_rep_n_0_[4]\,
      I4 => \data[21]_i_4_n_0\,
      O => p_0_out(21)
    );
\data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828A88128282880"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[21]_i_2_n_0\
    );
\data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0800000420B2DB4"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[21]_i_3_n_0\
    );
\data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC88308800BB0088"
    )
        port map (
      I0 => \data[21]_i_5_n_0\,
      I1 => \data_index_reg_rep_n_0_[5]\,
      I2 => \data[25]_i_5_n_0\,
      I3 => \data_index_reg_rep_n_0_[2]\,
      I4 => \data[21]_i_6_n_0\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[21]_i_4_n_0\
    );
\data[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28918914"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[3]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      O => \data[21]_i_5_n_0\
    );
\data[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[7]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[1]\,
      O => \data[21]_i_6_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \data[22]_i_2_n_0\,
      I1 => \data[22]_i_3_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[22]_i_4_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(22)
    );
\data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010515A8A08000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[22]_i_2_n_0\
    );
\data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800001112AA88880"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[22]_i_3_n_0\
    );
\data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4149491919989892"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[22]_i_4_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \data[24]_i_2_n_0\,
      I1 => \data[24]_i_3_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[24]_i_4_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(24)
    );
\data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFEAEAAA"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[24]_i_2_n_0\
    );
\data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888898188898191"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[24]_i_3_n_0\
    );
\data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000017F7F7FFF"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[24]_i_4_n_0\
    );
\data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8AAA8FFFFFFFF"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[3]\,
      I1 => \data[25]_i_4_n_0\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[2]\,
      I4 => \data[25]_i_5_n_0\,
      I5 => \data_index_reg_rep_n_0_[5]\,
      O => \data[25]_i_2_n_0\
    );
\data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0B0F0F0FFF0F0"
    )
        port map (
      I0 => \data[25]_i_6_n_0\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[5]\,
      I3 => \data_index_reg_rep_n_0_[3]\,
      I4 => \data[26]_i_3_n_0\,
      I5 => \data_index_reg_rep_n_0_[2]\,
      O => \data[25]_i_3_n_0\
    );
\data[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[6]\,
      I1 => \data_index_reg_rep_n_0_[7]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      O => \data[25]_i_4_n_0\
    );
\data[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[7]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[1]\,
      O => \data[25]_i_5_n_0\
    );
\data[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[6]\,
      I1 => \data_index_reg_rep_n_0_[7]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      O => \data[25]_i_6_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000000030FFFF"
    )
        port map (
      I0 => \data[26]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data[26]_i_3_n_0\,
      I3 => \data_index_reg_rep_n_0_[2]\,
      I4 => \data_index_reg_rep_n_0_[4]\,
      I5 => \data_index_reg_rep_n_0_[5]\,
      O => p_0_out(26)
    );
\data[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EA8"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[1]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      O => \data[26]_i_2_n_0\
    );
\data[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0517"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[1]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      O => \data[26]_i_3_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data[27]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[5]\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      O => p_0_out(27)
    );
\data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25FFFFFFE8000000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[1]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[3]\,
      I4 => \data_index_reg_rep_n_0_[2]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[27]_i_2_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data[28]_i_2_n_0\,
      I1 => \data_index_reg_rep_n_0_[4]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      O => p_0_out(28)
    );
\data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF80000000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[1]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[3]\,
      I3 => \data_index_reg_rep_n_0_[2]\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[28]_i_2_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[5]\,
      I1 => \data[29]_i_2_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      O => p_0_out(29)
    );
\data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[3]\,
      I1 => \data_index_reg_rep_n_0_[0]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[2]\,
      O => \data[29]_i_2_n_0\
    );
\data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A24A94424A94494"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[2]_i_4_n_0\
    );
\data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808000543E3EBC"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[1]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[2]_i_5_n_0\
    );
\data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2884444444444009"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[2]_i_6_n_0\
    );
\data[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0466416DE6416D19"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[2]_i_7_n_0\
    );
\data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68688D8C688D8CD0"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[3]_i_4_n_0\
    );
\data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBAF3A6BAF3A63E"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[3]_i_5_n_0\
    );
\data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4654C5C654C5CC9"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[3]_i_6_n_0\
    );
\data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C77477D77D97D9F"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[3]_i_7_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data[4]_i_2_n_0\,
      I1 => \data[4]_i_3_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[7]_i_4_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      I5 => \data[4]_i_4_n_0\,
      O => p_0_out(4)
    );
\data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06406109C061091C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[4]_i_2_n_0\
    );
\data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8004466046600009"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[4]_i_3_n_0\
    );
\data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79229F24229F24F2"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[4]_i_4_n_0\
    );
\data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"600AA11808800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[7]\,
      I2 => \data_index_reg_rep_n_0_[6]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[5]_i_4_n_0\
    );
\data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94C24329C2432938"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[5]_i_5_n_0\
    );
\data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9442866086604229"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[7]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[0]\,
      O => \data[5]_i_6_n_0\
    );
\data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064261294261291C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[5]_i_7_n_0\
    );
\data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8021210000141400"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[6]_i_4_n_0\
    );
\data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1CBCB1B1BB8B8B2"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[6]_i_5_n_0\
    );
\data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"862661642661641C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[6]_i_6_n_0\
    );
\data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2660650D60650D5C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[6]_i_7_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data[7]_i_2_n_0\,
      I1 => \data[7]_i_3_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[7]_i_4_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      I5 => \data[7]_i_5_n_0\,
      O => p_0_out(7)
    );
\data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E4061094061091C"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[7]_i_2_n_0\
    );
\data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8406416006416118"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[7]_i_3_n_0\
    );
\data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90C20328C2032830"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[7]_i_4_n_0\
    );
\data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A031B10404161640"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[7]_i_5_n_0\
    );
\data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA22200620066444"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[0]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[1]\,
      O => \data[8]_i_4_n_0\
    );
\data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040010840010810"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[8]_i_5_n_0\
    );
\data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000002092490"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[8]_i_6_n_0\
    );
\data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000800128000080"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[1]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[6]\,
      I4 => \data_index_reg_rep_n_0_[0]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[8]_i_7_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data[11]_i_4_n_0\,
      I1 => \data[9]_i_2_n_0\,
      I2 => \data_index_reg_rep_n_0_[4]\,
      I3 => \data[9]_i_3_n_0\,
      I4 => \data_index_reg_rep_n_0_[5]\,
      I5 => \data[9]_i_4_n_0\,
      O => p_0_out(9)
    );
\data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200210100210114"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[7]\,
      I5 => \data_index_reg_rep_n_0_[6]\,
      O => \data[9]_i_2_n_0\
    );
\data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001010808101080"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[3]\,
      I2 => \data_index_reg_rep_n_0_[1]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[6]\,
      I5 => \data_index_reg_rep_n_0_[7]\,
      O => \data[9]_i_3_n_0\
    );
\data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0830D34A0800000"
    )
        port map (
      I0 => \data_index_reg_rep_n_0_[2]\,
      I1 => \data_index_reg_rep_n_0_[6]\,
      I2 => \data_index_reg_rep_n_0_[7]\,
      I3 => \data_index_reg_rep_n_0_[0]\,
      I4 => \data_index_reg_rep_n_0_[1]\,
      I5 => \data_index_reg_rep_n_0_[3]\,
      O => \data[9]_i_4_n_0\
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      O => data_index(0)
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => data_index(2)
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => tc_sm_state(0),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tc_sm_state(2),
      I1 => tc_sm_state(1),
      O => \data_index[3]_i_2_n_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[4]_i_2_n_0\,
      I4 => \data_index_reg_n_0_[4]\,
      O => data_index(4)
    );
\data_index[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_index[4]_i_2_n_0\
    );
\data_index[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[5]_i_2_n_0\,
      I4 => \data_index_reg_n_0_[5]\,
      O => data_index(5)
    );
\data_index[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[3]\,
      O => \data_index[5]_i_2_n_0\
    );
\data_index[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[7]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[6]\,
      O => data_index(6)
    );
\data_index[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[7]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[6]\,
      I5 => \data_index_reg_n_0_[7]\,
      O => data_index(7)
    );
\data_index[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[5]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data_index[7]_i_3_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(0),
      Q => \data_index_reg_n_0_[0]\,
      R => reset_i
    );
\data_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(1),
      Q => \data_index_reg_n_0_[1]\,
      R => reset_i
    );
\data_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(2),
      Q => \data_index_reg_n_0_[2]\,
      R => reset_i
    );
\data_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(3),
      Q => \data_index_reg_n_0_[3]\,
      R => reset_i
    );
\data_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(4),
      Q => \data_index_reg_n_0_[4]\,
      R => reset_i
    );
\data_index_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(5),
      Q => \data_index_reg_n_0_[5]\,
      R => reset_i
    );
\data_index_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(6),
      Q => \data_index_reg_n_0_[6]\,
      R => reset_i
    );
\data_index_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(7),
      Q => \data_index_reg_n_0_[7]\,
      R => reset_i
    );
\data_index_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(0),
      Q => \data_index_reg_rep_n_0_[0]\,
      R => reset_i
    );
\data_index_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(1),
      Q => \data_index_reg_rep_n_0_[1]\,
      R => reset_i
    );
\data_index_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(2),
      Q => \data_index_reg_rep_n_0_[2]\,
      R => reset_i
    );
\data_index_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(3),
      Q => \data_index_reg_rep_n_0_[3]\,
      R => reset_i
    );
\data_index_reg_rep[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(4),
      Q => \data_index_reg_rep_n_0_[4]\,
      R => reset_i
    );
\data_index_reg_rep[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(5),
      Q => \data_index_reg_rep_n_0_[5]\,
      R => reset_i
    );
\data_index_reg_rep[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(6),
      Q => \data_index_reg_rep_n_0_[6]\,
      R => reset_i
    );
\data_index_reg_rep[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_136,
      D => data_index(7),
      Q => \data_index_reg_rep_n_0_[7]\,
      R => reset_i
    );
\data_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[0]_i_2_n_0\,
      I1 => \data_reg[0]_i_3_n_0\,
      O => p_0_out(0),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[0]_i_4_n_0\,
      I1 => \data[0]_i_5_n_0\,
      O => \data_reg[0]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[0]_i_6_n_0\,
      I1 => \data[0]_i_7_n_0\,
      O => \data_reg[0]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[12]_i_2_n_0\,
      I1 => \data_reg[12]_i_3_n_0\,
      O => p_0_out(12),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[12]_i_4_n_0\,
      I1 => \data[12]_i_5_n_0\,
      O => \data_reg[12]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[12]_i_6_n_0\,
      I1 => \data[12]_i_7_n_0\,
      O => \data_reg[12]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[15]_i_2_n_0\,
      I1 => \data_reg[15]_i_3_n_0\,
      O => p_0_out(15),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[15]_i_4_n_0\,
      I1 => \data[15]_i_5_n_0\,
      O => \data_reg[15]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[15]_i_6_n_0\,
      I1 => \data[15]_i_7_n_0\,
      O => \data_reg[15]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[16]_i_2_n_0\,
      I1 => \data_reg[16]_i_3_n_0\,
      O => p_0_out(16),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[16]_i_4_n_0\,
      I1 => \data[16]_i_5_n_0\,
      O => \data_reg[16]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[16]_i_6_n_0\,
      I1 => \data[16]_i_7_n_0\,
      O => \data_reg[16]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[17]_i_2_n_0\,
      I1 => \data_reg[17]_i_3_n_0\,
      O => p_0_out(17),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[17]_i_4_n_0\,
      I1 => \data[17]_i_5_n_0\,
      O => \data_reg[17]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[17]_i_6_n_0\,
      I1 => \data[17]_i_7_n_0\,
      O => \data_reg[17]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[18]_i_2_n_0\,
      I1 => \data_reg[18]_i_3_n_0\,
      O => p_0_out(18),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[18]_i_4_n_0\,
      I1 => \data[18]_i_5_n_0\,
      O => \data_reg[18]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[18]_i_6_n_0\,
      I1 => \data[18]_i_7_n_0\,
      O => \data_reg[18]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[19]_i_2_n_0\,
      I1 => \data_reg[19]_i_3_n_0\,
      O => p_0_out(19),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[19]_i_4_n_0\,
      I1 => \data[19]_i_5_n_0\,
      O => \data_reg[19]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[19]_i_6_n_0\,
      I1 => \data[19]_i_7_n_0\,
      O => \data_reg[19]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[1]_i_2_n_0\,
      I1 => \data_reg[1]_i_3_n_0\,
      O => p_0_out(1),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[1]_i_4_n_0\,
      I1 => \data[1]_i_5_n_0\,
      O => \data_reg[1]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[1]_i_6_n_0\,
      I1 => \data[1]_i_7_n_0\,
      O => \data_reg[1]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[20]_i_2_n_0\,
      I1 => \data_reg[20]_i_3_n_0\,
      O => p_0_out(20),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[20]_i_4_n_0\,
      I1 => \data[20]_i_5_n_0\,
      O => \data_reg[20]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[20]_i_6_n_0\,
      I1 => \data[20]_i_7_n_0\,
      O => \data_reg[20]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[25]_i_2_n_0\,
      I1 => \data[25]_i_3_n_0\,
      O => p_0_out(25),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[2]_i_2_n_0\,
      I1 => \data_reg[2]_i_3_n_0\,
      O => p_0_out(2),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[2]_i_4_n_0\,
      I1 => \data[2]_i_5_n_0\,
      O => \data_reg[2]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[2]_i_6_n_0\,
      I1 => \data[2]_i_7_n_0\,
      O => \data_reg[2]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[3]_i_2_n_0\,
      I1 => \data_reg[3]_i_3_n_0\,
      O => p_0_out(3),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[3]_i_4_n_0\,
      I1 => \data[3]_i_5_n_0\,
      O => \data_reg[3]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[3]_i_6_n_0\,
      I1 => \data[3]_i_7_n_0\,
      O => \data_reg[3]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[5]_i_2_n_0\,
      I1 => \data_reg[5]_i_3_n_0\,
      O => p_0_out(5),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[5]_i_4_n_0\,
      I1 => \data[5]_i_5_n_0\,
      O => \data_reg[5]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[5]_i_6_n_0\,
      I1 => \data[5]_i_7_n_0\,
      O => \data_reg[5]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[6]_i_2_n_0\,
      I1 => \data_reg[6]_i_3_n_0\,
      O => p_0_out(6),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[6]_i_4_n_0\,
      I1 => \data[6]_i_5_n_0\,
      O => \data_reg[6]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[6]_i_6_n_0\,
      I1 => \data[6]_i_7_n_0\,
      O => \data_reg[6]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_reg[8]_i_2_n_0\,
      I1 => \data_reg[8]_i_3_n_0\,
      O => p_0_out(8),
      S => \data_index_reg_rep_n_0_[4]\
    );
\data_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[8]_i_4_n_0\,
      I1 => \data[8]_i_5_n_0\,
      O => \data_reg[8]_i_2_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
\data_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data[8]_i_6_n_0\,
      I1 => \data[8]_i_7_n_0\,
      O => \data_reg[8]_i_3_n_0\,
      S => \data_index_reg_rep_n_0_[5]\
    );
drp_den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A38"
    )
        port map (
      I0 => drp_wen,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => reset_i,
      O => drp_den_i_1_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_den_i_1_n_0,
      Q => drp_wen,
      R => '0'
    );
drp_req_adc0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => drp_req_adc0_i_1_n_0
    );
drp_req_adc0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[0]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc0_i_2_n_0
    );
drp_req_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc0_i_2_n_0,
      Q => drp_req_adc0,
      R => reset_i
    );
\drp_req_adc1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[1]\,
      I1 => tc_sm_state(2),
      O => \drp_req_adc1_i_1__0_n_0\
    );
drp_req_adc1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => \drp_req_adc1_i_1__0_n_0\,
      Q => drp_req_adc1,
      R => reset_i
    );
drp_req_adc2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => tc_sm_state(2),
      O => drp_req_adc2_i_1_n_0
    );
drp_req_adc2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc2_i_1_n_0,
      Q => drp_req_adc2,
      R => reset_i
    );
drp_req_adc3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[3]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc3_i_1_n_0
    );
drp_req_adc3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc3_i_1_n_0,
      Q => drp_req_adc3,
      R => reset_i
    );
drp_req_dac0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[4]\,
      I1 => tc_sm_state(2),
      O => drp_req_dac0_i_1_n_0
    );
drp_req_dac0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac0_i_1_n_0,
      Q => tc_req_dac0,
      R => reset_i
    );
drp_req_dac1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[5]\,
      I1 => tc_sm_state(2),
      O => drp_req_dac1_i_1_n_0
    );
drp_req_dac1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac1_i_1_n_0,
      Q => tc_req_dac1,
      R => reset_i
    );
ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_device_rom
     port map (
      D(1) => ram_n_140,
      D(0) => ram_n_141,
      E(0) => ram_n_136,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_sequential_tc_sm_state[2]_i_8_0\ => \tc_enable_reg[3]\,
      \FSM_sequential_tc_sm_state[2]_i_8_1\ => \tc_enable_reg[1]\,
      \FSM_sequential_tc_sm_state[2]_i_8_2\ => \tc_enable_reg[0]\,
      \FSM_sequential_tc_sm_state_reg[0]\(0) => ram_n_142,
      \FSM_sequential_tc_sm_state_reg[0]_0\ => \FSM_sequential_tc_sm_state[2]_i_4_n_0\,
      \FSM_sequential_tc_sm_state_reg[1]\ => \tc_enable_reg[5]\,
      \FSM_sequential_tc_sm_state_reg[1]_0\ => \tc_enable_reg[4]\,
      \FSM_sequential_tc_sm_state_reg[2]\ => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      Q(2 downto 0) => tc_sm_state(2 downto 0),
      \adc0_daddr_mon[0]_INST_0\(0) => \adc0_daddr_mon[0]_INST_0\(0),
      \adc0_daddr_mon[10]_INST_0\(9 downto 0) => \adc0_daddr_mon[10]_INST_0\(9 downto 0),
      \adc0_di_mon[14]_INST_0\(14 downto 0) => \adc0_di_mon[14]_INST_0\(14 downto 0),
      \adc0_drpaddr_reg[0]\ => \adc0_drpaddr_reg[0]\,
      \adc0_drpaddr_reg[10]\ => \adc0_drpaddr_reg[10]\,
      \adc0_drpaddr_reg[1]\ => \adc0_drpaddr_reg[1]\,
      \adc0_drpaddr_reg[2]\ => \adc0_drpaddr_reg[2]\,
      \adc0_drpaddr_reg[3]\ => \adc0_drpaddr_reg[3]\,
      \adc0_drpaddr_reg[4]\ => \adc0_drpaddr_reg[4]\,
      \adc0_drpaddr_reg[5]\ => \adc0_drpaddr_reg[5]\,
      \adc0_drpaddr_reg[6]\ => \adc0_drpaddr_reg[6]\,
      \adc0_drpaddr_reg[8]\ => \adc0_drpaddr_reg[8]\,
      \adc0_drpaddr_reg[9]\ => \adc0_drpaddr_reg[9]\,
      \adc0_drpdi_reg[0]\ => \adc0_drpdi_reg[0]\,
      \adc0_drpdi_reg[10]\ => \adc0_drpdi_reg[10]\,
      \adc0_drpdi_reg[11]\ => \adc0_drpdi_reg[11]\,
      \adc0_drpdi_reg[12]\ => \adc0_drpdi_reg[12]\,
      \adc0_drpdi_reg[13]\ => \adc0_drpdi_reg[13]\,
      \adc0_drpdi_reg[15]\ => \adc0_drpdi_reg[15]\,
      \adc0_drpdi_reg[15]_0\ => \adc0_drpdi_reg[15]_0\,
      \adc0_drpdi_reg[1]\ => \adc0_drpdi_reg[1]\,
      \adc0_drpdi_reg[2]\ => \adc0_drpdi_reg[2]\,
      \adc0_drpdi_reg[3]\ => \adc0_drpdi_reg[3]\,
      \adc0_drpdi_reg[4]\ => \adc0_drpdi_reg[4]\,
      \adc0_drpdi_reg[5]\ => \adc0_drpdi_reg[5]\,
      \adc0_drpdi_reg[6]\ => \adc0_drpdi_reg[6]\,
      \adc0_drpdi_reg[7]\ => \adc0_drpdi_reg[7]\,
      \adc0_drpdi_reg[8]\ => \adc0_drpdi_reg[8]\,
      \adc0_drpdi_reg[9]\ => \adc0_drpdi_reg[9]\,
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      \adc1_daddr_mon[10]_INST_0\(9 downto 0) => \adc1_daddr_mon[10]_INST_0\(9 downto 0),
      \adc1_daddr_mon[10]_INST_0_0\(1 downto 0) => \adc1_daddr_mon[10]_INST_0_0\(1 downto 0),
      \adc1_daddr_mon[10]_INST_0_1\(8 downto 0) => \adc1_daddr_mon[10]_INST_0_1\(8 downto 0),
      \adc1_di_mon[14]_INST_0\(14 downto 0) => \adc1_di_mon[14]_INST_0\(14 downto 0),
      \adc1_drpaddr_reg[0]\ => \adc1_drpaddr_reg[0]\,
      \adc1_drpaddr_reg[10]\ => \adc1_drpaddr_reg[10]\,
      \adc1_drpaddr_reg[1]\ => \adc1_drpaddr_reg[1]\,
      \adc1_drpaddr_reg[2]\ => \adc1_drpaddr_reg[2]\,
      \adc1_drpaddr_reg[3]\ => \adc1_drpaddr_reg[3]\,
      \adc1_drpaddr_reg[4]\ => \adc1_drpaddr_reg[4]\,
      \adc1_drpaddr_reg[5]\ => \adc1_drpaddr_reg[5]\,
      \adc1_drpaddr_reg[6]\ => \adc1_drpaddr_reg[6]\,
      \adc1_drpaddr_reg[8]\ => \adc1_drpaddr_reg[8]\,
      \adc1_drpaddr_reg[9]\ => \adc1_drpaddr_reg[9]\,
      \adc1_drpdi_reg[0]\ => \adc1_drpdi_reg[0]\,
      \adc1_drpdi_reg[10]\ => \adc1_drpdi_reg[10]\,
      \adc1_drpdi_reg[11]\ => \adc1_drpdi_reg[11]\,
      \adc1_drpdi_reg[12]\ => \adc1_drpdi_reg[12]\,
      \adc1_drpdi_reg[13]\ => \adc1_drpdi_reg[13]\,
      \adc1_drpdi_reg[15]\ => \adc1_drpdi_reg[15]\,
      \adc1_drpdi_reg[15]_0\ => \adc1_drpdi_reg[15]_0\,
      \adc1_drpdi_reg[1]\ => \adc1_drpdi_reg[1]\,
      \adc1_drpdi_reg[2]\ => \adc1_drpdi_reg[2]\,
      \adc1_drpdi_reg[3]\ => \adc1_drpdi_reg[3]\,
      \adc1_drpdi_reg[4]\ => \adc1_drpdi_reg[4]\,
      \adc1_drpdi_reg[5]\ => \adc1_drpdi_reg[5]\,
      \adc1_drpdi_reg[6]\ => \adc1_drpdi_reg[6]\,
      \adc1_drpdi_reg[7]\ => \adc1_drpdi_reg[7]\,
      \adc1_drpdi_reg[8]\ => \adc1_drpdi_reg[8]\,
      \adc1_drpdi_reg[9]\ => \adc1_drpdi_reg[9]\,
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      \adc2_daddr_mon[0]_INST_0\(0) => \adc2_daddr_mon[0]_INST_0\(0),
      \adc2_daddr_mon[10]_INST_0\(9 downto 0) => \adc2_daddr_mon[10]_INST_0\(9 downto 0),
      \adc2_di_mon[14]_INST_0\(14 downto 0) => \adc2_di_mon[14]_INST_0\(14 downto 0),
      \adc2_drpaddr_reg[0]\ => \adc2_drpaddr_reg[0]\,
      \adc2_drpaddr_reg[10]\ => \adc2_drpaddr_reg[10]\,
      \adc2_drpaddr_reg[1]\ => \adc2_drpaddr_reg[1]\,
      \adc2_drpaddr_reg[2]\ => \adc2_drpaddr_reg[2]\,
      \adc2_drpaddr_reg[3]\ => \adc2_drpaddr_reg[3]\,
      \adc2_drpaddr_reg[4]\ => \adc2_drpaddr_reg[4]\,
      \adc2_drpaddr_reg[5]\ => \adc2_drpaddr_reg[5]\,
      \adc2_drpaddr_reg[6]\ => \adc2_drpaddr_reg[6]\,
      \adc2_drpaddr_reg[8]\ => \adc2_drpaddr_reg[8]\,
      \adc2_drpaddr_reg[9]\ => \adc2_drpaddr_reg[9]\,
      \adc2_drpdi_reg[0]\ => \adc2_drpdi_reg[0]\,
      \adc2_drpdi_reg[10]\ => \adc2_drpdi_reg[10]\,
      \adc2_drpdi_reg[11]\ => \adc2_drpdi_reg[11]\,
      \adc2_drpdi_reg[12]\ => \adc2_drpdi_reg[12]\,
      \adc2_drpdi_reg[13]\ => \adc2_drpdi_reg[13]\,
      \adc2_drpdi_reg[15]\ => \adc2_drpdi_reg[15]\,
      \adc2_drpdi_reg[15]_0\ => \adc2_drpdi_reg[15]_0\,
      \adc2_drpdi_reg[1]\ => \adc2_drpdi_reg[1]\,
      \adc2_drpdi_reg[2]\ => \adc2_drpdi_reg[2]\,
      \adc2_drpdi_reg[3]\ => \adc2_drpdi_reg[3]\,
      \adc2_drpdi_reg[4]\ => \adc2_drpdi_reg[4]\,
      \adc2_drpdi_reg[5]\ => \adc2_drpdi_reg[5]\,
      \adc2_drpdi_reg[6]\ => \adc2_drpdi_reg[6]\,
      \adc2_drpdi_reg[7]\ => \adc2_drpdi_reg[7]\,
      \adc2_drpdi_reg[8]\ => \adc2_drpdi_reg[8]\,
      \adc2_drpdi_reg[9]\ => \adc2_drpdi_reg[9]\,
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      \adc3_daddr_mon[0]_INST_0\(0) => \adc3_daddr_mon[0]_INST_0\(0),
      \adc3_daddr_mon[10]_INST_0\(9 downto 0) => \adc3_daddr_mon[10]_INST_0\(9 downto 0),
      \adc3_di_mon[14]_INST_0\(14 downto 0) => \adc3_di_mon[14]_INST_0\(14 downto 0),
      \adc3_drpaddr_reg[0]\ => \adc3_drpaddr_reg[0]\,
      \adc3_drpaddr_reg[10]\ => \adc3_drpaddr_reg[10]\,
      \adc3_drpaddr_reg[1]\ => \adc3_drpaddr_reg[1]\,
      \adc3_drpaddr_reg[2]\ => \adc3_drpaddr_reg[2]\,
      \adc3_drpaddr_reg[3]\ => \adc3_drpaddr_reg[3]\,
      \adc3_drpaddr_reg[4]\ => \adc3_drpaddr_reg[4]\,
      \adc3_drpaddr_reg[5]\ => \adc3_drpaddr_reg[5]\,
      \adc3_drpaddr_reg[6]\ => \adc3_drpaddr_reg[6]\,
      \adc3_drpaddr_reg[8]\ => \adc3_drpaddr_reg[8]\,
      \adc3_drpaddr_reg[9]\ => \adc3_drpaddr_reg[9]\,
      \adc3_drpdi_reg[0]\ => \adc3_drpdi_reg[0]\,
      \adc3_drpdi_reg[10]\ => \adc3_drpdi_reg[10]\,
      \adc3_drpdi_reg[11]\ => \adc3_drpdi_reg[11]\,
      \adc3_drpdi_reg[12]\ => \adc3_drpdi_reg[12]\,
      \adc3_drpdi_reg[13]\ => \adc3_drpdi_reg[13]\,
      \adc3_drpdi_reg[15]\ => \adc3_drpdi_reg[15]\,
      \adc3_drpdi_reg[15]_0\ => \adc3_drpdi_reg[15]_0\,
      \adc3_drpdi_reg[1]\ => \adc3_drpdi_reg[1]\,
      \adc3_drpdi_reg[2]\ => \adc3_drpdi_reg[2]\,
      \adc3_drpdi_reg[3]\ => \adc3_drpdi_reg[3]\,
      \adc3_drpdi_reg[4]\ => \adc3_drpdi_reg[4]\,
      \adc3_drpdi_reg[5]\ => \adc3_drpdi_reg[5]\,
      \adc3_drpdi_reg[6]\ => \adc3_drpdi_reg[6]\,
      \adc3_drpdi_reg[7]\ => \adc3_drpdi_reg[7]\,
      \adc3_drpdi_reg[8]\ => \adc3_drpdi_reg[8]\,
      \adc3_drpdi_reg[9]\ => \adc3_drpdi_reg[9]\,
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      dac0_daddr_mon(3 downto 0) => dac0_daddr_mon(3 downto 0),
      dac0_den_mon_INST_0(0) => dac0_den_mon_INST_0(0),
      dac0_den_mon_INST_0_0 => dac0_den_mon_INST_0_0,
      dac0_den_mon_INST_0_1(0) => dac0_den_mon_INST_0_1(0),
      dac0_drpaddr_tc(5 downto 0) => dac0_drpaddr_tc(5 downto 0),
      dac0_drpen_tc => dac0_drpen_tc,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac1_daddr_mon(3 downto 0) => dac1_daddr_mon(3 downto 0),
      dac1_den_mon_INST_0(0) => dac1_den_mon_INST_0(0),
      dac1_den_mon_INST_0_0 => dac1_den_mon_INST_0_0,
      dac1_den_mon_INST_0_1(0) => dac1_den_mon_INST_0_1(0),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      \data_index_reg_rep[0]\ => \FSM_sequential_tc_sm_state[2]_i_6_n_0\,
      \data_reg[27]_0\ => \data_reg[27]\,
      \data_reg[27]_1\ => \data_reg[27]_0\,
      \data_reg[27]_2\ => \data_reg[27]_1\,
      \data_reg[27]_3\ => \data_reg[27]_2\,
      \data_reg[27]_4\ => \data_reg[27]_3\,
      \data_reg[27]_5\ => \data_reg[27]_4\,
      \data_reg[28]_0\ => \data_reg[28]\,
      \data_reg[28]_1\ => \data_reg[28]_0\,
      \data_reg[28]_10\ => \data_reg[28]_9\,
      \data_reg[28]_11\ => \data_reg[28]_10\,
      \data_reg[28]_12\ => \data_reg[28]_11\,
      \data_reg[28]_13\ => \data_reg[28]_12\,
      \data_reg[28]_14\ => \data_reg[28]_13\,
      \data_reg[28]_15\ => \data_reg[28]_14\,
      \data_reg[28]_2\ => \data_reg[28]_1\,
      \data_reg[28]_3\ => \data_reg[28]_2\,
      \data_reg[28]_4\ => \data_reg[28]_3\,
      \data_reg[28]_5\ => \data_reg[28]_4\,
      \data_reg[28]_6\ => \data_reg[28]_5\,
      \data_reg[28]_7\ => \data_reg[28]_6\,
      \data_reg[28]_8\ => \data_reg[28]_7\,
      \data_reg[28]_9\ => \data_reg[28]_8\,
      \data_reg[29]_0\ => \data_reg[29]\,
      \data_reg[29]_1\(28 downto 23) => p_0_out(29 downto 24),
      \data_reg[29]_1\(22 downto 0) => p_0_out(22 downto 0),
      drp_wen => drp_wen,
      p_0_in => p_0_in,
      \rdata_reg[15]\ => \rdata_reg[15]\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_0\,
      \rdata_reg[15]_1\ => \rdata_reg[15]_1\,
      \rdata_reg[15]_2\ => \rdata_reg[15]_2\,
      s_axi_aclk => s_axi_aclk
    );
\status[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => \^tile_config_done\
    );
\tc_enable[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg026_out,
      I1 => adc0_reset_i,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[0]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_0\
    );
\tc_enable[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg023_out,
      I1 => p_3_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[1]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_1\
    );
\tc_enable[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg020_out,
      I1 => p_4_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => p_0_in,
      O => \FSM_sequential_tc_sm_state_reg[0]_2\
    );
\tc_enable[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg017_out,
      I1 => p_5_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[3]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_3\
    );
\tc_enable[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg014_out,
      I1 => p_7_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[4]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_4\
    );
\tc_enable[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg0,
      I1 => p_8_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[5]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_axi_lite_ipif is
  port (
    axi_timeout : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    bank10_write : out STD_LOGIC;
    bank2_write : out STD_LOGIC;
    bank4_write : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC;
    access_type : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank2_read : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    access_type_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank16_read : out STD_LOGIC;
    access_type_1 : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]\ : out STD_LOGIC;
    access_type_2 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank12_read : out STD_LOGIC;
    access_type_3 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    bank10_read : out STD_LOGIC;
    bank16_write : out STD_LOGIC;
    bank12_write : out STD_LOGIC;
    bank14_write : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    dac0_drp_we : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    access_type_4 : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \bus2ip_addr_reg_reg[17]_0\ : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    \DATA_PHASE_WDT.data_timeout_reg\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[17]_1\ : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc0_master_irq0 : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    adc1_master_irq0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_master_irq0 : in STD_LOGIC;
    adc3_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[13]_i_42\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41\ : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \IP2Bus_Data[30]_i_15\ : in STD_LOGIC;
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27\ : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_0\ : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC;
    \IP2Bus_Data[2]_i_18\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_1\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_2\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_41_4\ : in STD_LOGIC;
    dac1_master_irq0 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_25\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wready_reg_reg : in STD_LOGIC;
    \FSM_sequential_fsm_cs[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icount_out_reg[11]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \icount_out[11]_i_8\ : in STD_LOGIC;
    adc2_drp_rdy : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_timeout_r : in STD_LOGIC;
    \s_axi_rdata_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc30_disable_cal_freeze_input_reg : in STD_LOGIC;
    adc32_disable_cal_freeze_input_reg : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    adc32_disable_cal_freeze_input : in STD_LOGIC;
    adc3_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_40\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_disable_cal_freeze_input : in STD_LOGIC;
    adc2_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_14\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc12_disable_cal_freeze_input : in STD_LOGIC;
    adc1_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC;
    adc02_disable_cal_freeze_input : in STD_LOGIC;
    adc0_bg_cal_off : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_50_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_21\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_21_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC;
    adc3_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6\ : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_21\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc2_powerup_state_irq : in STD_LOGIC;
    adc1_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_cmn_irq_en : in STD_LOGIC;
    adc1_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_54\ : in STD_LOGIC;
    dac1_done : in STD_LOGIC;
    dac1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_24\ : in STD_LOGIC;
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[1]_i_19\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_4\ : in STD_LOGIC;
    adc3_powerup_state_irq : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_3_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_12\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_16\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41\ : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_2\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2_0\ : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_23\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_25\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24_0\ : in STD_LOGIC;
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[1]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_3 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_35_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_19\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_12\ : in STD_LOGIC;
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_21_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_21_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc30_disable_cal_freeze_input : in STD_LOGIC;
    adc20_disable_cal_freeze_input : in STD_LOGIC;
    adc10_disable_cal_freeze_input : in STD_LOGIC;
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_49\ : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_17\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_8_1\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_14_0\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_47\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_39\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_39_2\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_35\ : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_41_0\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_13_1\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_10\ : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[3]_i_14\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_50_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_21_3\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_52\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17_0\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_21_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dac1_fifo_disable_reg[0]\ : in STD_LOGIC;
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_39_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data_reg[13]\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_35_2\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_5 : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_1\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_2\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_18_0\ : in STD_LOGIC;
    \IP2Bus_Data[29]_i_8_3\ : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[5]_i_15\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_36\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_axi_lite_ipif is
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_slave_attachment
     port map (
      D(0) => D(0),
      \DATA_PHASE_WDT.data_timeout_reg_0\ => axi_timeout,
      \DATA_PHASE_WDT.data_timeout_reg_1\ => \DATA_PHASE_WDT.data_timeout_reg\,
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state_reg[0]_1\,
      \FSM_onehot_state_reg[4]\(0) => \FSM_onehot_state_reg[4]\(0),
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_0\(0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\(2 downto 0) => \FSM_onehot_state_reg[4]_3\(2 downto 0),
      \FSM_onehot_state_reg[4]_4\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_onehot_state_reg[4]_5\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_6\(2 downto 0) => \FSM_onehot_state_reg[4]_6\(2 downto 0),
      \FSM_onehot_state_reg[4]_7\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_8\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_sequential_fsm_cs[1]_i_2\(2 downto 0) => \FSM_sequential_fsm_cs[1]_i_2\(2 downto 0),
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_1\(2 downto 0) => \FSM_sequential_fsm_cs_reg[1]_1\(2 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => bank2_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => bank16_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => bank10_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(5),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(2),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_7\(0) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(3),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ => bank10_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => bank2_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ => bank16_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ => bank12_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_24\ => \IP2Bus_Data[0]_i_24\,
      \IP2Bus_Data[0]_i_24_0\ => \IP2Bus_Data[0]_i_24_0\,
      \IP2Bus_Data[0]_i_25\ => \IP2Bus_Data[0]_i_25\,
      \IP2Bus_Data[0]_i_27\ => \IP2Bus_Data[0]_i_27\,
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2_0\,
      \IP2Bus_Data[0]_i_3\ => \IP2Bus_Data[0]_i_3\,
      \IP2Bus_Data[0]_i_36\ => \IP2Bus_Data[0]_i_36\,
      \IP2Bus_Data[0]_i_3_0\ => \IP2Bus_Data[0]_i_3_0\,
      \IP2Bus_Data[0]_i_4\ => \IP2Bus_Data[0]_i_4\,
      \IP2Bus_Data[0]_i_4_0\ => \IP2Bus_Data[0]_i_4_0\,
      \IP2Bus_Data[0]_i_54\ => \IP2Bus_Data[0]_i_54\,
      \IP2Bus_Data[0]_i_6\ => \IP2Bus_Data[0]_i_6\,
      \IP2Bus_Data[0]_i_6_0\ => \IP2Bus_Data[0]_i_6_0\,
      \IP2Bus_Data[11]_i_5\(3 downto 0) => \IP2Bus_Data[11]_i_5\(3 downto 0),
      \IP2Bus_Data[11]_i_6\(3 downto 0) => \IP2Bus_Data[11]_i_6\(3 downto 0),
      \IP2Bus_Data[13]_i_12\ => \IP2Bus_Data[13]_i_12\,
      \IP2Bus_Data[13]_i_25\ => \IP2Bus_Data[13]_i_25\,
      \IP2Bus_Data[13]_i_42\ => \IP2Bus_Data[13]_i_42\,
      \IP2Bus_Data[14]_i_10\ => \IP2Bus_Data[14]_i_10\,
      \IP2Bus_Data[14]_i_19\ => \IP2Bus_Data[14]_i_19\,
      \IP2Bus_Data[14]_i_39\ => \IP2Bus_Data[14]_i_39\,
      \IP2Bus_Data[14]_i_5\ => \IP2Bus_Data[14]_i_5\,
      \IP2Bus_Data[14]_i_52\ => \IP2Bus_Data[14]_i_52\,
      \IP2Bus_Data[15]_i_10\(15 downto 0) => \IP2Bus_Data[15]_i_10\(15 downto 0),
      \IP2Bus_Data[15]_i_10_0\(3 downto 0) => \IP2Bus_Data[15]_i_10_0\(3 downto 0),
      \IP2Bus_Data[15]_i_11\(15 downto 0) => \IP2Bus_Data[15]_i_11\(15 downto 0),
      \IP2Bus_Data[15]_i_12\(15 downto 0) => \IP2Bus_Data[15]_i_12\(15 downto 0),
      \IP2Bus_Data[15]_i_13\(3 downto 0) => \IP2Bus_Data[15]_i_13\(3 downto 0),
      \IP2Bus_Data[15]_i_13_0\(3 downto 0) => \IP2Bus_Data[15]_i_13_0\(3 downto 0),
      \IP2Bus_Data[15]_i_13_1\ => \IP2Bus_Data[15]_i_13_1\,
      \IP2Bus_Data[15]_i_14\(15 downto 0) => \IP2Bus_Data[15]_i_14\(15 downto 0),
      \IP2Bus_Data[15]_i_14_0\(3 downto 0) => \IP2Bus_Data[15]_i_14_0\(3 downto 0),
      \IP2Bus_Data[15]_i_17\(1 downto 0) => \IP2Bus_Data[15]_i_17\(1 downto 0),
      \IP2Bus_Data[15]_i_17_0\(1 downto 0) => \IP2Bus_Data[15]_i_17_0\(1 downto 0),
      \IP2Bus_Data[15]_i_17_1\(1 downto 0) => \IP2Bus_Data[15]_i_17_1\(1 downto 0),
      \IP2Bus_Data[15]_i_2\(15 downto 0) => \IP2Bus_Data[15]_i_2\(15 downto 0),
      \IP2Bus_Data[15]_i_21\(15 downto 0) => \IP2Bus_Data[15]_i_21\(15 downto 0),
      \IP2Bus_Data[15]_i_21_0\(15 downto 0) => \IP2Bus_Data[15]_i_21_0\(15 downto 0),
      \IP2Bus_Data[15]_i_21_1\(1 downto 0) => \IP2Bus_Data[15]_i_21_1\(1 downto 0),
      \IP2Bus_Data[15]_i_21_2\(1 downto 0) => \IP2Bus_Data[15]_i_21_2\(1 downto 0),
      \IP2Bus_Data[15]_i_21_3\ => \IP2Bus_Data[15]_i_21_3\,
      \IP2Bus_Data[15]_i_2_0\(3 downto 0) => \IP2Bus_Data[15]_i_2_0\(3 downto 0),
      \IP2Bus_Data[15]_i_3\(15 downto 0) => \IP2Bus_Data[15]_i_3\(15 downto 0),
      \IP2Bus_Data[15]_i_35\(3 downto 0) => \IP2Bus_Data[15]_i_35\(3 downto 0),
      \IP2Bus_Data[15]_i_35_0\(3 downto 0) => \IP2Bus_Data[15]_i_35_0\(3 downto 0),
      \IP2Bus_Data[15]_i_35_1\(3 downto 0) => \IP2Bus_Data[15]_i_35_1\(3 downto 0),
      \IP2Bus_Data[15]_i_35_2\ => \IP2Bus_Data[15]_i_35_2\,
      \IP2Bus_Data[15]_i_36\(3 downto 0) => \IP2Bus_Data[15]_i_36\(3 downto 0),
      \IP2Bus_Data[15]_i_39\(3 downto 0) => \IP2Bus_Data[15]_i_39\(3 downto 0),
      \IP2Bus_Data[15]_i_39_0\(3 downto 0) => \IP2Bus_Data[15]_i_39_0\(3 downto 0),
      \IP2Bus_Data[15]_i_39_1\(3 downto 0) => \IP2Bus_Data[15]_i_39_1\(3 downto 0),
      \IP2Bus_Data[15]_i_39_2\ => \IP2Bus_Data[15]_i_39_2\,
      \IP2Bus_Data[15]_i_3_0\(3 downto 0) => \IP2Bus_Data[15]_i_3_0\(3 downto 0),
      \IP2Bus_Data[15]_i_40\(15 downto 0) => \IP2Bus_Data[15]_i_40\(15 downto 0),
      \IP2Bus_Data[15]_i_40_0\(3 downto 0) => \IP2Bus_Data[15]_i_40_0\(3 downto 0),
      \IP2Bus_Data[15]_i_5\(1 downto 0) => \IP2Bus_Data[15]_i_5\(1 downto 0),
      \IP2Bus_Data[15]_i_50\(15 downto 0) => \IP2Bus_Data[15]_i_50\(15 downto 0),
      \IP2Bus_Data[15]_i_50_0\(15 downto 0) => \IP2Bus_Data[15]_i_50_0\(15 downto 0),
      \IP2Bus_Data[15]_i_50_1\(1 downto 0) => \IP2Bus_Data[15]_i_50_1\(1 downto 0),
      \IP2Bus_Data[15]_i_50_2\ => \IP2Bus_Data[15]_i_50_2\,
      \IP2Bus_Data[15]_i_5_0\(1 downto 0) => \IP2Bus_Data[15]_i_5_0\(1 downto 0),
      \IP2Bus_Data[15]_i_8\(3 downto 0) => \IP2Bus_Data[15]_i_8\(3 downto 0),
      \IP2Bus_Data[15]_i_8_0\(3 downto 0) => \IP2Bus_Data[15]_i_8_0\(3 downto 0),
      \IP2Bus_Data[15]_i_8_1\ => \IP2Bus_Data[15]_i_8_1\,
      \IP2Bus_Data[16]_i_16\ => \IP2Bus_Data[16]_i_16\,
      \IP2Bus_Data[16]_i_16_0\ => \IP2Bus_Data[16]_i_16_0\,
      \IP2Bus_Data[1]_i_12\ => \IP2Bus_Data[1]_i_12\,
      \IP2Bus_Data[1]_i_16\ => \IP2Bus_Data[1]_i_16\,
      \IP2Bus_Data[1]_i_19\ => \IP2Bus_Data[1]_i_19\,
      \IP2Bus_Data[1]_i_2\(1 downto 0) => \IP2Bus_Data[1]_i_2\(1 downto 0),
      \IP2Bus_Data[1]_i_20\ => \IP2Bus_Data[1]_i_20\,
      \IP2Bus_Data[1]_i_21\ => \IP2Bus_Data[1]_i_21\,
      \IP2Bus_Data[1]_i_21_0\(1 downto 0) => \IP2Bus_Data[1]_i_21_0\(1 downto 0),
      \IP2Bus_Data[1]_i_2_0\ => \IP2Bus_Data[1]_i_2_0\,
      \IP2Bus_Data[1]_i_3\(1 downto 0) => \IP2Bus_Data[1]_i_3\(1 downto 0),
      \IP2Bus_Data[1]_i_4\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_49\(1 downto 0) => \IP2Bus_Data[1]_i_49\(1 downto 0),
      \IP2Bus_Data[1]_i_5\(1 downto 0) => \IP2Bus_Data[1]_i_5\(1 downto 0),
      \IP2Bus_Data[29]_i_8\ => \IP2Bus_Data[29]_i_8\,
      \IP2Bus_Data[29]_i_8_0\ => \IP2Bus_Data[29]_i_8_0\,
      \IP2Bus_Data[29]_i_8_1\ => \IP2Bus_Data[29]_i_8_1\,
      \IP2Bus_Data[29]_i_8_2\ => \IP2Bus_Data[29]_i_8_2\,
      \IP2Bus_Data[29]_i_8_3\ => \IP2Bus_Data[29]_i_8_3\,
      \IP2Bus_Data[2]_i_11\ => \IP2Bus_Data[2]_i_11\,
      \IP2Bus_Data[2]_i_14\ => \IP2Bus_Data[2]_i_14\,
      \IP2Bus_Data[2]_i_14_0\ => \IP2Bus_Data[2]_i_14_0\,
      \IP2Bus_Data[2]_i_18\ => \IP2Bus_Data[2]_i_18\,
      \IP2Bus_Data[2]_i_2\ => \IP2Bus_Data[2]_i_2\,
      \IP2Bus_Data[2]_i_20\ => \IP2Bus_Data[2]_i_20\,
      \IP2Bus_Data[2]_i_20_0\ => \IP2Bus_Data[2]_i_20_0\,
      \IP2Bus_Data[2]_i_23\ => \IP2Bus_Data[2]_i_23\,
      \IP2Bus_Data[2]_i_35\ => \IP2Bus_Data[2]_i_35\,
      \IP2Bus_Data[2]_i_4\ => \IP2Bus_Data[2]_i_4\,
      \IP2Bus_Data[2]_i_49\ => \IP2Bus_Data[2]_i_49\,
      \IP2Bus_Data[30]_i_15\ => \IP2Bus_Data[30]_i_15\,
      \IP2Bus_Data[31]_i_18\ => \IP2Bus_Data[31]_i_18\,
      \IP2Bus_Data[31]_i_18_0\ => \IP2Bus_Data[31]_i_18_0\,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\ => \IP2Bus_Data[31]_i_3_3\,
      \IP2Bus_Data[31]_i_4\(31 downto 0) => \IP2Bus_Data[31]_i_4\(31 downto 0),
      \IP2Bus_Data[31]_i_4_0\(31 downto 0) => \IP2Bus_Data[31]_i_4_0\(31 downto 0),
      \IP2Bus_Data[31]_i_5\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_5_1\(31 downto 0) => \IP2Bus_Data[31]_i_5_1\(31 downto 0),
      \IP2Bus_Data[31]_i_5_2\(31 downto 0) => \IP2Bus_Data[31]_i_5_2\(31 downto 0),
      \IP2Bus_Data[3]_i_14\ => \IP2Bus_Data[3]_i_14\,
      \IP2Bus_Data[3]_i_17\ => \IP2Bus_Data[3]_i_17\,
      \IP2Bus_Data[3]_i_17_0\ => \IP2Bus_Data[3]_i_17_0\,
      \IP2Bus_Data[3]_i_18\(3 downto 0) => \IP2Bus_Data[3]_i_18\(3 downto 0),
      \IP2Bus_Data[3]_i_2\(3 downto 0) => \IP2Bus_Data[3]_i_2\(3 downto 0),
      \IP2Bus_Data[3]_i_20\(3 downto 0) => \IP2Bus_Data[3]_i_20\(3 downto 0),
      \IP2Bus_Data[3]_i_21\ => \IP2Bus_Data[3]_i_21\,
      \IP2Bus_Data[3]_i_24\ => \IP2Bus_Data[3]_i_24\,
      \IP2Bus_Data[3]_i_25\ => \IP2Bus_Data[3]_i_25\,
      \IP2Bus_Data[3]_i_41\ => \IP2Bus_Data[3]_i_41\,
      \IP2Bus_Data[3]_i_41_0\ => \IP2Bus_Data[3]_i_41_0\,
      \IP2Bus_Data[3]_i_47\ => \IP2Bus_Data[3]_i_47\,
      \IP2Bus_Data[3]_i_6\(3 downto 0) => \IP2Bus_Data[3]_i_6\(3 downto 0),
      \IP2Bus_Data[4]_i_41\ => \IP2Bus_Data[4]_i_41\,
      \IP2Bus_Data[4]_i_41_0\ => \IP2Bus_Data[4]_i_41_0\,
      \IP2Bus_Data[4]_i_41_1\ => \IP2Bus_Data[4]_i_41_1\,
      \IP2Bus_Data[4]_i_41_2\ => \IP2Bus_Data[4]_i_41_2\,
      \IP2Bus_Data[4]_i_41_3\ => \IP2Bus_Data[4]_i_41_3\,
      \IP2Bus_Data[4]_i_41_4\ => \IP2Bus_Data[4]_i_41_4\,
      \IP2Bus_Data[5]_i_15\ => \IP2Bus_Data[5]_i_15\,
      \IP2Bus_Data[7]_i_5\(7 downto 0) => \IP2Bus_Data[7]_i_5\(7 downto 0),
      \IP2Bus_Data[7]_i_5_0\(7 downto 0) => \IP2Bus_Data[7]_i_5_0\(7 downto 0),
      \IP2Bus_Data_reg[11]\(3 downto 0) => \IP2Bus_Data_reg[11]\(3 downto 0),
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => \IP2Bus_Data_reg[11]_0\(3 downto 0),
      \IP2Bus_Data_reg[13]\ => \IP2Bus_Data_reg[13]\,
      \IP2Bus_Data_reg[31]\(31 downto 0) => \IP2Bus_Data_reg[31]\(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => \IP2Bus_Data_reg[31]_0\(31 downto 0),
      \IP2Bus_Data_reg[3]\ => \IP2Bus_Data_reg[3]\,
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      SS(0) => SS(0),
      STATUS_COMMON(15 downto 0) => STATUS_COMMON(15 downto 0),
      access_type => access_type,
      access_type_0 => access_type_0,
      access_type_1 => access_type_1,
      access_type_2 => access_type_2,
      access_type_3 => access_type_3,
      access_type_4 => access_type_4,
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      access_type_reg_2 => access_type_reg_2,
      access_type_reg_3 => access_type_reg_3,
      access_type_reg_4 => access_type_reg_4,
      access_type_reg_5 => access_type_reg_5,
      access_type_reg_6 => access_type_reg_6,
      access_type_reg_7 => access_type_reg_7,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_disable_cal_freeze_input => adc02_disable_cal_freeze_input,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_irq_sync(2 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_bg_cal_off(1 downto 0) => adc0_bg_cal_off(1 downto 0),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_done => adc0_done,
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_master_irq0 => adc0_master_irq0,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_signal_lost(1 downto 0) => adc0_signal_lost(1 downto 0),
      adc0_status(3 downto 0) => adc0_status(3 downto 0),
      adc10_disable_cal_freeze_input => adc10_disable_cal_freeze_input,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_irq_sync(2 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(0) => adc11_irq_sync(0),
      adc12_disable_cal_freeze_input => adc12_disable_cal_freeze_input,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_irq_sync(2 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_irq_sync(2 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_bg_cal_off(1 downto 0) => adc1_bg_cal_off(1 downto 0),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_done => adc1_done,
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_master_irq0 => adc1_master_irq0,
      adc1_powerup_state_irq => adc1_powerup_state_irq,
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_signal_lost(1 downto 0) => adc1_signal_lost(1 downto 0),
      adc1_status(3 downto 0) => adc1_status(3 downto 0),
      adc20_disable_cal_freeze_input => adc20_disable_cal_freeze_input,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_irq_sync(2 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc22_disable_cal_freeze_input => adc22_disable_cal_freeze_input,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_irq_sync(2 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_irq_sync(2 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_bg_cal_off(1 downto 0) => adc2_bg_cal_off(1 downto 0),
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(14 downto 0) => adc2_do_mon(14 downto 0),
      adc2_done => adc2_done,
      adc2_dreq_mon => adc2_dreq_mon,
      adc2_drp_rdy => adc2_drp_rdy,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_master_irq0 => adc2_master_irq0,
      adc2_powerup_state_irq => adc2_powerup_state_irq,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_signal_lost(1 downto 0) => adc2_signal_lost(1 downto 0),
      adc2_status(3 downto 0) => adc2_status(3 downto 0),
      adc30_disable_cal_freeze_input => adc30_disable_cal_freeze_input,
      adc30_disable_cal_freeze_input_reg => adc30_disable_cal_freeze_input_reg,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc32_disable_cal_freeze_input => adc32_disable_cal_freeze_input,
      adc32_disable_cal_freeze_input_reg => adc32_disable_cal_freeze_input_reg,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_irq_sync(2 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(1 downto 0) => adc33_irq_sync(1 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc3_bg_cal_off(1 downto 0) => adc3_bg_cal_off(1 downto 0),
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_done => adc3_done,
      adc3_dreq_mon => adc3_dreq_mon,
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_fifo_disable_reg[0]\ => \adc3_fifo_disable_reg[0]\,
      adc3_master_irq0 => adc3_master_irq0,
      adc3_powerup_state_irq => adc3_powerup_state_irq,
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      adc3_signal_lost(1 downto 0) => adc3_signal_lost(1 downto 0),
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      adc3_status(3 downto 0) => adc3_status(3 downto 0),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => axi_RdAck_r_reg,
      axi_RdAck_r_reg_0 => axi_RdAck_r_reg_0,
      axi_RdAck_r_reg_1 => axi_RdAck_r_reg_1,
      axi_read_req_r_reg => axi_read_req_r_reg,
      axi_read_req_r_reg_0 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_1 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_10 => axi_read_req_r_reg_10,
      axi_read_req_r_reg_2 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_3 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_4,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_6 => axi_read_req_r_reg_6,
      axi_read_req_r_reg_7 => axi_read_req_r_reg_7,
      axi_read_req_r_reg_8 => axi_read_req_r_reg_8,
      axi_read_req_r_reg_9 => axi_read_req_r_reg_9,
      axi_timeout_en_reg => axi_timeout_en_reg,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(11 downto 0) => bank11_write(11 downto 0),
      bank12_read => bank12_read,
      bank13_write(11 downto 0) => bank13_write(11 downto 0),
      bank14_write => bank14_write,
      bank15_write(11 downto 0) => bank15_write(11 downto 0),
      bank1_write(9 downto 0) => bank1_write(9 downto 0),
      bank3_write(9 downto 0) => bank3_write(9 downto 0),
      bank4_write => bank4_write,
      bank9_write(11 downto 0) => bank9_write(11 downto 0),
      \bus2ip_addr_reg_reg[11]_0\ => \bus2ip_addr_reg_reg[11]\,
      \bus2ip_addr_reg_reg[11]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(1),
      \bus2ip_addr_reg_reg[11]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(4),
      \bus2ip_addr_reg_reg[12]_0\(10 downto 0) => \bus2ip_addr_reg_reg[12]\(10 downto 0),
      \bus2ip_addr_reg_reg[13]_0\ => \bus2ip_addr_reg_reg[13]\,
      \bus2ip_addr_reg_reg[14]_0\ => \bus2ip_addr_reg_reg[14]\,
      \bus2ip_addr_reg_reg[14]_1\ => \bus2ip_addr_reg_reg[14]_0\,
      \bus2ip_addr_reg_reg[14]_2\ => \bus2ip_addr_reg_reg[4]\(0),
      \bus2ip_addr_reg_reg[15]_0\ => \bus2ip_addr_reg_reg[15]\,
      \bus2ip_addr_reg_reg[15]_1\(31 downto 0) => \bus2ip_addr_reg_reg[15]_0\(31 downto 0),
      \bus2ip_addr_reg_reg[15]_2\ => \bus2ip_addr_reg_reg[15]_1\,
      \bus2ip_addr_reg_reg[16]_0\ => \bus2ip_addr_reg_reg[16]\,
      \bus2ip_addr_reg_reg[16]_1\ => \bus2ip_addr_reg_reg[16]_0\,
      \bus2ip_addr_reg_reg[16]_2\ => \bus2ip_addr_reg_reg[4]_0\(0),
      \bus2ip_addr_reg_reg[16]_3\ => \bus2ip_addr_reg_reg[16]_1\,
      \bus2ip_addr_reg_reg[16]_4\(0) => \bus2ip_addr_reg_reg[16]_2\(0),
      \bus2ip_addr_reg_reg[17]_0\ => \bus2ip_addr_reg_reg[17]\,
      \bus2ip_addr_reg_reg[17]_1\ => \bus2ip_addr_reg_reg[17]_0\,
      \bus2ip_addr_reg_reg[17]_2\ => \bus2ip_addr_reg_reg[17]_1\,
      \bus2ip_addr_reg_reg[2]_0\ => \bus2ip_addr_reg_reg[4]\(3),
      \bus2ip_addr_reg_reg[2]_1\ => \bus2ip_addr_reg_reg[4]_1\(3),
      \bus2ip_addr_reg_reg[4]_0\(4 downto 0) => \bus2ip_addr_reg_reg[4]_0\(5 downto 1),
      \bus2ip_addr_reg_reg[4]_1\(3 downto 2) => \bus2ip_addr_reg_reg[4]_1\(5 downto 4),
      \bus2ip_addr_reg_reg[4]_1\(1) => \bus2ip_addr_reg_reg[4]_1\(2),
      \bus2ip_addr_reg_reg[4]_1\(0) => \bus2ip_addr_reg_reg[4]_1\(0),
      \bus2ip_addr_reg_reg[4]_2\ => \bus2ip_addr_reg_reg[4]\(5),
      \bus2ip_addr_reg_reg[4]_3\(0) => \bus2ip_addr_reg_reg[4]\(4),
      \bus2ip_addr_reg_reg[5]_0\ => \bus2ip_addr_reg_reg[4]\(2),
      \bus2ip_addr_reg_reg[7]_0\ => \bus2ip_addr_reg_reg[4]_1\(1),
      \bus2ip_addr_reg_reg[7]_1\ => \bus2ip_addr_reg_reg[4]\(1),
      \bus2ip_addr_reg_reg[7]_2\(0) => \bus2ip_addr_reg_reg[7]\(0),
      \bus2ip_addr_reg_reg[7]_3\ => \bus2ip_addr_reg_reg[7]_0\(0),
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_done => dac0_done,
      dac0_dreq_mon => dac0_dreq_mon,
      dac0_drp_we => dac0_drp_we,
      \dac0_fifo_disable_reg[0]\ => \dac0_fifo_disable_reg[0]\,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_irq_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(15 downto 0) => dac1_do_mon(15 downto 0),
      dac1_done => dac1_done,
      dac1_dreq_mon => dac1_dreq_mon,
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      \dac1_fifo_disable_reg[0]\ => \dac1_fifo_disable_reg[0]\,
      dac1_master_irq0 => dac1_master_irq0,
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      dac1_status(1 downto 0) => dac1_status(1 downto 0),
      drp_RdAck_r => drp_RdAck_r,
      \icount_out[11]_i_8\ => \icount_out[11]_i_8\,
      \icount_out_reg[11]\ => \icount_out_reg[11]\,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => master_reset_reg(0),
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_39_in(7 downto 0) => p_39_in(7 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]_0\(31 downto 0) => \s_axi_rdata_reg_reg[31]\(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[0]_3\ => \s_axi_wdata[0]_3\,
      \s_axi_wdata[0]_4\ => \s_axi_wdata[0]_4\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_reg_0 => s_axi_wready_reg_reg,
      s_axi_wvalid => s_axi_wvalid,
      user_drp_drdy_reg => user_drp_drdy_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_top is
  port (
    adc0_done_reg_0 : out STD_LOGIC;
    adc1_done_reg_0 : out STD_LOGIC;
    adc2_done_reg_0 : out STD_LOGIC;
    adc3_done_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_drp_drdy_reg_0 : out STD_LOGIC;
    drp_RdAck_r0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    user_drp_drdy : out STD_LOGIC;
    user_drp_drdy_reg_1 : out STD_LOGIC;
    user_drp_drdy_reg_2 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : out STD_LOGIC;
    user_drp_drdy_reg_3 : out STD_LOGIC;
    user_drp_drdy_reg_4 : out STD_LOGIC;
    user_drp_drdy_reg_5 : out STD_LOGIC;
    adc1_sm_reset_i_1 : out STD_LOGIC;
    adc2_sm_reset_i_2 : out STD_LOGIC;
    adc3_sm_reset_i_3 : out STD_LOGIC;
    \mem_data_adc0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trim_code_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_data_adc3_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_data_adc2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_data_adc1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_pulse0 : out STD_LOGIC;
    sm_reset_pulse0_0 : out STD_LOGIC;
    sm_reset_pulse0_1 : out STD_LOGIC;
    sm_reset_pulse0_2 : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \drp_addr_reg[2]\ : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    adc0_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_5\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_6\ : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_7\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_8\ : out STD_LOGIC;
    drpwe_por_reg_0 : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cleared_r : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[7]\ : out STD_LOGIC;
    cleared_r_0 : out STD_LOGIC;
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[1]\ : out STD_LOGIC;
    cleared_r_1 : out STD_LOGIC;
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[7]_0\ : out STD_LOGIC;
    cleared_r_2 : out STD_LOGIC;
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_por_sm_state_reg[1]_0\ : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    access_type : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    \icount_out[11]_i_6\ : in STD_LOGIC;
    access_type_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    access_type_5 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_6 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_10\ : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_7 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    \por_timer_start_val_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_reg[9]\ : in STD_LOGIC;
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    const_config_drp_drdy_reg : in STD_LOGIC;
    const_config_drp_drdy_reg_0 : in STD_LOGIC;
    const_config_drp_drdy_reg_1 : in STD_LOGIC;
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    const_config_drp_drdy_reg_2 : in STD_LOGIC;
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : in STD_LOGIC;
    sm_reset_r : in STD_LOGIC;
    power_ok_r_reg : in STD_LOGIC;
    sm_reset_r_8 : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    sm_reset_r_9 : in STD_LOGIC;
    power_ok_r_reg_1 : in STD_LOGIC;
    sm_reset_r_10 : in STD_LOGIC;
    dac0_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_start_val_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_start_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc0_end_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_39_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \adc2_start_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc2_end_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_start_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_end_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tc_enable_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    por_sm_reset : in STD_LOGIC;
    \adc0_start_stage_r_reg[0]_0\ : in STD_LOGIC;
    \adc1_start_stage_r_reg[0]_0\ : in STD_LOGIC;
    \adc2_start_stage_r_reg[0]_0\ : in STD_LOGIC;
    \adc3_start_stage_r_reg[0]_0\ : in STD_LOGIC;
    dac0_restart_pending_reg_0 : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bank10_write : in STD_LOGIC;
    dummy_read_req3 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_9\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bank12_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_3\ : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_4\ : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_5\ : in STD_LOGIC;
    dac0_drp_we : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_6\ : in STD_LOGIC;
    dummy_read_gnt_held_reg : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_7\ : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    adc00_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc01_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clocks_ok_r_reg : in STD_LOGIC;
    adc0_pll_lock : in STD_LOGIC;
    powerup_state_r_reg : in STD_LOGIC;
    wait_event_reg : in STD_LOGIC;
    \por_timer_start_val_reg[18]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \drpdi_por_reg[9]_1\ : in STD_LOGIC;
    adc10_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc11_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc12_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \drpdi_por_reg[8]\ : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    adc1_pll_lock : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    adc20_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc21_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc22_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clocks_ok_r_reg_1 : in STD_LOGIC;
    adc2_pll_lock : in STD_LOGIC;
    powerup_state_r_reg_1 : in STD_LOGIC;
    wait_event_reg_1 : in STD_LOGIC;
    adc30_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc31_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc32_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clocks_ok_r_reg_2 : in STD_LOGIC;
    adc3_pll_lock : in STD_LOGIC;
    powerup_state_r_reg_2 : in STD_LOGIC;
    wait_event_reg_2 : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_1 : in STD_LOGIC;
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_top is
  signal \/i___0_n_0\ : STD_LOGIC;
  signal \/i___1_n_0\ : STD_LOGIC;
  signal \/i___2_n_0\ : STD_LOGIC;
  signal \/i__n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_2\ : STD_LOGIC;
  signal adc0_bg_cal_en_written : STD_LOGIC;
  signal adc0_bgt_reset_i : STD_LOGIC;
  signal adc0_cal_done : STD_LOGIC;
  signal adc0_cal_start : STD_LOGIC;
  signal adc0_done_i : STD_LOGIC;
  signal \^adc0_done_reg_0\ : STD_LOGIC;
  signal adc0_drpaddr_const : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc0_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc0_drpaddr_status : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc0_drpdi_const : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpen_const : STD_LOGIC;
  signal adc0_drpen_por : STD_LOGIC;
  signal adc0_drpen_status : STD_LOGIC;
  signal adc0_drpen_tc : STD_LOGIC;
  signal adc0_drprdy_const : STD_LOGIC;
  signal adc0_drprdy_por : STD_LOGIC;
  signal adc0_drprdy_status : STD_LOGIC;
  signal adc0_drprdy_tc : STD_LOGIC;
  signal adc0_drpwe_por : STD_LOGIC;
  signal adc0_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_operation : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal adc0_por_gnt : STD_LOGIC;
  signal adc0_por_req : STD_LOGIC;
  signal adc0_reset_i : STD_LOGIC;
  signal adc0_restart_i_reg_n_0 : STD_LOGIC;
  signal adc0_restart_pending : STD_LOGIC;
  signal adc0_sm_reset_i_0 : STD_LOGIC;
  signal adc0_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_status_gnt : STD_LOGIC;
  signal adc0_status_req : STD_LOGIC;
  signal adc0_tile_config_done : STD_LOGIC;
  signal adc1_bg_cal_en_written : STD_LOGIC;
  signal adc1_cal_done : STD_LOGIC;
  signal adc1_cal_start : STD_LOGIC;
  signal adc1_done_i : STD_LOGIC;
  signal \^adc1_done_reg_0\ : STD_LOGIC;
  signal adc1_drpaddr_const : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc1_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc1_drpaddr_status : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc1_drpdi_const : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drpen_const : STD_LOGIC;
  signal adc1_drpen_por : STD_LOGIC;
  signal adc1_drpen_status : STD_LOGIC;
  signal adc1_drpen_tc : STD_LOGIC;
  signal adc1_drprdy_const : STD_LOGIC;
  signal adc1_drprdy_por : STD_LOGIC;
  signal adc1_drprdy_status : STD_LOGIC;
  signal adc1_drprdy_tc : STD_LOGIC;
  signal adc1_drpwe_por : STD_LOGIC;
  signal adc1_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_operation : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal adc1_por_gnt : STD_LOGIC;
  signal adc1_por_req : STD_LOGIC;
  signal adc1_restart_i_reg_n_0 : STD_LOGIC;
  signal adc1_restart_pending : STD_LOGIC;
  signal \^adc1_sm_reset_i_1\ : STD_LOGIC;
  signal adc1_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_status_gnt : STD_LOGIC;
  signal adc1_status_req : STD_LOGIC;
  signal adc1_tile_config_done : STD_LOGIC;
  signal adc2_bg_cal_en_written : STD_LOGIC;
  signal adc2_cal_done : STD_LOGIC;
  signal adc2_cal_start : STD_LOGIC;
  signal adc2_done_i : STD_LOGIC;
  signal \^adc2_done_reg_0\ : STD_LOGIC;
  signal adc2_drpaddr_const : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc2_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc2_drpaddr_status : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc2_drpdi_const : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drpen_const : STD_LOGIC;
  signal adc2_drpen_por : STD_LOGIC;
  signal adc2_drpen_status : STD_LOGIC;
  signal adc2_drpen_tc : STD_LOGIC;
  signal adc2_drprdy_const : STD_LOGIC;
  signal adc2_drprdy_por : STD_LOGIC;
  signal adc2_drprdy_status : STD_LOGIC;
  signal adc2_drprdy_tc : STD_LOGIC;
  signal adc2_drpwe_por : STD_LOGIC;
  signal adc2_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_operation : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal adc2_por_gnt : STD_LOGIC;
  signal adc2_por_req : STD_LOGIC;
  signal adc2_restart_i_reg_n_0 : STD_LOGIC;
  signal adc2_restart_pending : STD_LOGIC;
  signal \^adc2_sm_reset_i_2\ : STD_LOGIC;
  signal adc2_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_status_gnt : STD_LOGIC;
  signal adc2_status_req : STD_LOGIC;
  signal adc2_tile_config_done : STD_LOGIC;
  signal adc3_bg_cal_en_written : STD_LOGIC;
  signal adc3_cal_done : STD_LOGIC;
  signal adc3_cal_start : STD_LOGIC;
  signal adc3_done_i : STD_LOGIC;
  signal \^adc3_done_reg_0\ : STD_LOGIC;
  signal adc3_drpaddr_const : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc3_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc3_drpaddr_status : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc3_drpdi_const : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpen_const : STD_LOGIC;
  signal adc3_drpen_por : STD_LOGIC;
  signal adc3_drpen_status : STD_LOGIC;
  signal adc3_drpen_tc : STD_LOGIC;
  signal adc3_drprdy_const : STD_LOGIC;
  signal adc3_drprdy_por : STD_LOGIC;
  signal adc3_drprdy_status : STD_LOGIC;
  signal adc3_drprdy_tc : STD_LOGIC;
  signal adc3_drpwe_por : STD_LOGIC;
  signal adc3_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc3_operation : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal adc3_por_gnt : STD_LOGIC;
  signal adc3_por_req : STD_LOGIC;
  signal adc3_restart_i_reg_n_0 : STD_LOGIC;
  signal adc3_restart_pending : STD_LOGIC;
  signal \^adc3_sm_reset_i_3\ : STD_LOGIC;
  signal adc3_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc3_status_gnt : STD_LOGIC;
  signal adc3_status_req : STD_LOGIC;
  signal adc3_tile_config_done : STD_LOGIC;
  signal adc_bgt_gnt : STD_LOGIC;
  signal adc_bgt_req : STD_LOGIC;
  signal adc_drp_addr_bgt : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc_drp_den_bgt : STD_LOGIC;
  signal adc_drp_di_bgt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_drp_rdy_bgt : STD_LOGIC;
  signal adc_drp_wen_bgt : STD_LOGIC;
  signal bgt_fsm_adc_n_0 : STD_LOGIC;
  signal bgt_fsm_adc_n_11 : STD_LOGIC;
  signal bgt_fsm_adc_n_12 : STD_LOGIC;
  signal bgt_fsm_adc_n_13 : STD_LOGIC;
  signal bgt_fsm_adc_n_14 : STD_LOGIC;
  signal bgt_fsm_adc_n_15 : STD_LOGIC;
  signal bgt_fsm_adc_n_16 : STD_LOGIC;
  signal bgt_fsm_adc_n_17 : STD_LOGIC;
  signal bgt_fsm_adc_n_18 : STD_LOGIC;
  signal bgt_fsm_adc_n_19 : STD_LOGIC;
  signal bgt_fsm_adc_n_20 : STD_LOGIC;
  signal bgt_fsm_adc_n_21 : STD_LOGIC;
  signal bgt_fsm_adc_n_22 : STD_LOGIC;
  signal bgt_fsm_adc_n_23 : STD_LOGIC;
  signal bgt_fsm_adc_n_24 : STD_LOGIC;
  signal bgt_fsm_adc_n_25 : STD_LOGIC;
  signal bgt_fsm_adc_n_26 : STD_LOGIC;
  signal bgt_fsm_adc_n_27 : STD_LOGIC;
  signal bgt_fsm_adc_n_28 : STD_LOGIC;
  signal bgt_fsm_adc_n_29 : STD_LOGIC;
  signal bgt_fsm_adc_n_30 : STD_LOGIC;
  signal bgt_fsm_adc_n_31 : STD_LOGIC;
  signal bgt_fsm_adc_n_32 : STD_LOGIC;
  signal bgt_fsm_adc_n_33 : STD_LOGIC;
  signal bgt_fsm_adc_n_34 : STD_LOGIC;
  signal bgt_fsm_adc_n_35 : STD_LOGIC;
  signal bgt_fsm_adc_n_36 : STD_LOGIC;
  signal bgt_fsm_adc_n_37 : STD_LOGIC;
  signal bgt_fsm_adc_n_38 : STD_LOGIC;
  signal bgt_fsm_adc_n_39 : STD_LOGIC;
  signal bgt_fsm_adc_n_40 : STD_LOGIC;
  signal bgt_fsm_adc_n_41 : STD_LOGIC;
  signal bgt_fsm_adc_n_42 : STD_LOGIC;
  signal bgt_fsm_adc_n_43 : STD_LOGIC;
  signal bgt_fsm_adc_n_44 : STD_LOGIC;
  signal bgt_fsm_adc_n_6 : STD_LOGIC;
  signal bgt_fsm_adc_n_7 : STD_LOGIC;
  signal bgt_fsm_adc_n_8 : STD_LOGIC;
  signal bgt_fsm_adc_n_9 : STD_LOGIC;
  signal bgt_sm_done_adc : STD_LOGIC;
  signal bgt_sm_start_adc : STD_LOGIC;
  signal const_gnt_adc0 : STD_LOGIC;
  signal const_gnt_adc1 : STD_LOGIC;
  signal const_gnt_adc2 : STD_LOGIC;
  signal const_gnt_adc3 : STD_LOGIC;
  signal const_req_adc0 : STD_LOGIC;
  signal const_req_adc1 : STD_LOGIC;
  signal const_req_adc2 : STD_LOGIC;
  signal const_req_adc3 : STD_LOGIC;
  signal const_sm_state_adc0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal const_sm_state_adc1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal const_sm_state_adc2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal const_sm_state_adc3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal constants_config_n_21 : STD_LOGIC;
  signal constants_config_n_22 : STD_LOGIC;
  signal constants_config_n_23 : STD_LOGIC;
  signal constants_config_n_24 : STD_LOGIC;
  signal dac0_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal dac0_drpaddr_tc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dac0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_drpen_por : STD_LOGIC;
  signal dac0_drpen_tc : STD_LOGIC;
  signal dac0_drprdy_por : STD_LOGIC;
  signal dac0_drprdy_tc : STD_LOGIC;
  signal dac0_drpwe_por : STD_LOGIC;
  signal dac0_por_gnt : STD_LOGIC;
  signal dac0_por_req : STD_LOGIC;
  signal dac0_restart_i_reg_n_0 : STD_LOGIC;
  signal dac0_restart_pending : STD_LOGIC;
  signal dac1_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal dac1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpen_por : STD_LOGIC;
  signal dac1_drpen_tc : STD_LOGIC;
  signal dac1_drprdy_por : STD_LOGIC;
  signal dac1_drprdy_tc : STD_LOGIC;
  signal dac1_drpwe_por : STD_LOGIC;
  signal dac1_por_gnt : STD_LOGIC;
  signal dac1_por_req : STD_LOGIC;
  signal dac1_restart_i_reg_n_0 : STD_LOGIC;
  signal dac1_restart_pending : STD_LOGIC;
  signal data_stop_adc0 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal data_stop_adc1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal data_stop_adc2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal data_stop_adc3 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal drp_arbiter_adc0_n_17 : STD_LOGIC;
  signal drp_arbiter_adc0_n_48 : STD_LOGIC;
  signal drp_arbiter_adc0_n_49 : STD_LOGIC;
  signal drp_arbiter_adc1_n_15 : STD_LOGIC;
  signal drp_arbiter_adc2_n_17 : STD_LOGIC;
  signal drp_arbiter_adc3_n_17 : STD_LOGIC;
  signal drp_arbiter_dac0_n_11 : STD_LOGIC;
  signal drp_arbiter_dac0_n_35 : STD_LOGIC;
  signal drp_arbiter_dac0_n_36 : STD_LOGIC;
  signal drp_arbiter_dac0_n_37 : STD_LOGIC;
  signal drp_arbiter_dac0_n_38 : STD_LOGIC;
  signal drp_arbiter_dac0_n_7 : STD_LOGIC;
  signal drp_arbiter_dac1_n_13 : STD_LOGIC;
  signal drp_arbiter_dac1_n_21 : STD_LOGIC;
  signal drp_arbiter_dac1_n_22 : STD_LOGIC;
  signal drp_arbiter_dac1_n_39 : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal dummy_read_req_1 : STD_LOGIC;
  signal dummy_read_req_3 : STD_LOGIC;
  signal dummy_read_req_5 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fsm_cs_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_cs_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_cs_4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_cs_6 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fsm_cs_7 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal instr_adc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal instr_adc1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal instr_adc2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal instr_adc3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_addr_adc0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_addr_adc1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_addr_adc2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_addr_adc3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_data_adc0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_adc0[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[7]_i_3_n_0\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_data_adc1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_adc1[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc1[7]_i_3_n_0\ : STD_LOGIC;
  signal \^mem_data_adc1_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_data_adc2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_adc2[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc2[7]_i_3_n_0\ : STD_LOGIC;
  signal \^mem_data_adc2_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_data_adc3 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_adc3[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc3[7]_i_3_n_0\ : STD_LOGIC;
  signal \^mem_data_adc3_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mu_adc0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal mu_adc1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal mu_adc2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal mu_adc3 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_1_in_10 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_1_in_8 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in_9 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal por_fsm_adc0_n_13 : STD_LOGIC;
  signal por_fsm_adc0_n_14 : STD_LOGIC;
  signal por_fsm_adc0_n_15 : STD_LOGIC;
  signal por_fsm_adc0_n_23 : STD_LOGIC;
  signal por_fsm_adc0_n_24 : STD_LOGIC;
  signal por_fsm_adc0_n_25 : STD_LOGIC;
  signal por_fsm_adc0_n_26 : STD_LOGIC;
  signal por_fsm_adc0_n_27 : STD_LOGIC;
  signal por_fsm_adc0_n_28 : STD_LOGIC;
  signal por_fsm_adc0_n_29 : STD_LOGIC;
  signal por_fsm_adc0_n_30 : STD_LOGIC;
  signal por_fsm_adc0_n_31 : STD_LOGIC;
  signal por_fsm_adc0_n_32 : STD_LOGIC;
  signal por_fsm_adc0_n_33 : STD_LOGIC;
  signal por_fsm_adc0_n_34 : STD_LOGIC;
  signal por_fsm_adc0_n_35 : STD_LOGIC;
  signal por_fsm_adc0_n_36 : STD_LOGIC;
  signal por_fsm_adc0_n_37 : STD_LOGIC;
  signal por_fsm_adc0_n_38 : STD_LOGIC;
  signal por_fsm_adc0_n_42 : STD_LOGIC;
  signal por_fsm_adc0_n_43 : STD_LOGIC;
  signal por_fsm_adc0_n_46 : STD_LOGIC;
  signal por_fsm_adc0_n_49 : STD_LOGIC;
  signal por_fsm_adc0_n_50 : STD_LOGIC;
  signal por_fsm_adc0_n_60 : STD_LOGIC;
  signal por_fsm_adc0_n_61 : STD_LOGIC;
  signal por_fsm_adc0_n_62 : STD_LOGIC;
  signal por_fsm_adc0_n_63 : STD_LOGIC;
  signal por_fsm_adc0_n_69 : STD_LOGIC;
  signal por_fsm_adc0_n_70 : STD_LOGIC;
  signal por_fsm_adc0_n_71 : STD_LOGIC;
  signal por_fsm_adc1_n_10 : STD_LOGIC;
  signal por_fsm_adc1_n_11 : STD_LOGIC;
  signal por_fsm_adc1_n_19 : STD_LOGIC;
  signal por_fsm_adc1_n_20 : STD_LOGIC;
  signal por_fsm_adc1_n_22 : STD_LOGIC;
  signal por_fsm_adc1_n_23 : STD_LOGIC;
  signal por_fsm_adc1_n_24 : STD_LOGIC;
  signal por_fsm_adc1_n_25 : STD_LOGIC;
  signal por_fsm_adc1_n_26 : STD_LOGIC;
  signal por_fsm_adc1_n_27 : STD_LOGIC;
  signal por_fsm_adc1_n_28 : STD_LOGIC;
  signal por_fsm_adc1_n_29 : STD_LOGIC;
  signal por_fsm_adc1_n_30 : STD_LOGIC;
  signal por_fsm_adc1_n_31 : STD_LOGIC;
  signal por_fsm_adc1_n_32 : STD_LOGIC;
  signal por_fsm_adc1_n_33 : STD_LOGIC;
  signal por_fsm_adc1_n_34 : STD_LOGIC;
  signal por_fsm_adc1_n_35 : STD_LOGIC;
  signal por_fsm_adc1_n_36 : STD_LOGIC;
  signal por_fsm_adc1_n_40 : STD_LOGIC;
  signal por_fsm_adc1_n_41 : STD_LOGIC;
  signal por_fsm_adc1_n_44 : STD_LOGIC;
  signal por_fsm_adc1_n_45 : STD_LOGIC;
  signal por_fsm_adc1_n_55 : STD_LOGIC;
  signal por_fsm_adc1_n_56 : STD_LOGIC;
  signal por_fsm_adc1_n_57 : STD_LOGIC;
  signal por_fsm_adc1_n_58 : STD_LOGIC;
  signal por_fsm_adc1_n_64 : STD_LOGIC;
  signal por_fsm_adc2_n_10 : STD_LOGIC;
  signal por_fsm_adc2_n_11 : STD_LOGIC;
  signal por_fsm_adc2_n_12 : STD_LOGIC;
  signal por_fsm_adc2_n_20 : STD_LOGIC;
  signal por_fsm_adc2_n_21 : STD_LOGIC;
  signal por_fsm_adc2_n_22 : STD_LOGIC;
  signal por_fsm_adc2_n_23 : STD_LOGIC;
  signal por_fsm_adc2_n_24 : STD_LOGIC;
  signal por_fsm_adc2_n_25 : STD_LOGIC;
  signal por_fsm_adc2_n_26 : STD_LOGIC;
  signal por_fsm_adc2_n_27 : STD_LOGIC;
  signal por_fsm_adc2_n_28 : STD_LOGIC;
  signal por_fsm_adc2_n_29 : STD_LOGIC;
  signal por_fsm_adc2_n_30 : STD_LOGIC;
  signal por_fsm_adc2_n_31 : STD_LOGIC;
  signal por_fsm_adc2_n_32 : STD_LOGIC;
  signal por_fsm_adc2_n_36 : STD_LOGIC;
  signal por_fsm_adc2_n_37 : STD_LOGIC;
  signal por_fsm_adc2_n_40 : STD_LOGIC;
  signal por_fsm_adc2_n_41 : STD_LOGIC;
  signal por_fsm_adc2_n_42 : STD_LOGIC;
  signal por_fsm_adc2_n_52 : STD_LOGIC;
  signal por_fsm_adc2_n_53 : STD_LOGIC;
  signal por_fsm_adc2_n_55 : STD_LOGIC;
  signal por_fsm_adc2_n_56 : STD_LOGIC;
  signal por_fsm_adc2_n_57 : STD_LOGIC;
  signal por_fsm_adc2_n_58 : STD_LOGIC;
  signal por_fsm_adc2_n_59 : STD_LOGIC;
  signal por_fsm_adc2_n_60 : STD_LOGIC;
  signal por_fsm_adc2_n_61 : STD_LOGIC;
  signal por_fsm_adc2_n_62 : STD_LOGIC;
  signal por_fsm_adc2_n_63 : STD_LOGIC;
  signal por_fsm_adc2_n_64 : STD_LOGIC;
  signal por_fsm_adc2_n_65 : STD_LOGIC;
  signal por_fsm_adc2_n_71 : STD_LOGIC;
  signal por_fsm_adc3_n_11 : STD_LOGIC;
  signal por_fsm_adc3_n_12 : STD_LOGIC;
  signal por_fsm_adc3_n_13 : STD_LOGIC;
  signal por_fsm_adc3_n_14 : STD_LOGIC;
  signal por_fsm_adc3_n_22 : STD_LOGIC;
  signal por_fsm_adc3_n_23 : STD_LOGIC;
  signal por_fsm_adc3_n_24 : STD_LOGIC;
  signal por_fsm_adc3_n_25 : STD_LOGIC;
  signal por_fsm_adc3_n_26 : STD_LOGIC;
  signal por_fsm_adc3_n_27 : STD_LOGIC;
  signal por_fsm_adc3_n_28 : STD_LOGIC;
  signal por_fsm_adc3_n_29 : STD_LOGIC;
  signal por_fsm_adc3_n_30 : STD_LOGIC;
  signal por_fsm_adc3_n_31 : STD_LOGIC;
  signal por_fsm_adc3_n_32 : STD_LOGIC;
  signal por_fsm_adc3_n_33 : STD_LOGIC;
  signal por_fsm_adc3_n_34 : STD_LOGIC;
  signal por_fsm_adc3_n_35 : STD_LOGIC;
  signal por_fsm_adc3_n_37 : STD_LOGIC;
  signal por_fsm_adc3_n_40 : STD_LOGIC;
  signal por_fsm_adc3_n_41 : STD_LOGIC;
  signal por_fsm_adc3_n_44 : STD_LOGIC;
  signal por_fsm_adc3_n_45 : STD_LOGIC;
  signal por_fsm_adc3_n_46 : STD_LOGIC;
  signal por_fsm_adc3_n_56 : STD_LOGIC;
  signal por_fsm_adc3_n_57 : STD_LOGIC;
  signal por_fsm_adc3_n_58 : STD_LOGIC;
  signal por_fsm_adc3_n_59 : STD_LOGIC;
  signal por_fsm_dac0_n_6 : STD_LOGIC;
  signal por_fsm_dac1_n_6 : STD_LOGIC;
  signal reset_const_i : STD_LOGIC;
  signal signal_high_adc0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal signal_high_adc1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal signal_high_adc2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal signal_high_adc3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slice_enables_adc0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slice_enables_adc1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slice_enables_adc2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slice_enables_adc3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tc_enable_reg0 : STD_LOGIC;
  signal tc_enable_reg014_out : STD_LOGIC;
  signal tc_enable_reg017_out : STD_LOGIC;
  signal tc_enable_reg020_out : STD_LOGIC;
  signal tc_enable_reg023_out : STD_LOGIC;
  signal tc_enable_reg026_out : STD_LOGIC;
  signal tc_enable_reg1 : STD_LOGIC;
  signal tc_enable_reg112_in : STD_LOGIC;
  signal tc_enable_reg115_in : STD_LOGIC;
  signal tc_enable_reg118_in : STD_LOGIC;
  signal tc_enable_reg121_in : STD_LOGIC;
  signal tc_enable_reg124_in : STD_LOGIC;
  signal \tc_enable_reg_n_0_[0]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[1]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[3]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[4]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[5]\ : STD_LOGIC;
  signal tc_gnt_adc1 : STD_LOGIC;
  signal tc_gnt_adc2 : STD_LOGIC;
  signal tc_gnt_adc3 : STD_LOGIC;
  signal tc_gnt_dac1 : STD_LOGIC;
  signal tc_req_adc0 : STD_LOGIC;
  signal tc_req_adc1 : STD_LOGIC;
  signal tc_req_adc2 : STD_LOGIC;
  signal tc_req_adc3 : STD_LOGIC;
  signal tc_req_dac0 : STD_LOGIC;
  signal tc_req_dac1 : STD_LOGIC;
  signal tile_config_done : STD_LOGIC;
  signal tile_config_n_10 : STD_LOGIC;
  signal tile_config_n_100 : STD_LOGIC;
  signal tile_config_n_101 : STD_LOGIC;
  signal tile_config_n_102 : STD_LOGIC;
  signal tile_config_n_103 : STD_LOGIC;
  signal tile_config_n_104 : STD_LOGIC;
  signal tile_config_n_105 : STD_LOGIC;
  signal tile_config_n_106 : STD_LOGIC;
  signal tile_config_n_107 : STD_LOGIC;
  signal tile_config_n_108 : STD_LOGIC;
  signal tile_config_n_109 : STD_LOGIC;
  signal tile_config_n_11 : STD_LOGIC;
  signal tile_config_n_110 : STD_LOGIC;
  signal tile_config_n_111 : STD_LOGIC;
  signal tile_config_n_112 : STD_LOGIC;
  signal tile_config_n_113 : STD_LOGIC;
  signal tile_config_n_114 : STD_LOGIC;
  signal tile_config_n_115 : STD_LOGIC;
  signal tile_config_n_116 : STD_LOGIC;
  signal tile_config_n_117 : STD_LOGIC;
  signal tile_config_n_118 : STD_LOGIC;
  signal tile_config_n_119 : STD_LOGIC;
  signal tile_config_n_12 : STD_LOGIC;
  signal tile_config_n_120 : STD_LOGIC;
  signal tile_config_n_121 : STD_LOGIC;
  signal tile_config_n_122 : STD_LOGIC;
  signal tile_config_n_123 : STD_LOGIC;
  signal tile_config_n_124 : STD_LOGIC;
  signal tile_config_n_125 : STD_LOGIC;
  signal tile_config_n_126 : STD_LOGIC;
  signal tile_config_n_127 : STD_LOGIC;
  signal tile_config_n_128 : STD_LOGIC;
  signal tile_config_n_129 : STD_LOGIC;
  signal tile_config_n_13 : STD_LOGIC;
  signal tile_config_n_130 : STD_LOGIC;
  signal tile_config_n_131 : STD_LOGIC;
  signal tile_config_n_132 : STD_LOGIC;
  signal tile_config_n_133 : STD_LOGIC;
  signal tile_config_n_134 : STD_LOGIC;
  signal tile_config_n_135 : STD_LOGIC;
  signal tile_config_n_136 : STD_LOGIC;
  signal tile_config_n_137 : STD_LOGIC;
  signal tile_config_n_138 : STD_LOGIC;
  signal tile_config_n_139 : STD_LOGIC;
  signal tile_config_n_14 : STD_LOGIC;
  signal tile_config_n_140 : STD_LOGIC;
  signal tile_config_n_141 : STD_LOGIC;
  signal tile_config_n_142 : STD_LOGIC;
  signal tile_config_n_143 : STD_LOGIC;
  signal tile_config_n_144 : STD_LOGIC;
  signal tile_config_n_145 : STD_LOGIC;
  signal tile_config_n_146 : STD_LOGIC;
  signal tile_config_n_147 : STD_LOGIC;
  signal tile_config_n_15 : STD_LOGIC;
  signal tile_config_n_156 : STD_LOGIC;
  signal tile_config_n_157 : STD_LOGIC;
  signal tile_config_n_158 : STD_LOGIC;
  signal tile_config_n_16 : STD_LOGIC;
  signal tile_config_n_17 : STD_LOGIC;
  signal tile_config_n_18 : STD_LOGIC;
  signal tile_config_n_188 : STD_LOGIC;
  signal tile_config_n_189 : STD_LOGIC;
  signal tile_config_n_19 : STD_LOGIC;
  signal tile_config_n_190 : STD_LOGIC;
  signal tile_config_n_191 : STD_LOGIC;
  signal tile_config_n_192 : STD_LOGIC;
  signal tile_config_n_193 : STD_LOGIC;
  signal tile_config_n_20 : STD_LOGIC;
  signal tile_config_n_21 : STD_LOGIC;
  signal tile_config_n_22 : STD_LOGIC;
  signal tile_config_n_23 : STD_LOGIC;
  signal tile_config_n_24 : STD_LOGIC;
  signal tile_config_n_25 : STD_LOGIC;
  signal tile_config_n_26 : STD_LOGIC;
  signal tile_config_n_27 : STD_LOGIC;
  signal tile_config_n_28 : STD_LOGIC;
  signal tile_config_n_29 : STD_LOGIC;
  signal tile_config_n_30 : STD_LOGIC;
  signal tile_config_n_31 : STD_LOGIC;
  signal tile_config_n_32 : STD_LOGIC;
  signal tile_config_n_33 : STD_LOGIC;
  signal tile_config_n_38 : STD_LOGIC;
  signal tile_config_n_39 : STD_LOGIC;
  signal tile_config_n_40 : STD_LOGIC;
  signal tile_config_n_41 : STD_LOGIC;
  signal tile_config_n_42 : STD_LOGIC;
  signal tile_config_n_43 : STD_LOGIC;
  signal tile_config_n_44 : STD_LOGIC;
  signal tile_config_n_45 : STD_LOGIC;
  signal tile_config_n_46 : STD_LOGIC;
  signal tile_config_n_47 : STD_LOGIC;
  signal tile_config_n_48 : STD_LOGIC;
  signal tile_config_n_49 : STD_LOGIC;
  signal tile_config_n_50 : STD_LOGIC;
  signal tile_config_n_51 : STD_LOGIC;
  signal tile_config_n_52 : STD_LOGIC;
  signal tile_config_n_53 : STD_LOGIC;
  signal tile_config_n_54 : STD_LOGIC;
  signal tile_config_n_55 : STD_LOGIC;
  signal tile_config_n_56 : STD_LOGIC;
  signal tile_config_n_57 : STD_LOGIC;
  signal tile_config_n_58 : STD_LOGIC;
  signal tile_config_n_59 : STD_LOGIC;
  signal tile_config_n_6 : STD_LOGIC;
  signal tile_config_n_60 : STD_LOGIC;
  signal tile_config_n_61 : STD_LOGIC;
  signal tile_config_n_62 : STD_LOGIC;
  signal tile_config_n_63 : STD_LOGIC;
  signal tile_config_n_64 : STD_LOGIC;
  signal tile_config_n_65 : STD_LOGIC;
  signal tile_config_n_66 : STD_LOGIC;
  signal tile_config_n_67 : STD_LOGIC;
  signal tile_config_n_68 : STD_LOGIC;
  signal tile_config_n_69 : STD_LOGIC;
  signal tile_config_n_7 : STD_LOGIC;
  signal tile_config_n_70 : STD_LOGIC;
  signal tile_config_n_71 : STD_LOGIC;
  signal tile_config_n_72 : STD_LOGIC;
  signal tile_config_n_73 : STD_LOGIC;
  signal tile_config_n_74 : STD_LOGIC;
  signal tile_config_n_75 : STD_LOGIC;
  signal tile_config_n_76 : STD_LOGIC;
  signal tile_config_n_77 : STD_LOGIC;
  signal tile_config_n_78 : STD_LOGIC;
  signal tile_config_n_79 : STD_LOGIC;
  signal tile_config_n_8 : STD_LOGIC;
  signal tile_config_n_80 : STD_LOGIC;
  signal tile_config_n_81 : STD_LOGIC;
  signal tile_config_n_82 : STD_LOGIC;
  signal tile_config_n_83 : STD_LOGIC;
  signal tile_config_n_84 : STD_LOGIC;
  signal tile_config_n_85 : STD_LOGIC;
  signal tile_config_n_86 : STD_LOGIC;
  signal tile_config_n_87 : STD_LOGIC;
  signal tile_config_n_88 : STD_LOGIC;
  signal tile_config_n_89 : STD_LOGIC;
  signal tile_config_n_9 : STD_LOGIC;
  signal tile_config_n_90 : STD_LOGIC;
  signal tile_config_n_91 : STD_LOGIC;
  signal tile_config_n_92 : STD_LOGIC;
  signal tile_config_n_93 : STD_LOGIC;
  signal tile_config_n_94 : STD_LOGIC;
  signal tile_config_n_95 : STD_LOGIC;
  signal tile_config_n_96 : STD_LOGIC;
  signal tile_config_n_97 : STD_LOGIC;
  signal tile_config_n_98 : STD_LOGIC;
  signal tile_config_n_99 : STD_LOGIC;
  signal trim_code_adc : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trim_code_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_1\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_data_adc0[20]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \mem_data_adc0[22]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \mem_data_adc0[2]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \mem_data_adc0[31]_i_2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \mem_data_adc0[31]_i_4\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \mem_data_adc0[3]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \mem_data_adc1[20]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \mem_data_adc1[22]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \mem_data_adc1[2]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \mem_data_adc1[31]_i_2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \mem_data_adc1[31]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \mem_data_adc1[3]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \mem_data_adc2[20]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \mem_data_adc2[22]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \mem_data_adc2[2]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \mem_data_adc2[31]_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \mem_data_adc2[31]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \mem_data_adc2[3]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \mem_data_adc3[20]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \mem_data_adc3[22]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \mem_data_adc3[2]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \mem_data_adc3[31]_i_2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \mem_data_adc3[31]_i_4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \mem_data_adc3[3]_i_1\ : label is "soft_lutpair482";
begin
  \FSM_sequential_fsm_cs_reg[0]\ <= \^fsm_sequential_fsm_cs_reg[0]\;
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_1\ <= \^fsm_sequential_fsm_cs_reg[1]_1\;
  \FSM_sequential_fsm_cs_reg[1]_2\ <= \^fsm_sequential_fsm_cs_reg[1]_2\;
  adc0_done_reg_0 <= \^adc0_done_reg_0\;
  adc1_done_reg_0 <= \^adc1_done_reg_0\;
  adc1_sm_reset_i_1 <= \^adc1_sm_reset_i_1\;
  adc2_done_reg_0 <= \^adc2_done_reg_0\;
  adc2_sm_reset_i_2 <= \^adc2_sm_reset_i_2\;
  adc3_done_reg_0 <= \^adc3_done_reg_0\;
  adc3_sm_reset_i_3 <= \^adc3_sm_reset_i_3\;
  \mem_data_adc0_reg[31]_0\(2 downto 0) <= \^mem_data_adc0_reg[31]_0\(2 downto 0);
  \mem_data_adc1_reg[31]_0\(2 downto 0) <= \^mem_data_adc1_reg[31]_0\(2 downto 0);
  \mem_data_adc2_reg[31]_0\(2 downto 0) <= \^mem_data_adc2_reg[31]_0\(2 downto 0);
  \mem_data_adc3_reg[31]_0\(2 downto 0) <= \^mem_data_adc3_reg[31]_0\(2 downto 0);
  \trim_code_reg[5]\(2 downto 0) <= \^trim_code_reg[5]\(2 downto 0);
  user_drp_drdy <= \^user_drp_drdy\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
  user_drp_drdy_reg_1 <= \^user_drp_drdy_reg_1\;
  user_drp_drdy_reg_2 <= \^user_drp_drdy_reg_2\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => adc0_end_stage_r(3),
      I1 => adc0_end_stage_r(2),
      I2 => adc0_end_stage_r(1),
      I3 => adc0_bg_cal_en_written,
      I4 => adc0_done_i,
      O => \/i__n_0\
    );
\/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => adc1_end_stage_r(3),
      I1 => adc1_end_stage_r(2),
      I2 => adc1_end_stage_r(1),
      I3 => adc1_bg_cal_en_written,
      I4 => adc1_done_i,
      O => \/i___0_n_0\
    );
\/i___1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => adc2_end_stage_r(3),
      I1 => adc2_end_stage_r(2),
      I2 => adc2_end_stage_r(1),
      I3 => adc2_bg_cal_en_written,
      I4 => adc2_done_i,
      O => \/i___1_n_0\
    );
\/i___2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => adc3_end_stage_r(3),
      I1 => adc3_end_stage_r(2),
      I2 => adc3_end_stage_r(1),
      I3 => adc3_bg_cal_en_written,
      I4 => adc3_done_i,
      O => \/i___2_n_0\
    );
adc0_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \/i__n_0\,
      Q => \^adc0_done_reg_0\,
      R => '0'
    );
\adc0_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_end_stage_r_reg[3]_0\(0),
      Q => adc0_end_stage_r(0),
      S => p_0_in1_in
    );
\adc0_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_end_stage_r_reg[3]_0\(1),
      Q => adc0_end_stage_r(1),
      S => p_0_in1_in
    );
\adc0_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_end_stage_r_reg[3]_0\(2),
      Q => adc0_end_stage_r(2),
      S => p_0_in1_in
    );
\adc0_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_end_stage_r_reg[3]_0\(3),
      Q => adc0_end_stage_r(3),
      S => p_0_in1_in
    );
adc0_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATUS_COMMON(0),
      I1 => \^adc0_done_reg_0\,
      O => adc0_powerup_state
    );
adc0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_193,
      Q => adc0_restart_i_reg_n_0,
      R => '0'
    );
adc0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_22,
      Q => adc0_restart_pending,
      R => por_sm_reset
    );
\adc0_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_start_stage_r_reg[3]_0\(0),
      Q => adc0_start_stage_r(0),
      R => p_0_in1_in
    );
\adc0_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_start_stage_r_reg[3]_0\(1),
      Q => adc0_start_stage_r(1),
      R => p_0_in1_in
    );
\adc0_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_start_stage_r_reg[3]_0\(2),
      Q => adc0_start_stage_r(2),
      R => p_0_in1_in
    );
\adc0_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => \adc0_start_stage_r_reg[3]_0\(3),
      Q => adc0_start_stage_r(3),
      R => p_0_in1_in
    );
adc1_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \/i___0_n_0\,
      Q => \^adc1_done_reg_0\,
      R => '0'
    );
\adc1_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(0),
      Q => adc1_end_stage_r(0),
      S => p_0_in1_in
    );
\adc1_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(1),
      Q => adc1_end_stage_r(1),
      S => p_0_in1_in
    );
\adc1_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(2),
      Q => adc1_end_stage_r(2),
      S => p_0_in1_in
    );
\adc1_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(3),
      Q => adc1_end_stage_r(3),
      S => p_0_in1_in
    );
adc1_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_powerup_state_INST_0_0(0),
      I1 => \^adc1_done_reg_0\,
      O => adc1_powerup_state
    );
adc1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_192,
      Q => adc1_restart_i_reg_n_0,
      R => '0'
    );
adc1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_23,
      Q => adc1_restart_pending,
      R => por_sm_reset
    );
\adc1_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(4),
      Q => adc1_start_stage_r(0),
      R => p_0_in1_in
    );
\adc1_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(5),
      Q => adc1_start_stage_r(1),
      R => p_0_in1_in
    );
\adc1_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(6),
      Q => adc1_start_stage_r(2),
      R => p_0_in1_in
    );
\adc1_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc1_start_stage_r_reg[0]_0\,
      D => p_39_in(7),
      Q => adc1_start_stage_r(3),
      R => p_0_in1_in
    );
adc2_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \/i___1_n_0\,
      Q => \^adc2_done_reg_0\,
      R => '0'
    );
\adc2_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_end_stage_r_reg[3]_0\(0),
      Q => adc2_end_stage_r(0),
      S => p_0_in1_in
    );
\adc2_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_end_stage_r_reg[3]_0\(1),
      Q => adc2_end_stage_r(1),
      S => p_0_in1_in
    );
\adc2_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_end_stage_r_reg[3]_0\(2),
      Q => adc2_end_stage_r(2),
      S => p_0_in1_in
    );
\adc2_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_end_stage_r_reg[3]_0\(3),
      Q => adc2_end_stage_r(3),
      S => p_0_in1_in
    );
adc2_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_powerup_state_INST_0_0(0),
      I1 => \^adc2_done_reg_0\,
      O => adc2_powerup_state
    );
adc2_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_191,
      Q => adc2_restart_i_reg_n_0,
      R => '0'
    );
adc2_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_24,
      Q => adc2_restart_pending,
      R => por_sm_reset
    );
\adc2_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_start_stage_r_reg[3]_0\(0),
      Q => adc2_start_stage_r(0),
      R => p_0_in1_in
    );
\adc2_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_start_stage_r_reg[3]_0\(1),
      Q => adc2_start_stage_r(1),
      R => p_0_in1_in
    );
\adc2_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_start_stage_r_reg[3]_0\(2),
      Q => adc2_start_stage_r(2),
      R => p_0_in1_in
    );
\adc2_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc2_start_stage_r_reg[0]_0\,
      D => \adc2_start_stage_r_reg[3]_0\(3),
      Q => adc2_start_stage_r(3),
      R => p_0_in1_in
    );
adc3_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \/i___2_n_0\,
      Q => \^adc3_done_reg_0\,
      R => '0'
    );
\adc3_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_end_stage_r_reg[3]_0\(0),
      Q => adc3_end_stage_r(0),
      S => p_0_in1_in
    );
\adc3_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_end_stage_r_reg[3]_0\(1),
      Q => adc3_end_stage_r(1),
      S => p_0_in1_in
    );
\adc3_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_end_stage_r_reg[3]_0\(2),
      Q => adc3_end_stage_r(2),
      S => p_0_in1_in
    );
\adc3_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_end_stage_r_reg[3]_0\(3),
      Q => adc3_end_stage_r(3),
      S => p_0_in1_in
    );
adc3_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_powerup_state_INST_0_0(0),
      I1 => \^adc3_done_reg_0\,
      O => adc3_powerup_state
    );
adc3_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_190,
      Q => adc3_restart_i_reg_n_0,
      R => '0'
    );
adc3_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_25,
      Q => adc3_restart_pending,
      R => por_sm_reset
    );
\adc3_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_start_stage_r_reg[3]_0\(0),
      Q => adc3_start_stage_r(0),
      R => p_0_in1_in
    );
\adc3_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_start_stage_r_reg[3]_0\(1),
      Q => adc3_start_stage_r(1),
      R => p_0_in1_in
    );
\adc3_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_start_stage_r_reg[3]_0\(2),
      Q => adc3_start_stage_r(2),
      R => p_0_in1_in
    );
\adc3_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc3_start_stage_r_reg[0]_0\,
      D => \adc3_start_stage_r_reg[3]_0\(3),
      Q => adc3_start_stage_r(3),
      R => p_0_in1_in
    );
bgt_fsm_adc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bgt_fsm
     port map (
      D(0) => bgt_fsm_adc_n_19,
      Q(11 downto 9) => mem_data_adc2(26 downto 24),
      Q(8) => mem_data_adc2(19),
      Q(7 downto 6) => mem_data_adc2(17 downto 16),
      Q(5) => mem_data_adc2(7),
      Q(4 downto 0) => mem_data_adc2(5 downto 1),
      adc0_bgt_reset_i => adc0_bgt_reset_i,
      adc0_do_mon(7 downto 1) => adc0_do_mon(15 downto 9),
      adc0_do_mon(0) => adc0_do_mon(0),
      adc0_reset_i => adc0_reset_i,
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      adc_bgt_req => adc_bgt_req,
      adc_drp_rdy_bgt => adc_drp_rdy_bgt,
      bgt_drp_arb_gnt => adc_bgt_gnt,
      bgt_sm_done_adc => bgt_sm_done_adc,
      bgt_sm_start_adc => bgt_sm_start_adc,
      dest_out => dest_out,
      drp_addr(2) => adc_drp_addr_bgt(10),
      drp_addr(1 downto 0) => adc_drp_addr_bgt(6 downto 5),
      drp_den => adc_drp_den_bgt,
      drp_di(15 downto 0) => adc_drp_di_bgt(15 downto 0),
      drp_wen => adc_drp_wen_bgt,
      \drpdi_por[10]_i_2\(4 downto 3) => p_1_in(2 downto 1),
      \drpdi_por[10]_i_2\(2) => por_fsm_adc0_n_13,
      \drpdi_por[10]_i_2\(1) => por_fsm_adc0_n_14,
      \drpdi_por[10]_i_2\(0) => por_fsm_adc0_n_15,
      \drpdi_por[10]_i_3__2\(1) => p_1_in_10(2),
      \drpdi_por[10]_i_3__2\(0) => por_fsm_adc3_n_11,
      \drpdi_por[10]_i_4__1\(6) => p_1_in_9(2),
      \drpdi_por[10]_i_4__1\(5) => por_fsm_adc2_n_55,
      \drpdi_por[10]_i_4__1\(4) => por_fsm_adc2_n_56,
      \drpdi_por[10]_i_4__1\(3) => por_fsm_adc2_n_57,
      \drpdi_por[10]_i_4__1\(2) => por_fsm_adc2_n_58,
      \drpdi_por[10]_i_4__1\(1) => por_fsm_adc2_n_59,
      \drpdi_por[10]_i_4__1\(0) => por_fsm_adc2_n_60,
      \drpdi_por[1]_i_3__1_0\ => por_fsm_adc2_n_63,
      \drpdi_por[4]_i_3_0\(7) => \^mem_data_adc0_reg[31]_0\(2),
      \drpdi_por[4]_i_3_0\(6) => \^mem_data_adc0_reg[31]_0\(0),
      \drpdi_por[4]_i_3_0\(5 downto 4) => mem_data_adc0(25 downto 24),
      \drpdi_por[4]_i_3_0\(3) => mem_data_adc0(19),
      \drpdi_por[4]_i_3_0\(2 downto 0) => mem_data_adc0(6 downto 4),
      \drpdi_por[4]_i_3_1\ => por_fsm_adc0_n_70,
      \drpdi_por_reg[1]\ => por_fsm_adc1_n_64,
      \drpdi_por_reg[1]_0\ => por_fsm_adc1_n_10,
      \drpdi_por_reg[1]_1\ => por_fsm_adc2_n_62,
      \drpdi_por_reg[1]_2\ => por_fsm_adc3_n_44,
      \drpdi_por_reg[2]\ => por_fsm_adc0_n_46,
      \drpdi_por_reg[2]_0\ => por_fsm_adc3_n_37,
      \drpdi_por_reg[3]\ => por_fsm_adc0_n_71,
      \drpdi_por_reg[4]\ => por_fsm_adc0_n_25,
      \drpdi_por_reg[4]_0\ => por_fsm_adc0_n_26,
      \drpdi_por_reg[5]\ => por_fsm_adc3_n_59,
      \drpdi_por_reg[5]_0\ => por_fsm_adc1_n_58,
      \drpdi_por_reg[5]_1\ => por_fsm_adc2_n_64,
      \drpdi_por_reg[5]_2\ => por_fsm_adc2_n_12,
      \drpdi_por_reg[5]_3\ => por_fsm_adc2_n_10,
      \drpdi_por_reg[5]_4\ => por_fsm_adc3_n_58,
      \drpdi_por_reg[6]\ => por_fsm_adc1_n_19,
      \drpdi_por_reg[6]_0\ => por_fsm_adc1_n_11,
      \drpdi_por_reg[6]_1\ => por_fsm_adc1_n_20,
      \drpdi_por_reg[6]_2\ => por_fsm_adc1_n_57,
      \drpdi_por_reg[6]_3\ => por_fsm_adc2_n_71,
      \drpdi_por_reg[6]_4\ => por_fsm_adc3_n_12,
      \drpdi_por_reg[6]_5\ => por_fsm_adc3_n_13,
      \drpdi_por_reg[7]\(2) => mem_data_adc3(19),
      \drpdi_por_reg[7]\(1) => mem_data_adc3(16),
      \drpdi_por_reg[7]\(0) => mem_data_adc3(5),
      \drpdi_por_reg[7]_0\ => por_fsm_adc3_n_14,
      \drpdi_por_reg[7]_1\ => por_fsm_adc3_n_22,
      \drpdi_por_reg[7]_2\ => por_fsm_adc0_n_24,
      \drpdi_por_reg[7]_3\ => por_fsm_adc0_n_69,
      \drpdi_por_reg[7]_4\ => por_fsm_adc0_n_63,
      \drpdi_por_reg[7]_5\ => por_fsm_adc2_n_61,
      \drpdi_por_reg[8]\ => por_fsm_adc2_n_11,
      \drpdi_por_reg[8]_0\ => por_fsm_adc2_n_65,
      \drpdi_por_reg[9]\ => \drpdi_por_reg[9]_0\,
      \drpdi_por_reg[9]_0\ => \drpdi_por_reg[9]_1\,
      \drpdi_por_reg[9]_1\(2) => p_1_in_8(1),
      \drpdi_por_reg[9]_1\(1) => por_fsm_adc1_n_22,
      \drpdi_por_reg[9]_1\(0) => por_fsm_adc1_n_23,
      mem_data_adc0(1) => mem_data_adc0(32),
      mem_data_adc0(0) => mem_data_adc0(9),
      \mem_data_adc0_reg[19]\ => bgt_fsm_adc_n_8,
      \mem_data_adc0_reg[6]\ => bgt_fsm_adc_n_15,
      mem_data_adc1(5 downto 4) => mem_data_adc1(25 downto 24),
      mem_data_adc1(3) => mem_data_adc1(19),
      mem_data_adc1(2) => mem_data_adc1(9),
      mem_data_adc1(1 downto 0) => mem_data_adc1(6 downto 5),
      \mem_data_adc2_reg[19]\ => bgt_fsm_adc_n_33,
      \mem_data_adc2_reg[5]\ => bgt_fsm_adc_n_31,
      \mem_data_adc3_reg[19]\ => bgt_fsm_adc_n_7,
      \mem_data_adc3_reg[19]_0\ => bgt_fsm_adc_n_42,
      \rdata_reg[1]\ => bgt_fsm_adc_n_34,
      \rdata_reg[2]\ => bgt_fsm_adc_n_35,
      \rdata_reg[3]\ => bgt_fsm_adc_n_36,
      \rdata_reg[4]\ => bgt_fsm_adc_n_11,
      \rdata_reg[4]_0\ => bgt_fsm_adc_n_37,
      \rdata_reg[9]\ => bgt_fsm_adc_n_17,
      \rdata_reg[9]_0\ => bgt_fsm_adc_n_23,
      s_axi_aclk => s_axi_aclk,
      \syncstages_ff_reg[3]\ => bgt_fsm_adc_n_9,
      \syncstages_ff_reg[3]_0\ => bgt_fsm_adc_n_28,
      \syncstages_ff_reg[3]_1\ => bgt_fsm_adc_n_38,
      trim_code(4 downto 2) => \^trim_code_reg[5]\(2 downto 0),
      trim_code(1) => trim_code_adc(2),
      trim_code(0) => trim_code_adc(0),
      \trim_code_reg[0]_0\ => bgt_fsm_adc_n_13,
      \trim_code_reg[0]_1\ => bgt_fsm_adc_n_24,
      \trim_code_reg[0]_2\ => bgt_fsm_adc_n_43,
      \trim_code_reg[1]_0\ => bgt_fsm_adc_n_12,
      \trim_code_reg[1]_1\(1) => bgt_fsm_adc_n_20,
      \trim_code_reg[1]_1\(0) => bgt_fsm_adc_n_21,
      \trim_code_reg[1]_2\ => bgt_fsm_adc_n_25,
      \trim_code_reg[1]_3\ => bgt_fsm_adc_n_30,
      \trim_code_reg[1]_4\ => bgt_fsm_adc_n_44,
      \trim_code_reg[2]_0\ => bgt_fsm_adc_n_16,
      \trim_code_reg[2]_1\ => bgt_fsm_adc_n_32,
      \trim_code_reg[3]_0\ => bgt_fsm_adc_n_26,
      \trim_code_reg[4]_0\ => bgt_fsm_adc_n_27,
      \trim_code_reg[4]_1\ => bgt_fsm_adc_n_39,
      \trim_code_reg[5]_0\ => bgt_fsm_adc_n_0,
      \trim_code_reg[5]_1\ => bgt_fsm_adc_n_6,
      \trim_code_reg[5]_2\ => bgt_fsm_adc_n_14,
      \trim_code_reg[5]_3\ => bgt_fsm_adc_n_18,
      \trim_code_reg[5]_4\ => bgt_fsm_adc_n_22,
      \trim_code_reg[5]_5\ => bgt_fsm_adc_n_29,
      \trim_code_reg[5]_6\ => bgt_fsm_adc_n_40,
      \trim_code_reg[5]_7\ => bgt_fsm_adc_n_41,
      wait_event_i_2 => clocks_ok_r_reg,
      \wait_event_i_2__0\ => clocks_ok_r_reg_0,
      \wait_event_i_2__0_0\ => power_ok_r_reg,
      wait_event_reg => clocks_ok_r_reg_1,
      wait_event_reg_0 => power_ok_r_reg_0
    );
constants_config: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_constants_config
     port map (
      D(3 downto 0) => slice_enables_adc0(3 downto 0),
      \FSM_sequential_const_sm_state_adc1_reg[1]_0\(1 downto 0) => const_sm_state_adc1(1 downto 0),
      \FSM_sequential_const_sm_state_adc2_reg[1]_0\(1 downto 0) => const_sm_state_adc2(1 downto 0),
      \FSM_sequential_const_sm_state_adc3_reg[1]_0\(1 downto 0) => const_sm_state_adc3(1 downto 0),
      \FSM_sequential_fsm_cs_reg[1]\ => \FSM_sequential_fsm_cs_reg[2]_9\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => por_fsm_adc0_n_62,
      Q(1 downto 0) => const_sm_state_adc0(1 downto 0),
      adc0_bg_cal_off(1 downto 0) => adc0_bg_cal_off(1 downto 0),
      \adc0_bg_cal_off_reg[2]_0\(1) => por_fsm_adc0_n_49,
      \adc0_bg_cal_off_reg[2]_0\(0) => por_fsm_adc0_n_50,
      adc0_cal_done => adc0_cal_done,
      adc0_cal_start => adc0_cal_start,
      \adc0_drpaddr_reg[10]_0\(9 downto 7) => adc0_drpaddr_const(10 downto 8),
      \adc0_drpaddr_reg[10]_0\(6 downto 0) => adc0_drpaddr_const(6 downto 0),
      \adc0_drpdi_reg[10]_0\(0) => \por_timer_start_val_reg[11]\(0),
      \adc0_drpdi_reg[15]_0\(14) => adc0_drpdi_const(15),
      \adc0_drpdi_reg[15]_0\(13 downto 0) => adc0_drpdi_const(13 downto 0),
      adc0_drpen_const => adc0_drpen_const,
      adc0_drprdy_const => adc0_drprdy_const,
      adc0_reset_i => adc0_reset_i,
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      adc1_bg_cal_off(1 downto 0) => adc1_bg_cal_off(1 downto 0),
      \adc1_bg_cal_off_reg[2]_0\(1) => por_fsm_adc1_n_44,
      \adc1_bg_cal_off_reg[2]_0\(0) => por_fsm_adc1_n_45,
      adc1_cal_done => adc1_cal_done,
      adc1_cal_start => adc1_cal_start,
      \adc1_drpaddr_reg[10]_0\(9 downto 7) => adc1_drpaddr_const(10 downto 8),
      \adc1_drpaddr_reg[10]_0\(6 downto 0) => adc1_drpaddr_const(6 downto 0),
      \adc1_drpdi_reg[0]_0\ => \^adc1_sm_reset_i_1\,
      \adc1_drpdi_reg[10]_0\(0) => \por_timer_start_val_reg[11]_2\(0),
      \adc1_drpdi_reg[15]_0\(14) => adc1_drpdi_const(15),
      \adc1_drpdi_reg[15]_0\(13 downto 0) => adc1_drpdi_const(13 downto 0),
      adc1_drpen_const => adc1_drpen_const,
      adc1_drprdy_const => adc1_drprdy_const,
      adc2_bg_cal_off(1 downto 0) => adc2_bg_cal_off(1 downto 0),
      \adc2_bg_cal_off_reg[0]_0\(0) => p_0_in1_in,
      \adc2_bg_cal_off_reg[2]_0\(1) => por_fsm_adc2_n_41,
      \adc2_bg_cal_off_reg[2]_0\(0) => por_fsm_adc2_n_42,
      adc2_cal_done => adc2_cal_done,
      adc2_cal_start => adc2_cal_start,
      \adc2_drpaddr_reg[10]_0\(9 downto 7) => adc2_drpaddr_const(10 downto 8),
      \adc2_drpaddr_reg[10]_0\(6 downto 0) => adc2_drpaddr_const(6 downto 0),
      \adc2_drpdi[10]_i_2_0\(0) => \por_timer_start_val_reg[11]_1\(0),
      \adc2_drpdi_reg[0]_0\ => \^adc2_sm_reset_i_2\,
      \adc2_drpdi_reg[15]_0\(14) => adc2_drpdi_const(15),
      \adc2_drpdi_reg[15]_0\(13 downto 0) => adc2_drpdi_const(13 downto 0),
      adc2_drpen_const => adc2_drpen_const,
      adc2_drprdy_const => adc2_drprdy_const,
      adc3_bg_cal_off(1 downto 0) => adc3_bg_cal_off(1 downto 0),
      \adc3_bg_cal_off_reg[2]_0\(1) => por_fsm_adc3_n_45,
      \adc3_bg_cal_off_reg[2]_0\(0) => por_fsm_adc3_n_46,
      adc3_cal_done => adc3_cal_done,
      adc3_cal_start => adc3_cal_start,
      \adc3_drpaddr_reg[10]_0\(9 downto 7) => adc3_drpaddr_const(10 downto 8),
      \adc3_drpaddr_reg[10]_0\(6 downto 0) => adc3_drpaddr_const(6 downto 0),
      \adc3_drpdi_reg[0]_0\ => \^adc3_sm_reset_i_3\,
      \adc3_drpdi_reg[10]_0\(0) => \por_timer_start_val_reg[11]_0\(0),
      \adc3_drpdi_reg[15]_0\(14) => adc3_drpdi_const(15),
      \adc3_drpdi_reg[15]_0\(13 downto 0) => adc3_drpdi_const(13 downto 0),
      adc3_drpen_const => adc3_drpen_const,
      adc3_drprdy_const => adc3_drprdy_const,
      adc_bgt_req => adc_bgt_req,
      const_gnt_adc0 => const_gnt_adc0,
      const_gnt_adc1 => const_gnt_adc1,
      const_gnt_adc2 => const_gnt_adc2,
      const_gnt_adc3 => const_gnt_adc3,
      const_req_adc0 => const_req_adc0,
      const_req_adc1 => const_req_adc1,
      const_req_adc2 => const_req_adc2,
      const_req_adc3 => const_req_adc3,
      \data_index_adc0_reg[5]_0\(1 downto 0) => adc0_operation(5 downto 4),
      \data_index_adc1_reg[5]_0\(1 downto 0) => adc1_operation(5 downto 4),
      \data_index_adc2_reg[3]_0\(1 downto 0) => adc2_operation(5 downto 4),
      \data_index_adc2_reg[5]_0\ => por_fsm_adc2_n_40,
      \data_index_adc3_reg[5]_0\(1 downto 0) => adc3_operation(5 downto 4),
      \data_stop_adc0_reg[4]_0\(3 downto 2) => data_stop_adc0(4 downto 3),
      \data_stop_adc0_reg[4]_0\(1) => por_fsm_adc0_n_42,
      \data_stop_adc0_reg[4]_0\(0) => por_fsm_adc0_n_43,
      \data_stop_adc1_reg[4]_0\(3 downto 2) => data_stop_adc1(4 downto 3),
      \data_stop_adc1_reg[4]_0\(1) => por_fsm_adc1_n_40,
      \data_stop_adc1_reg[4]_0\(0) => por_fsm_adc1_n_41,
      \data_stop_adc2_reg[4]_0\(3 downto 2) => data_stop_adc2(4 downto 3),
      \data_stop_adc2_reg[4]_0\(1) => por_fsm_adc2_n_36,
      \data_stop_adc2_reg[4]_0\(0) => por_fsm_adc2_n_37,
      \data_stop_adc3_reg[4]_0\(3 downto 2) => data_stop_adc3(4 downto 3),
      \data_stop_adc3_reg[4]_0\(1) => por_fsm_adc3_n_40,
      \data_stop_adc3_reg[4]_0\(0) => por_fsm_adc3_n_41,
      drp_req_adc0 => tc_req_adc0,
      drp_req_adc0_reg_0 => constants_config_n_21,
      drp_req_adc1 => tc_req_adc1,
      drp_req_adc1_reg_0 => constants_config_n_22,
      drp_req_adc2 => tc_req_adc2,
      drp_req_adc2_reg_0 => constants_config_n_23,
      drp_req_adc3 => tc_req_adc3,
      drp_req_adc3_reg_0 => constants_config_n_24,
      \mu_adc0_reg[3]_0\(2 downto 0) => mu_adc0(3 downto 1),
      \mu_adc1_reg[3]_0\(2 downto 0) => mu_adc1(3 downto 1),
      \mu_adc2_reg[3]_0\(2 downto 0) => mu_adc2(3 downto 1),
      \mu_adc3_reg[3]_0\(2 downto 0) => mu_adc3(3 downto 1),
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      p_5_in => p_5_in,
      reset_const_i => reset_const_i,
      s_axi_aclk => s_axi_aclk,
      \signal_high_adc0_reg[2]_0\(1) => signal_high_adc0(2),
      \signal_high_adc0_reg[2]_0\(0) => signal_high_adc0(0),
      \signal_high_adc1_reg[2]_0\(1) => signal_high_adc1(2),
      \signal_high_adc1_reg[2]_0\(0) => signal_high_adc1(0),
      \signal_high_adc2_reg[2]_0\(1) => signal_high_adc2(2),
      \signal_high_adc2_reg[2]_0\(0) => signal_high_adc2(0),
      \signal_high_adc3_reg[2]_0\(1) => signal_high_adc3(2),
      \signal_high_adc3_reg[2]_0\(0) => signal_high_adc3(0),
      \slice_enables_adc1_reg[3]_0\(3 downto 0) => slice_enables_adc1(3 downto 0),
      \slice_enables_adc2_reg[3]_0\(3 downto 0) => slice_enables_adc2(3 downto 0),
      \slice_enables_adc3_reg[3]_0\(3 downto 0) => slice_enables_adc3(3 downto 0)
    );
dac0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_189,
      Q => dac0_restart_i_reg_n_0,
      R => '0'
    );
dac0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_26,
      Q => dac0_restart_pending,
      R => por_sm_reset
    );
dac1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_188,
      Q => dac1_restart_i_reg_n_0,
      R => '0'
    );
dac1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_27,
      Q => dac1_restart_pending,
      R => por_sm_reset
    );
drp_arbiter_adc0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc
     port map (
      \FSM_onehot_state_reg[4]\(2 downto 0) => \FSM_onehot_state_reg[4]_0\(2 downto 0),
      \FSM_onehot_state_reg[4]_0\(2 downto 0) => \FSM_onehot_state_reg[4]_7\(2 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_9\,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_10\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => por_fsm_adc0_n_61,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \^fsm_sequential_fsm_cs_reg[1]_1\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => constants_config_n_21,
      \FSM_sequential_fsm_cs_reg[1]_2\ => \FSM_sequential_fsm_cs_reg[2]_9\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => \FSM_sequential_fsm_cs_reg[2]\,
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_0\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => por_fsm_adc0_n_60,
      \FSM_sequential_tc_sm_state[2]_i_4\ => \tc_enable_reg_n_0_[0]\,
      \FSM_sequential_tc_sm_state[2]_i_4_0\ => \tc_enable_reg_n_0_[1]\,
      Q(1 downto 0) => fsm_cs(1 downto 0),
      access_type_6 => access_type_6,
      adc0_daddr_mon(10 downto 0) => adc0_daddr_mon(10 downto 0),
      \adc0_daddr_mon[10]_INST_0_0\(9 downto 7) => adc0_drpaddr_por(10 downto 8),
      \adc0_daddr_mon[10]_INST_0_0\(6 downto 0) => adc0_drpaddr_por(6 downto 0),
      \adc0_daddr_mon[10]_INST_0_1\(2) => adc0_drpaddr_status(10),
      \adc0_daddr_mon[10]_INST_0_1\(1 downto 0) => adc0_drpaddr_status(6 downto 5),
      adc0_di_mon(15 downto 0) => adc0_di_mon(15 downto 0),
      \adc0_di_mon[15]_INST_0_0\(15 downto 0) => adc0_drpdi_por(15 downto 0),
      adc0_drpen_const => adc0_drpen_const,
      adc0_drpen_por => adc0_drpen_por,
      adc0_drpen_status => adc0_drpen_status,
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_const => adc0_drprdy_const,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drprdy_status => adc0_drprdy_status,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_reset_i => adc0_reset_i,
      adc0_status_gnt => adc0_status_gnt,
      adc0_status_req => adc0_status_req,
      adc_bgt_req => adc_bgt_req,
      adc_drp_rdy_bgt => adc_drp_rdy_bgt,
      bank10_write => bank10_write,
      bgt_drp_arb_gnt => adc_bgt_gnt,
      const_config_drp_drdy_reg_0 => const_config_drp_drdy_reg,
      const_gnt_adc0 => const_gnt_adc0,
      const_req_adc0 => const_req_adc0,
      drp_addr(2) => adc_drp_addr_bgt(10),
      drp_addr(1 downto 0) => adc_drp_addr_bgt(6 downto 5),
      \drp_addr_reg[2]\ => \drp_addr_reg[2]\,
      drp_den => adc_drp_den_bgt,
      drp_di(15 downto 0) => adc_drp_di_bgt(15 downto 0),
      drp_req_adc0 => tc_req_adc0,
      drp_wen => adc_drp_wen_bgt,
      dummy_read_req => dummy_read_req,
      dummy_read_req3 => dummy_read_req3,
      \icount_out[11]_i_8\ => \^fsm_sequential_fsm_cs_reg[0]_0\,
      \icount_out[11]_i_8_0\ => drp_RdAck_r_reg_1,
      \m00_axis_tdata[127]\(10 downto 0) => \rdata_reg[15]\(10 downto 0),
      \m00_axis_tdata[127]_0\ => tile_config_n_38,
      \m00_axis_tdata[127]_1\ => tile_config_n_39,
      \m00_axis_tdata[127]_10\ => tile_config_n_48,
      \m00_axis_tdata[127]_11\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \m00_axis_tdata[127]_12\ => tile_config_n_49,
      \m00_axis_tdata[127]_13\ => tile_config_n_50,
      \m00_axis_tdata[127]_14\ => tile_config_n_51,
      \m00_axis_tdata[127]_15\ => tile_config_n_52,
      \m00_axis_tdata[127]_16\ => tile_config_n_53,
      \m00_axis_tdata[127]_17\ => tile_config_n_54,
      \m00_axis_tdata[127]_18\ => tile_config_n_55,
      \m00_axis_tdata[127]_19\ => tile_config_n_56,
      \m00_axis_tdata[127]_2\ => tile_config_n_40,
      \m00_axis_tdata[127]_20\ => tile_config_n_57,
      \m00_axis_tdata[127]_21\ => tile_config_n_58,
      \m00_axis_tdata[127]_22\ => tile_config_n_59,
      \m00_axis_tdata[127]_23\ => tile_config_n_60,
      \m00_axis_tdata[127]_24\ => tile_config_n_61,
      \m00_axis_tdata[127]_25\ => tile_config_n_62,
      \m00_axis_tdata[127]_26\ => tile_config_n_63,
      \m00_axis_tdata[127]_3\ => tile_config_n_41,
      \m00_axis_tdata[127]_4\ => tile_config_n_42,
      \m00_axis_tdata[127]_5\ => tile_config_n_43,
      \m00_axis_tdata[127]_6\ => tile_config_n_44,
      \m00_axis_tdata[127]_7\ => tile_config_n_45,
      \m00_axis_tdata[127]_8\ => tile_config_n_46,
      \m00_axis_tdata[127]_9\ => tile_config_n_47,
      p_0_in => p_0_in,
      \pll_state_machine.status_req_reg\ => drp_arbiter_adc0_n_48,
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc1 => tc_gnt_adc1,
      tc_gnt_adc2 => tc_gnt_adc2,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_adc0_n_49,
      user_drp_drdy => \^user_drp_drdy\,
      user_drp_drdy_reg_0 => \^user_drp_drdy_reg_0\,
      user_drp_drdy_reg_1 => drp_arbiter_adc0_n_17
    );
drp_arbiter_adc1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_30
     port map (
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]_0\(1 downto 0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\ => \^fsm_sequential_fsm_cs_reg[1]_2\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_3\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => por_fsm_adc1_n_56,
      \FSM_sequential_fsm_cs_reg[2]_0\ => \FSM_sequential_fsm_cs_reg[2]_1\,
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_2\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => por_fsm_adc1_n_55,
      Q(2 downto 0) => fsm_cs_0(2 downto 0),
      access_type_5 => access_type_5,
      adc1_daddr_mon(10 downto 0) => adc1_daddr_mon(10 downto 0),
      \adc1_daddr_mon[10]_INST_0_0\(9 downto 7) => adc1_drpaddr_por(10 downto 8),
      \adc1_daddr_mon[10]_INST_0_0\(6 downto 0) => adc1_drpaddr_por(6 downto 0),
      \adc1_daddr_mon[10]_INST_0_1\(10 downto 0) => \rdata_reg[15]\(10 downto 0),
      \adc1_daddr_mon[10]_INST_0_2\(2) => adc1_drpaddr_status(10),
      \adc1_daddr_mon[10]_INST_0_2\(1 downto 0) => adc1_drpaddr_status(6 downto 5),
      adc1_di_mon(15 downto 0) => adc1_di_mon(15 downto 0),
      adc1_drpen_const => adc1_drpen_const,
      adc1_drpen_por => adc1_drpen_por,
      adc1_drpen_status => adc1_drpen_status,
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_const => adc1_drprdy_const,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drprdy_status => adc1_drprdy_status,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      adc1_status_gnt => adc1_status_gnt,
      adc1_status_req => adc1_status_req,
      bank12_write => bank12_write,
      const_config_drp_drdy_reg_0 => const_config_drp_drdy_reg_0,
      const_gnt_adc1 => const_gnt_adc1,
      const_req_adc1 => const_req_adc1,
      drp_req_adc1 => tc_req_adc1,
      dummy_read_req => dummy_read_req_1,
      dummy_read_req3 => dummy_read_req3,
      \icount_out[11]_i_8\ => drp_RdAck_r_reg_2,
      \icount_out[11]_i_8_0\ => \^fsm_sequential_fsm_cs_reg[0]\,
      \icount_out[11]_i_8_1\ => \FSM_onehot_state_reg[4]_1\,
      \m10_axis_tdata[127]\ => tile_config_n_64,
      \m10_axis_tdata[127]_0\ => tile_config_n_66,
      \m10_axis_tdata[127]_1\ => tile_config_n_68,
      \m10_axis_tdata[127]_10\ => tile_config_n_79,
      \m10_axis_tdata[127]_11\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \m10_axis_tdata[127]_12\ => tile_config_n_80,
      \m10_axis_tdata[127]_13\ => tile_config_n_81,
      \m10_axis_tdata[127]_14\ => tile_config_n_82,
      \m10_axis_tdata[127]_15\ => tile_config_n_83,
      \m10_axis_tdata[127]_16\ => tile_config_n_84,
      \m10_axis_tdata[127]_17\ => tile_config_n_85,
      \m10_axis_tdata[127]_18\ => tile_config_n_86,
      \m10_axis_tdata[127]_19\ => tile_config_n_87,
      \m10_axis_tdata[127]_2\ => tile_config_n_70,
      \m10_axis_tdata[127]_20\ => tile_config_n_88,
      \m10_axis_tdata[127]_21\ => tile_config_n_89,
      \m10_axis_tdata[127]_22\ => tile_config_n_90,
      \m10_axis_tdata[127]_23\ => tile_config_n_91,
      \m10_axis_tdata[127]_24\ => tile_config_n_92,
      \m10_axis_tdata[127]_25\ => tile_config_n_93,
      \m10_axis_tdata[127]_26\ => tile_config_n_94,
      \m10_axis_tdata[127]_3\ => tile_config_n_71,
      \m10_axis_tdata[127]_4\ => tile_config_n_73,
      \m10_axis_tdata[127]_5\ => tile_config_n_74,
      \m10_axis_tdata[127]_6\ => tile_config_n_75,
      \m10_axis_tdata[127]_7\ => tile_config_n_77,
      \m10_axis_tdata[127]_8\ => tile_config_n_78,
      \m10_axis_tdata[127]_9\(15 downto 0) => adc1_drpdi_por(15 downto 0),
      p_3_in => p_3_in,
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc1 => tc_gnt_adc1,
      user_drp_drdy => \^user_drp_drdy_reg_2\,
      user_drp_drdy_reg_0 => \^user_drp_drdy_reg_1\,
      user_drp_drdy_reg_1 => drp_arbiter_adc1_n_15,
      user_drp_drdy_reg_2 => user_drp_drdy_reg_4
    );
drp_arbiter_adc2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_31
     port map (
      \FSM_onehot_state_reg[4]\(2 downto 0) => \FSM_onehot_state_reg[4]\(2 downto 0),
      \FSM_onehot_state_reg[4]_0\(2 downto 0) => \FSM_onehot_state_reg[4]_4\(2 downto 0),
      \FSM_onehot_state_reg[4]_1\ => drp_RdAck_r_reg_0,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_6\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_4\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => por_fsm_adc2_n_53,
      \FSM_sequential_fsm_cs_reg[2]_0\ => drp_arbiter_adc2_n_17,
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_3\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => \FSM_sequential_fsm_cs_reg[2]_4\,
      \FSM_sequential_fsm_cs_reg[2]_3\ => por_fsm_adc2_n_52,
      Q(2 downto 0) => fsm_cs_2(2 downto 0),
      access_type_4 => access_type_4,
      adc2_daddr_mon(10 downto 0) => adc2_daddr_mon(10 downto 0),
      \adc2_daddr_mon[10]_INST_0_0\(9 downto 7) => adc2_drpaddr_por(10 downto 8),
      \adc2_daddr_mon[10]_INST_0_0\(6 downto 0) => adc2_drpaddr_por(6 downto 0),
      \adc2_daddr_mon[10]_INST_0_1\(2) => adc2_drpaddr_status(10),
      \adc2_daddr_mon[10]_INST_0_1\(1 downto 0) => adc2_drpaddr_status(6 downto 5),
      adc2_di_mon(15 downto 0) => adc2_di_mon(15 downto 0),
      adc2_drpen_const => adc2_drpen_const,
      adc2_drpen_por => adc2_drpen_por,
      adc2_drpen_status => adc2_drpen_status,
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_const => adc2_drprdy_const,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drprdy_status => adc2_drprdy_status,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      adc2_status_gnt => adc2_status_gnt,
      adc2_status_req => adc2_status_req,
      bank14_write => bank14_write,
      const_config_drp_drdy_reg_0 => const_config_drp_drdy_reg_1,
      const_gnt_adc2 => const_gnt_adc2,
      const_req_adc2 => const_req_adc2,
      drp_req_adc2 => tc_req_adc2,
      dummy_read_req => dummy_read_req_3,
      dummy_read_req3 => dummy_read_req3,
      \m20_axis_tdata[127]\ => tile_config_n_95,
      \m20_axis_tdata[127]_0\(10 downto 0) => \rdata_reg[15]\(10 downto 0),
      \m20_axis_tdata[127]_1\ => tile_config_n_96,
      \m20_axis_tdata[127]_10\(15 downto 0) => adc2_drpdi_por(15 downto 0),
      \m20_axis_tdata[127]_11\ => tile_config_n_105,
      \m20_axis_tdata[127]_12\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \m20_axis_tdata[127]_13\ => tile_config_n_106,
      \m20_axis_tdata[127]_14\ => tile_config_n_107,
      \m20_axis_tdata[127]_15\ => tile_config_n_108,
      \m20_axis_tdata[127]_16\ => tile_config_n_109,
      \m20_axis_tdata[127]_17\ => tile_config_n_110,
      \m20_axis_tdata[127]_18\ => tile_config_n_111,
      \m20_axis_tdata[127]_19\ => tile_config_n_112,
      \m20_axis_tdata[127]_2\ => tile_config_n_97,
      \m20_axis_tdata[127]_20\ => tile_config_n_113,
      \m20_axis_tdata[127]_21\ => tile_config_n_114,
      \m20_axis_tdata[127]_22\ => tile_config_n_115,
      \m20_axis_tdata[127]_23\ => tile_config_n_116,
      \m20_axis_tdata[127]_24\ => tile_config_n_117,
      \m20_axis_tdata[127]_25\ => tile_config_n_118,
      \m20_axis_tdata[127]_26\ => tile_config_n_119,
      \m20_axis_tdata[127]_27\ => tile_config_n_120,
      \m20_axis_tdata[127]_3\ => tile_config_n_98,
      \m20_axis_tdata[127]_4\ => tile_config_n_99,
      \m20_axis_tdata[127]_5\ => tile_config_n_100,
      \m20_axis_tdata[127]_6\ => tile_config_n_101,
      \m20_axis_tdata[127]_7\ => tile_config_n_102,
      \m20_axis_tdata[127]_8\ => tile_config_n_103,
      \m20_axis_tdata[127]_9\ => tile_config_n_104,
      p_4_in => p_4_in,
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc2 => tc_gnt_adc2,
      user_drp_drdy_reg_0 => user_drp_drdy_reg_3
    );
drp_arbiter_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_adc_32
     port map (
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]\(1 downto 0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_5\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => por_fsm_adc3_n_57,
      \FSM_sequential_fsm_cs_reg[2]_0\ => drp_arbiter_adc3_n_17,
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_5\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => \FSM_sequential_fsm_cs_reg[2]_6\,
      \FSM_sequential_fsm_cs_reg[2]_3\ => por_fsm_adc3_n_56,
      Q(2 downto 0) => fsm_cs_4(2 downto 0),
      access_type_3 => access_type_3,
      access_type_reg => access_type_reg,
      adc3_daddr_mon(10 downto 0) => adc3_daddr_mon(10 downto 0),
      \adc3_daddr_mon[10]_INST_0_0\(9 downto 7) => adc3_drpaddr_por(10 downto 8),
      \adc3_daddr_mon[10]_INST_0_0\(6 downto 0) => adc3_drpaddr_por(6 downto 0),
      \adc3_daddr_mon[10]_INST_0_1\(2) => adc3_drpaddr_status(10),
      \adc3_daddr_mon[10]_INST_0_1\(1 downto 0) => adc3_drpaddr_status(6 downto 5),
      adc3_di_mon(15 downto 0) => adc3_di_mon(15 downto 0),
      adc3_drpen_const => adc3_drpen_const,
      adc3_drpen_por => adc3_drpen_por,
      adc3_drpen_status => adc3_drpen_status,
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_const => adc3_drprdy_const,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drprdy_status => adc3_drprdy_status,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      adc3_status_gnt => adc3_status_gnt,
      adc3_status_req => adc3_status_req,
      bank16_write => bank16_write,
      const_config_drp_drdy_reg_0 => const_config_drp_drdy_reg_2,
      const_gnt_adc3 => const_gnt_adc3,
      const_req_adc3 => const_req_adc3,
      drp_req_adc3 => tc_req_adc3,
      dummy_read_req => dummy_read_req_5,
      dummy_read_req3 => dummy_read_req3,
      \icount_out[11]_i_6\ => drp_arbiter_adc0_n_17,
      \icount_out[11]_i_6_0\ => drp_RdAck_r_reg,
      \icount_out[11]_i_6_1\ => drp_arbiter_adc1_n_15,
      \icount_out[11]_i_6_2\ => \icount_out[11]_i_6\,
      \m30_axis_tdata[127]\ => tile_config_n_121,
      \m30_axis_tdata[127]_0\(10 downto 0) => \rdata_reg[15]\(10 downto 0),
      \m30_axis_tdata[127]_1\ => tile_config_n_122,
      \m30_axis_tdata[127]_10\(15 downto 0) => adc3_drpdi_por(15 downto 0),
      \m30_axis_tdata[127]_11\ => tile_config_n_131,
      \m30_axis_tdata[127]_12\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \m30_axis_tdata[127]_13\ => tile_config_n_132,
      \m30_axis_tdata[127]_14\ => tile_config_n_133,
      \m30_axis_tdata[127]_15\ => tile_config_n_134,
      \m30_axis_tdata[127]_16\ => tile_config_n_135,
      \m30_axis_tdata[127]_17\ => tile_config_n_136,
      \m30_axis_tdata[127]_18\ => tile_config_n_137,
      \m30_axis_tdata[127]_19\ => tile_config_n_138,
      \m30_axis_tdata[127]_2\ => tile_config_n_123,
      \m30_axis_tdata[127]_20\ => tile_config_n_139,
      \m30_axis_tdata[127]_21\ => tile_config_n_140,
      \m30_axis_tdata[127]_22\ => tile_config_n_141,
      \m30_axis_tdata[127]_23\ => tile_config_n_142,
      \m30_axis_tdata[127]_24\ => tile_config_n_143,
      \m30_axis_tdata[127]_25\ => tile_config_n_144,
      \m30_axis_tdata[127]_26\ => tile_config_n_145,
      \m30_axis_tdata[127]_27\ => tile_config_n_146,
      \m30_axis_tdata[127]_3\ => tile_config_n_124,
      \m30_axis_tdata[127]_4\ => tile_config_n_125,
      \m30_axis_tdata[127]_5\ => tile_config_n_126,
      \m30_axis_tdata[127]_6\ => tile_config_n_127,
      \m30_axis_tdata[127]_7\ => tile_config_n_128,
      \m30_axis_tdata[127]_8\ => tile_config_n_129,
      \m30_axis_tdata[127]_9\ => tile_config_n_130,
      p_5_in => p_5_in,
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc3 => tc_gnt_adc3,
      user_drp_drdy_reg_0 => user_drp_drdy_reg,
      user_drp_drdy_reg_1 => user_drp_drdy_reg_5
    );
drp_arbiter_dac0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter
     port map (
      E(0) => drp_arbiter_dac0_n_38,
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]_1\(1 downto 0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^fsm_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_dac0_n_11,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_6\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => \FSM_sequential_fsm_cs_reg[2]_7\,
      \FSM_sequential_fsm_cs_reg[2]_1\ => drp_arbiter_dac0_n_35,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_dac0_n_36,
      \FSM_sequential_tc_sm_state[2]_i_4\ => \tc_enable_reg_n_0_[4]\,
      \FSM_sequential_tc_sm_state[2]_i_4_0\ => \tc_enable_reg_n_0_[5]\,
      Q(0) => fsm_cs_6(2),
      access_type_7 => access_type_7,
      bank2_write => bank2_write,
      dac0_daddr_mon(6 downto 3) => dac0_daddr_mon(10 downto 7),
      dac0_daddr_mon(2) => dac0_daddr_mon(5),
      dac0_daddr_mon(1) => dac0_daddr_mon(2),
      dac0_daddr_mon(0) => dac0_daddr_mon(0),
      dac0_di_mon(15 downto 0) => dac0_di_mon(15 downto 0),
      dac0_drp_we => dac0_drp_we,
      dac0_drpaddr_por(0) => dac0_drpaddr_por(10),
      dac0_drpaddr_tc(5 downto 3) => dac0_drpaddr_tc(10 downto 8),
      dac0_drpaddr_tc(2) => dac0_drpaddr_tc(5),
      dac0_drpaddr_tc(1) => dac0_drpaddr_tc(2),
      dac0_drpaddr_tc(0) => dac0_drpaddr_tc(0),
      dac0_drpen_por => dac0_drpen_por,
      dac0_drpen_tc => dac0_drpen_tc,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_drpwe_por => dac0_drpwe_por,
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      drp_RdAck_r_reg => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_0 => \^fsm_sequential_fsm_cs_reg[1]_1\,
      drp_RdAck_r_reg_1 => \^user_drp_drdy_reg_0\,
      drp_RdAck_r_reg_2 => \FSM_onehot_state_reg[4]_8\,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_147,
      drpwe_por_reg => drpwe_por_reg,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg,
      dummy_read_req_reg_0 => dummy_read_req_reg,
      dummy_read_req_reg_1 => dummy_read_req_reg_0,
      p_7_in => p_7_in,
      \rdata_reg[0]\(0) => por_fsm_dac0_n_6,
      \rdata_reg[15]\(6 downto 3) => \rdata_reg[15]\(10 downto 7),
      \rdata_reg[15]\(2) => \rdata_reg[15]\(5),
      \rdata_reg[15]\(1) => \rdata_reg[15]\(2),
      \rdata_reg[15]\(0) => \rdata_reg[15]\(0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \rdata_reg[15]_1\(15 downto 0) => dac0_drpdi_por(15 downto 0),
      \rdata_reg[15]_10\ => tile_config_n_14,
      \rdata_reg[15]_11\ => tile_config_n_15,
      \rdata_reg[15]_12\ => tile_config_n_16,
      \rdata_reg[15]_13\ => tile_config_n_17,
      \rdata_reg[15]_14\ => tile_config_n_18,
      \rdata_reg[15]_15\ => tile_config_n_19,
      \rdata_reg[15]_16\ => tile_config_n_20,
      \rdata_reg[15]_17\ => tile_config_n_21,
      \rdata_reg[15]_2\ => tile_config_n_6,
      \rdata_reg[15]_3\ => tile_config_n_7,
      \rdata_reg[15]_4\ => tile_config_n_8,
      \rdata_reg[15]_5\ => tile_config_n_9,
      \rdata_reg[15]_6\ => tile_config_n_10,
      \rdata_reg[15]_7\ => tile_config_n_11,
      \rdata_reg[15]_8\ => tile_config_n_12,
      \rdata_reg[15]_9\ => tile_config_n_13,
      s_axi_aclk => s_axi_aclk,
      tc_req_dac0 => tc_req_dac0,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_dac0_n_37,
      tile_config_drp_drdy_reg_0(0) => p_0_in1_in,
      tile_config_drp_drdy_reg_1 => dac0_restart_i_reg_n_0,
      user_drp_drdy => \^user_drp_drdy\,
      user_drp_drdy_reg_0 => drp_arbiter_dac0_n_7
    );
drp_arbiter_dac1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_arbiter_33
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => drp_arbiter_dac1_n_39,
      \FSM_onehot_state_reg[4]\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^fsm_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_dac1_n_13,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_7\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => fsm_cs_7(2),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_8\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_dac1_n_21,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_dac1_n_22,
      Q(2 downto 0) => Q(2 downto 0),
      access_type => access_type,
      bank4_write => bank4_write,
      dac1_daddr_mon(6 downto 3) => dac1_daddr_mon(10 downto 7),
      dac1_daddr_mon(2) => dac1_daddr_mon(5),
      dac1_daddr_mon(1) => dac1_daddr_mon(2),
      dac1_daddr_mon(0) => dac1_daddr_mon(0),
      dac1_di_mon(15 downto 0) => dac1_di_mon(15 downto 0),
      dac1_drp_we => dac1_drp_we,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      drp_RdAck_r0 => drp_RdAck_r0,
      drp_RdAck_r_reg => drp_arbiter_dac0_n_7,
      drp_RdAck_r_reg_0 => drp_arbiter_adc2_n_17,
      drp_RdAck_r_reg_1 => drp_RdAck_r_reg_0,
      drp_RdAck_r_reg_2 => drp_arbiter_adc3_n_17,
      drp_RdAck_r_reg_3 => drp_RdAck_r_reg,
      drp_RdAck_r_reg_4 => \^fsm_sequential_fsm_cs_reg[1]_2\,
      drp_RdAck_r_reg_5 => \^user_drp_drdy_reg_1\,
      drp_RdAck_r_reg_6 => drp_RdAck_r_reg_2,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_157,
      drpwe_por_reg => drpwe_por_reg_0,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_0,
      dummy_read_req_reg_0 => dummy_read_req_reg,
      dummy_read_req_reg_1 => dummy_read_req_reg_0,
      p_8_in => p_8_in,
      \rdata_reg[0]\(0) => por_fsm_dac1_n_6,
      \rdata_reg[15]\ => tile_config_n_65,
      \rdata_reg[15]_0\ => tile_config_n_156,
      \rdata_reg[15]_1\(6 downto 3) => \rdata_reg[15]\(10 downto 7),
      \rdata_reg[15]_1\(2) => \rdata_reg[15]\(5),
      \rdata_reg[15]_1\(1) => \rdata_reg[15]\(2),
      \rdata_reg[15]_1\(0) => \rdata_reg[15]\(0),
      \rdata_reg[15]_2\ => tile_config_n_67,
      \rdata_reg[15]_3\ => tile_config_n_69,
      \rdata_reg[15]_4\ => tile_config_n_72,
      \rdata_reg[15]_5\ => tile_config_n_76,
      \rdata_reg[15]_6\ => tile_config_n_158,
      \rdata_reg[15]_7\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      \rdata_reg[15]_8\(15 downto 0) => dac1_drpdi_por(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      tc_req_dac1 => tc_req_dac1,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      tile_config_drp_drdy_reg_0(0) => p_0_in1_in,
      tile_config_drp_drdy_reg_1 => dac1_restart_i_reg_n_0,
      user_drp_drdy => \^user_drp_drdy_reg_2\
    );
\mem_data_adc0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100A05AA00A85055"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(4),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[0]_i_2_n_0\
    );
\mem_data_adc0[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6266627263232372"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[0]_i_3_n_0\
    );
\mem_data_adc0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040000000080"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[12]_i_1_n_0\
    );
\mem_data_adc0[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4152040200440112"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[16]_i_2_n_0\
    );
\mem_data_adc0[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000600FA000"
    )
        port map (
      I0 => mem_addr_adc0(2),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(5),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[16]_i_3_n_0\
    );
\mem_data_adc0[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005155D700500820"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(4),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[17]_i_3_n_0\
    );
\mem_data_adc0[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"414E040404600592"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[18]_i_2_n_0\
    );
\mem_data_adc0[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4222223233273336"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[18]_i_3_n_0\
    );
\mem_data_adc0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010002040400000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[19]_i_2_n_0\
    );
\mem_data_adc0[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000388AA2"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[19]_i_3_n_0\
    );
\mem_data_adc0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203262620205151"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[1]_i_2_n_0\
    );
\mem_data_adc0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5582010A04FF00AA"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(4),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[1]_i_3_n_0\
    );
\mem_data_adc0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc0[22]_i_2_n_0\,
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[20]_i_2_n_0\,
      O => instr_adc0(20)
    );
\mem_data_adc0[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1E1A0E04000604"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[20]_i_2_n_0\
    );
\mem_data_adc0[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B5E1E041E640F96"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[21]_i_2_n_0\
    );
\mem_data_adc0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc0[22]_i_2_n_0\,
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[22]_i_3_n_0\,
      O => instr_adc0(22)
    );
\mem_data_adc0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1434343430040404"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[22]_i_2_n_0\
    );
\mem_data_adc0[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A5E1A0E04000404"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[22]_i_3_n_0\
    );
\mem_data_adc0[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB6EFF6554815ADE"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[24]_i_2_n_0\
    );
\mem_data_adc0[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00531344BB8EABB9"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[24]_i_3_n_0\
    );
\mem_data_adc0[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCE5B4BE5256CD6"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[25]_i_2_n_0\
    );
\mem_data_adc0[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37446374AFAC88FD"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[25]_i_3_n_0\
    );
\mem_data_adc0[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"415A444240664192"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[26]_i_2_n_0\
    );
\mem_data_adc0[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20444050889888C8"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[26]_i_3_n_0\
    );
\mem_data_adc0[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401215101131161"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[27]_i_2_n_0\
    );
\mem_data_adc0[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62464262CAFACAEA"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[27]_i_3_n_0\
    );
\mem_data_adc0[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8028A02AA22AA22"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[28]_i_3_n_0\
    );
\mem_data_adc0[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5848584D4D2F6F27"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(4),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[29]_i_2_n_0\
    );
\mem_data_adc0[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA900000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[29]_i_3_n_0\
    );
\mem_data_adc0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc0[3]_i_2_n_0\,
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[2]_i_2_n_0\,
      O => instr_adc0(2)
    );
\mem_data_adc0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C03CC00C83033"
    )
        port map (
      I0 => mem_addr_adc0(0),
      I1 => mem_addr_adc0(5),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(4),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[2]_i_2_n_0\
    );
\mem_data_adc0[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9D8C9D2C9D2D8D2"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[30]_i_2_n_0\
    );
\mem_data_adc0[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA11111555"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[30]_i_3_n_0\
    );
\mem_data_adc0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFCBBCCFFFC88"
    )
        port map (
      I0 => \mem_data_adc0[31]_i_2_n_0\,
      I1 => mem_addr_adc0(6),
      I2 => por_fsm_adc0_n_35,
      I3 => mem_addr_adc0(5),
      I4 => mem_addr_adc0(4),
      I5 => \mem_data_adc0[31]_i_4_n_0\,
      O => instr_adc0(31)
    );
\mem_data_adc0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(2),
      O => \mem_data_adc0[31]_i_2_n_0\
    );
\mem_data_adc0[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(2),
      O => \mem_data_adc0[31]_i_4_n_0\
    );
\mem_data_adc0[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[32]_i_1_n_0\
    );
\mem_data_adc0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc0[3]_i_2_n_0\,
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[3]_i_3_n_0\,
      O => instr_adc0(3)
    );
\mem_data_adc0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6446020626222222"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[3]_i_2_n_0\
    );
\mem_data_adc0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"021A0845"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(4),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(2),
      O => \mem_data_adc0[3]_i_3_n_0\
    );
\mem_data_adc0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0206221604100400"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[4]_i_2_n_0\
    );
\mem_data_adc0[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000206202202"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[4]_i_3_n_0\
    );
\mem_data_adc0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000080100"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(4),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[5]_i_2_n_0\
    );
\mem_data_adc0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3250121252662406"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[5]_i_3_n_0\
    );
\mem_data_adc0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080608040C100C00"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[6]_i_2_n_0\
    );
\mem_data_adc0[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022420222202"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[6]_i_3_n_0\
    );
\mem_data_adc0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000200100002"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[7]_i_2_n_0\
    );
\mem_data_adc0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442020022022022"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[7]_i_3_n_0\
    );
\mem_data_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(0),
      Q => mem_data_adc0(0),
      R => '0'
    );
\mem_data_adc0_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[0]_i_2_n_0\,
      I1 => \mem_data_adc0[0]_i_3_n_0\,
      O => instr_adc0(0),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_29,
      Q => mem_data_adc0(10),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(11),
      Q => mem_data_adc0(11),
      R => '0'
    );
\mem_data_adc0_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc0_n_38,
      I1 => por_fsm_adc0_n_30,
      O => instr_adc0(11),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[12]_i_1_n_0\,
      Q => mem_data_adc0(12),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_33,
      Q => mem_data_adc0(13),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_31,
      Q => mem_data_adc0(14),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_23,
      Q => mem_data_adc0(15),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(16),
      Q => mem_data_adc0(16),
      R => '0'
    );
\mem_data_adc0_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[16]_i_2_n_0\,
      I1 => \mem_data_adc0[16]_i_3_n_0\,
      O => instr_adc0(16),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(17),
      Q => mem_data_adc0(17),
      R => '0'
    );
\mem_data_adc0_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc0_n_32,
      I1 => \mem_data_adc0[17]_i_3_n_0\,
      O => instr_adc0(17),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(18),
      Q => mem_data_adc0(18),
      R => '0'
    );
\mem_data_adc0_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[18]_i_2_n_0\,
      I1 => \mem_data_adc0[18]_i_3_n_0\,
      O => instr_adc0(18),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(19),
      Q => mem_data_adc0(19),
      R => '0'
    );
\mem_data_adc0_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[19]_i_2_n_0\,
      I1 => \mem_data_adc0[19]_i_3_n_0\,
      O => instr_adc0(19),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(1),
      Q => mem_data_adc0(1),
      R => '0'
    );
\mem_data_adc0_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[1]_i_2_n_0\,
      I1 => \mem_data_adc0[1]_i_3_n_0\,
      O => instr_adc0(1),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(20),
      Q => mem_data_adc0(20),
      R => '0'
    );
\mem_data_adc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(21),
      Q => mem_data_adc0(21),
      R => '0'
    );
\mem_data_adc0_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[21]_i_2_n_0\,
      I1 => por_fsm_adc0_n_34,
      O => instr_adc0(21),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(22),
      Q => mem_data_adc0(22),
      R => '0'
    );
\mem_data_adc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(24),
      Q => mem_data_adc0(24),
      R => '0'
    );
\mem_data_adc0_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[24]_i_2_n_0\,
      I1 => \mem_data_adc0[24]_i_3_n_0\,
      O => instr_adc0(24),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(25),
      Q => mem_data_adc0(25),
      R => '0'
    );
\mem_data_adc0_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[25]_i_2_n_0\,
      I1 => \mem_data_adc0[25]_i_3_n_0\,
      O => instr_adc0(25),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(26),
      Q => mem_data_adc0(26),
      R => '0'
    );
\mem_data_adc0_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[26]_i_2_n_0\,
      I1 => \mem_data_adc0[26]_i_3_n_0\,
      O => instr_adc0(26),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(27),
      Q => mem_data_adc0(27),
      R => '0'
    );
\mem_data_adc0_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[27]_i_2_n_0\,
      I1 => \mem_data_adc0[27]_i_3_n_0\,
      O => instr_adc0(27),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(28),
      Q => mem_data_adc0(28),
      R => '0'
    );
\mem_data_adc0_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc0_n_36,
      I1 => \mem_data_adc0[28]_i_3_n_0\,
      O => instr_adc0(28),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(29),
      Q => \^mem_data_adc0_reg[31]_0\(0),
      R => '0'
    );
\mem_data_adc0_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[29]_i_2_n_0\,
      I1 => \mem_data_adc0[29]_i_3_n_0\,
      O => instr_adc0(29),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(2),
      Q => mem_data_adc0(2),
      R => '0'
    );
\mem_data_adc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(30),
      Q => \^mem_data_adc0_reg[31]_0\(1),
      R => '0'
    );
\mem_data_adc0_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[30]_i_2_n_0\,
      I1 => \mem_data_adc0[30]_i_3_n_0\,
      O => instr_adc0(30),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(31),
      Q => \^mem_data_adc0_reg[31]_0\(2),
      R => '0'
    );
\mem_data_adc0_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[32]_i_1_n_0\,
      Q => mem_data_adc0(32),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(3),
      Q => mem_data_adc0(3),
      R => '0'
    );
\mem_data_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(4),
      Q => mem_data_adc0(4),
      R => '0'
    );
\mem_data_adc0_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[4]_i_2_n_0\,
      I1 => \mem_data_adc0[4]_i_3_n_0\,
      O => instr_adc0(4),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(5),
      Q => mem_data_adc0(5),
      R => '0'
    );
\mem_data_adc0_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[5]_i_2_n_0\,
      I1 => \mem_data_adc0[5]_i_3_n_0\,
      O => instr_adc0(5),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(6),
      Q => mem_data_adc0(6),
      R => '0'
    );
\mem_data_adc0_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[6]_i_2_n_0\,
      I1 => \mem_data_adc0[6]_i_3_n_0\,
      O => instr_adc0(6),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(7),
      Q => mem_data_adc0(7),
      R => '0'
    );
\mem_data_adc0_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc0[7]_i_2_n_0\,
      I1 => \mem_data_adc0[7]_i_3_n_0\,
      O => instr_adc0(7),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(8),
      Q => mem_data_adc0(8),
      R => '0'
    );
\mem_data_adc0_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc0_n_27,
      I1 => por_fsm_adc0_n_37,
      O => instr_adc0(8),
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_28,
      Q => mem_data_adc0(9),
      R => mem_addr_adc0(6)
    );
\mem_data_adc1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100A05AA00A85055"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(0),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(4),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[0]_i_2_n_0\
    );
\mem_data_adc1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6266627263232372"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[0]_i_3_n_0\
    );
\mem_data_adc1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040000000080"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[12]_i_1_n_0\
    );
\mem_data_adc1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4152040200440112"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[16]_i_2_n_0\
    );
\mem_data_adc1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000600FA000"
    )
        port map (
      I0 => mem_addr_adc1(2),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(5),
      I3 => mem_addr_adc1(3),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(4),
      O => \mem_data_adc1[16]_i_3_n_0\
    );
\mem_data_adc1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005155D700500820"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(3),
      I4 => mem_addr_adc1(4),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[17]_i_3_n_0\
    );
\mem_data_adc1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"414E040404600592"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[18]_i_2_n_0\
    );
\mem_data_adc1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4222223233273336"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[18]_i_3_n_0\
    );
\mem_data_adc1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010002040400000"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[19]_i_2_n_0\
    );
\mem_data_adc1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000388AA2"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(0),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(4),
      O => \mem_data_adc1[19]_i_3_n_0\
    );
\mem_data_adc1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203262620205151"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[1]_i_2_n_0\
    );
\mem_data_adc1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5582010A04FF00AA"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(4),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(3),
      O => \mem_data_adc1[1]_i_3_n_0\
    );
\mem_data_adc1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc1[22]_i_2_n_0\,
      I1 => mem_addr_adc1(6),
      I2 => \mem_data_adc1[20]_i_2_n_0\,
      O => instr_adc1(20)
    );
\mem_data_adc1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1E1A0E04000604"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[20]_i_2_n_0\
    );
\mem_data_adc1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B5E1E041E640F96"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[21]_i_2_n_0\
    );
\mem_data_adc1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc1[22]_i_2_n_0\,
      I1 => mem_addr_adc1(6),
      I2 => \mem_data_adc1[22]_i_3_n_0\,
      O => instr_adc1(22)
    );
\mem_data_adc1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1434343430040404"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[22]_i_2_n_0\
    );
\mem_data_adc1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A5E1A0E04000404"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[22]_i_3_n_0\
    );
\mem_data_adc1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB6EFF6554815ADE"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(2),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[24]_i_2_n_0\
    );
\mem_data_adc1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00531344BB8EABB9"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(3),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[24]_i_3_n_0\
    );
\mem_data_adc1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCE5B4BE5256CD6"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(2),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[25]_i_2_n_0\
    );
\mem_data_adc1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37446374AFAC88FD"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[25]_i_3_n_0\
    );
\mem_data_adc1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"415A444240664192"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[26]_i_2_n_0\
    );
\mem_data_adc1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20444050889888C8"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[26]_i_3_n_0\
    );
\mem_data_adc1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401215101131161"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[27]_i_2_n_0\
    );
\mem_data_adc1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62464262CAFACAEA"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(0),
      O => \mem_data_adc1[27]_i_3_n_0\
    );
\mem_data_adc1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8028A02AA22AA22"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(3),
      O => \mem_data_adc1[28]_i_3_n_0\
    );
\mem_data_adc1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5848584D4D2F6F27"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(3),
      I2 => mem_addr_adc1(4),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[29]_i_2_n_0\
    );
\mem_data_adc1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA900000"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(0),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(4),
      O => \mem_data_adc1[29]_i_3_n_0\
    );
\mem_data_adc1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc1[3]_i_2_n_0\,
      I1 => mem_addr_adc1(6),
      I2 => \mem_data_adc1[2]_i_2_n_0\,
      O => instr_adc1(2)
    );
\mem_data_adc1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C03CC00C83033"
    )
        port map (
      I0 => mem_addr_adc1(0),
      I1 => mem_addr_adc1(5),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(4),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[2]_i_2_n_0\
    );
\mem_data_adc1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9D8C9D2C9D2D8D2"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[30]_i_2_n_0\
    );
\mem_data_adc1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA11111555"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(3),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(2),
      I5 => mem_addr_adc1(4),
      O => \mem_data_adc1[30]_i_3_n_0\
    );
\mem_data_adc1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFCBBCCFFFC88"
    )
        port map (
      I0 => \mem_data_adc1[31]_i_2_n_0\,
      I1 => mem_addr_adc1(6),
      I2 => por_fsm_adc1_n_33,
      I3 => mem_addr_adc1(5),
      I4 => mem_addr_adc1(4),
      I5 => \mem_data_adc1[31]_i_4_n_0\,
      O => instr_adc1(31)
    );
\mem_data_adc1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mem_addr_adc1(3),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(0),
      I3 => mem_addr_adc1(2),
      O => \mem_data_adc1[31]_i_2_n_0\
    );
\mem_data_adc1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => mem_addr_adc1(3),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(0),
      I3 => mem_addr_adc1(2),
      O => \mem_data_adc1[31]_i_4_n_0\
    );
\mem_data_adc1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(3),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(2),
      I5 => mem_addr_adc1(4),
      O => \mem_data_adc1[32]_i_1_n_0\
    );
\mem_data_adc1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc1[3]_i_2_n_0\,
      I1 => mem_addr_adc1(6),
      I2 => \mem_data_adc1[3]_i_3_n_0\,
      O => instr_adc1(3)
    );
\mem_data_adc1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6446020626222222"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(3),
      O => \mem_data_adc1[3]_i_2_n_0\
    );
\mem_data_adc1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"021A0845"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(1),
      I2 => mem_addr_adc1(4),
      I3 => mem_addr_adc1(3),
      I4 => mem_addr_adc1(2),
      O => \mem_data_adc1[3]_i_3_n_0\
    );
\mem_data_adc1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0206221604100400"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[4]_i_2_n_0\
    );
\mem_data_adc1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000206202202"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(1),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[4]_i_3_n_0\
    );
\mem_data_adc1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000080100"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(0),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(4),
      I4 => mem_addr_adc1(3),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[5]_i_2_n_0\
    );
\mem_data_adc1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3250121252662406"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(2),
      O => \mem_data_adc1[5]_i_3_n_0\
    );
\mem_data_adc1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080608040C100C00"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[6]_i_2_n_0\
    );
\mem_data_adc1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022420222202"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(1),
      I3 => mem_addr_adc1(0),
      I4 => mem_addr_adc1(2),
      I5 => mem_addr_adc1(3),
      O => \mem_data_adc1[6]_i_3_n_0\
    );
\mem_data_adc1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000200100002"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(3),
      I3 => mem_addr_adc1(2),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(1),
      O => \mem_data_adc1[7]_i_2_n_0\
    );
\mem_data_adc1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442020022022022"
    )
        port map (
      I0 => mem_addr_adc1(5),
      I1 => mem_addr_adc1(4),
      I2 => mem_addr_adc1(2),
      I3 => mem_addr_adc1(1),
      I4 => mem_addr_adc1(0),
      I5 => mem_addr_adc1(3),
      O => \mem_data_adc1[7]_i_3_n_0\
    );
\mem_data_adc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(0),
      Q => mem_data_adc1(0),
      R => '0'
    );
\mem_data_adc1_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[0]_i_2_n_0\,
      I1 => \mem_data_adc1[0]_i_3_n_0\,
      O => instr_adc1(0),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc1_n_27,
      Q => mem_data_adc1(10),
      R => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(11),
      Q => mem_data_adc1(11),
      R => '0'
    );
\mem_data_adc1_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc1_n_36,
      I1 => por_fsm_adc1_n_28,
      O => instr_adc1(11),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc1[12]_i_1_n_0\,
      Q => mem_data_adc1(12),
      R => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc1_n_31,
      Q => mem_data_adc1(13),
      R => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc1_n_29,
      Q => mem_data_adc1(14),
      R => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc1_n_24,
      Q => mem_data_adc1(15),
      R => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(16),
      Q => mem_data_adc1(16),
      R => '0'
    );
\mem_data_adc1_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[16]_i_2_n_0\,
      I1 => \mem_data_adc1[16]_i_3_n_0\,
      O => instr_adc1(16),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(17),
      Q => mem_data_adc1(17),
      R => '0'
    );
\mem_data_adc1_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc1_n_30,
      I1 => \mem_data_adc1[17]_i_3_n_0\,
      O => instr_adc1(17),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(18),
      Q => mem_data_adc1(18),
      R => '0'
    );
\mem_data_adc1_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[18]_i_2_n_0\,
      I1 => \mem_data_adc1[18]_i_3_n_0\,
      O => instr_adc1(18),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(19),
      Q => mem_data_adc1(19),
      R => '0'
    );
\mem_data_adc1_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[19]_i_2_n_0\,
      I1 => \mem_data_adc1[19]_i_3_n_0\,
      O => instr_adc1(19),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(1),
      Q => mem_data_adc1(1),
      R => '0'
    );
\mem_data_adc1_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[1]_i_2_n_0\,
      I1 => \mem_data_adc1[1]_i_3_n_0\,
      O => instr_adc1(1),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(20),
      Q => mem_data_adc1(20),
      R => '0'
    );
\mem_data_adc1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(21),
      Q => mem_data_adc1(21),
      R => '0'
    );
\mem_data_adc1_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[21]_i_2_n_0\,
      I1 => por_fsm_adc1_n_32,
      O => instr_adc1(21),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(22),
      Q => mem_data_adc1(22),
      R => '0'
    );
\mem_data_adc1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(24),
      Q => mem_data_adc1(24),
      R => '0'
    );
\mem_data_adc1_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[24]_i_2_n_0\,
      I1 => \mem_data_adc1[24]_i_3_n_0\,
      O => instr_adc1(24),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(25),
      Q => mem_data_adc1(25),
      R => '0'
    );
\mem_data_adc1_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[25]_i_2_n_0\,
      I1 => \mem_data_adc1[25]_i_3_n_0\,
      O => instr_adc1(25),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(26),
      Q => mem_data_adc1(26),
      R => '0'
    );
\mem_data_adc1_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[26]_i_2_n_0\,
      I1 => \mem_data_adc1[26]_i_3_n_0\,
      O => instr_adc1(26),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(27),
      Q => mem_data_adc1(27),
      R => '0'
    );
\mem_data_adc1_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[27]_i_2_n_0\,
      I1 => \mem_data_adc1[27]_i_3_n_0\,
      O => instr_adc1(27),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(28),
      Q => mem_data_adc1(28),
      R => '0'
    );
\mem_data_adc1_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc1_n_34,
      I1 => \mem_data_adc1[28]_i_3_n_0\,
      O => instr_adc1(28),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(29),
      Q => \^mem_data_adc1_reg[31]_0\(0),
      R => '0'
    );
\mem_data_adc1_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[29]_i_2_n_0\,
      I1 => \mem_data_adc1[29]_i_3_n_0\,
      O => instr_adc1(29),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(2),
      Q => mem_data_adc1(2),
      R => '0'
    );
\mem_data_adc1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(30),
      Q => \^mem_data_adc1_reg[31]_0\(1),
      R => '0'
    );
\mem_data_adc1_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[30]_i_2_n_0\,
      I1 => \mem_data_adc1[30]_i_3_n_0\,
      O => instr_adc1(30),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(31),
      Q => \^mem_data_adc1_reg[31]_0\(2),
      R => '0'
    );
\mem_data_adc1_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc1[32]_i_1_n_0\,
      Q => mem_data_adc1(32),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(3),
      Q => mem_data_adc1(3),
      R => '0'
    );
\mem_data_adc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(4),
      Q => mem_data_adc1(4),
      R => '0'
    );
\mem_data_adc1_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[4]_i_2_n_0\,
      I1 => \mem_data_adc1[4]_i_3_n_0\,
      O => instr_adc1(4),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(5),
      Q => mem_data_adc1(5),
      R => '0'
    );
\mem_data_adc1_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[5]_i_2_n_0\,
      I1 => \mem_data_adc1[5]_i_3_n_0\,
      O => instr_adc1(5),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(6),
      Q => mem_data_adc1(6),
      R => '0'
    );
\mem_data_adc1_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[6]_i_2_n_0\,
      I1 => \mem_data_adc1[6]_i_3_n_0\,
      O => instr_adc1(6),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(7),
      Q => mem_data_adc1(7),
      R => '0'
    );
\mem_data_adc1_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc1[7]_i_2_n_0\,
      I1 => \mem_data_adc1[7]_i_3_n_0\,
      O => instr_adc1(7),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc1(8),
      Q => mem_data_adc1(8),
      R => '0'
    );
\mem_data_adc1_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc1_n_25,
      I1 => por_fsm_adc1_n_35,
      O => instr_adc1(8),
      S => mem_addr_adc1(6)
    );
\mem_data_adc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc1_n_26,
      Q => mem_data_adc1(9),
      R => mem_addr_adc1(6)
    );
\mem_data_adc2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100A05AA00A85055"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(0),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(4),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[0]_i_2_n_0\
    );
\mem_data_adc2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6266627263232372"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[0]_i_3_n_0\
    );
\mem_data_adc2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040000000080"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[12]_i_1_n_0\
    );
\mem_data_adc2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4152040200440112"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[16]_i_2_n_0\
    );
\mem_data_adc2[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000600FA000"
    )
        port map (
      I0 => mem_addr_adc2(2),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(5),
      I3 => mem_addr_adc2(3),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(4),
      O => \mem_data_adc2[16]_i_3_n_0\
    );
\mem_data_adc2[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005155D700500820"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(3),
      I4 => mem_addr_adc2(4),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[17]_i_3_n_0\
    );
\mem_data_adc2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"414E040404600592"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[18]_i_2_n_0\
    );
\mem_data_adc2[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4222223233273336"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[18]_i_3_n_0\
    );
\mem_data_adc2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010002040400000"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[19]_i_2_n_0\
    );
\mem_data_adc2[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000388AA2"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(0),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(4),
      O => \mem_data_adc2[19]_i_3_n_0\
    );
\mem_data_adc2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203262620205151"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[1]_i_2_n_0\
    );
\mem_data_adc2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5582010A04FF00AA"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(4),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(3),
      O => \mem_data_adc2[1]_i_3_n_0\
    );
\mem_data_adc2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc2[22]_i_2_n_0\,
      I1 => mem_addr_adc2(6),
      I2 => \mem_data_adc2[20]_i_2_n_0\,
      O => instr_adc2(20)
    );
\mem_data_adc2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1E1A0E04000604"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[20]_i_2_n_0\
    );
\mem_data_adc2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B5E1E041E640F96"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[21]_i_2_n_0\
    );
\mem_data_adc2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc2[22]_i_2_n_0\,
      I1 => mem_addr_adc2(6),
      I2 => \mem_data_adc2[22]_i_3_n_0\,
      O => instr_adc2(22)
    );
\mem_data_adc2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1434343430040404"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[22]_i_2_n_0\
    );
\mem_data_adc2[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A5E1A0E04000404"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[22]_i_3_n_0\
    );
\mem_data_adc2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB6EFF6554815ADE"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(2),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[24]_i_2_n_0\
    );
\mem_data_adc2[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00531344BB8EABB9"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(3),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[24]_i_3_n_0\
    );
\mem_data_adc2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCE5B4BE5256CD6"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(2),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[25]_i_2_n_0\
    );
\mem_data_adc2[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37446374AFAC88FD"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[25]_i_3_n_0\
    );
\mem_data_adc2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"415A444240664192"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[26]_i_2_n_0\
    );
\mem_data_adc2[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20444050889888C8"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[26]_i_3_n_0\
    );
\mem_data_adc2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401215101131161"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[27]_i_2_n_0\
    );
\mem_data_adc2[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62464262CAFACAEA"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(0),
      O => \mem_data_adc2[27]_i_3_n_0\
    );
\mem_data_adc2[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8028A02AA22AA22"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(3),
      O => \mem_data_adc2[28]_i_3_n_0\
    );
\mem_data_adc2[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5848584D4D2F6F27"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(3),
      I2 => mem_addr_adc2(4),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[29]_i_2_n_0\
    );
\mem_data_adc2[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA900000"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(0),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(4),
      O => \mem_data_adc2[29]_i_3_n_0\
    );
\mem_data_adc2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc2[3]_i_2_n_0\,
      I1 => mem_addr_adc2(6),
      I2 => \mem_data_adc2[2]_i_2_n_0\,
      O => instr_adc2(2)
    );
\mem_data_adc2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C03CC00C83033"
    )
        port map (
      I0 => mem_addr_adc2(0),
      I1 => mem_addr_adc2(5),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(4),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[2]_i_2_n_0\
    );
\mem_data_adc2[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9D8C9D2C9D2D8D2"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[30]_i_2_n_0\
    );
\mem_data_adc2[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA11111555"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(3),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(2),
      I5 => mem_addr_adc2(4),
      O => \mem_data_adc2[30]_i_3_n_0\
    );
\mem_data_adc2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFCBBCCFFFC88"
    )
        port map (
      I0 => \mem_data_adc2[31]_i_2_n_0\,
      I1 => mem_addr_adc2(6),
      I2 => por_fsm_adc2_n_29,
      I3 => mem_addr_adc2(5),
      I4 => mem_addr_adc2(4),
      I5 => \mem_data_adc2[31]_i_4_n_0\,
      O => instr_adc2(31)
    );
\mem_data_adc2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mem_addr_adc2(3),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(0),
      I3 => mem_addr_adc2(2),
      O => \mem_data_adc2[31]_i_2_n_0\
    );
\mem_data_adc2[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => mem_addr_adc2(3),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(0),
      I3 => mem_addr_adc2(2),
      O => \mem_data_adc2[31]_i_4_n_0\
    );
\mem_data_adc2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(3),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(2),
      I5 => mem_addr_adc2(4),
      O => \mem_data_adc2[32]_i_1_n_0\
    );
\mem_data_adc2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc2[3]_i_2_n_0\,
      I1 => mem_addr_adc2(6),
      I2 => \mem_data_adc2[3]_i_3_n_0\,
      O => instr_adc2(3)
    );
\mem_data_adc2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6446020626222222"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(3),
      O => \mem_data_adc2[3]_i_2_n_0\
    );
\mem_data_adc2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"021A0845"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(1),
      I2 => mem_addr_adc2(4),
      I3 => mem_addr_adc2(3),
      I4 => mem_addr_adc2(2),
      O => \mem_data_adc2[3]_i_3_n_0\
    );
\mem_data_adc2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0206221604100400"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[4]_i_2_n_0\
    );
\mem_data_adc2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000206202202"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(1),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[4]_i_3_n_0\
    );
\mem_data_adc2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000080100"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(0),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(4),
      I4 => mem_addr_adc2(3),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[5]_i_2_n_0\
    );
\mem_data_adc2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3250121252662406"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(2),
      O => \mem_data_adc2[5]_i_3_n_0\
    );
\mem_data_adc2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080608040C100C00"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[6]_i_2_n_0\
    );
\mem_data_adc2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022420222202"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(1),
      I3 => mem_addr_adc2(0),
      I4 => mem_addr_adc2(2),
      I5 => mem_addr_adc2(3),
      O => \mem_data_adc2[6]_i_3_n_0\
    );
\mem_data_adc2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000200100002"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(3),
      I3 => mem_addr_adc2(2),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(1),
      O => \mem_data_adc2[7]_i_2_n_0\
    );
\mem_data_adc2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442020022022022"
    )
        port map (
      I0 => mem_addr_adc2(5),
      I1 => mem_addr_adc2(4),
      I2 => mem_addr_adc2(2),
      I3 => mem_addr_adc2(1),
      I4 => mem_addr_adc2(0),
      I5 => mem_addr_adc2(3),
      O => \mem_data_adc2[7]_i_3_n_0\
    );
\mem_data_adc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(0),
      Q => mem_data_adc2(0),
      R => '0'
    );
\mem_data_adc2_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[0]_i_2_n_0\,
      I1 => \mem_data_adc2[0]_i_3_n_0\,
      O => instr_adc2(0),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc2_n_23,
      Q => mem_data_adc2(10),
      R => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(11),
      Q => mem_data_adc2(11),
      R => '0'
    );
\mem_data_adc2_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc2_n_32,
      I1 => por_fsm_adc2_n_24,
      O => instr_adc2(11),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc2[12]_i_1_n_0\,
      Q => mem_data_adc2(12),
      R => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc2_n_27,
      Q => mem_data_adc2(13),
      R => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc2_n_25,
      Q => mem_data_adc2(14),
      R => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc2_n_20,
      Q => mem_data_adc2(15),
      R => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(16),
      Q => mem_data_adc2(16),
      R => '0'
    );
\mem_data_adc2_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[16]_i_2_n_0\,
      I1 => \mem_data_adc2[16]_i_3_n_0\,
      O => instr_adc2(16),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(17),
      Q => mem_data_adc2(17),
      R => '0'
    );
\mem_data_adc2_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc2_n_26,
      I1 => \mem_data_adc2[17]_i_3_n_0\,
      O => instr_adc2(17),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(18),
      Q => mem_data_adc2(18),
      R => '0'
    );
\mem_data_adc2_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[18]_i_2_n_0\,
      I1 => \mem_data_adc2[18]_i_3_n_0\,
      O => instr_adc2(18),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(19),
      Q => mem_data_adc2(19),
      R => '0'
    );
\mem_data_adc2_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[19]_i_2_n_0\,
      I1 => \mem_data_adc2[19]_i_3_n_0\,
      O => instr_adc2(19),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(1),
      Q => mem_data_adc2(1),
      R => '0'
    );
\mem_data_adc2_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[1]_i_2_n_0\,
      I1 => \mem_data_adc2[1]_i_3_n_0\,
      O => instr_adc2(1),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(20),
      Q => mem_data_adc2(20),
      R => '0'
    );
\mem_data_adc2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(21),
      Q => mem_data_adc2(21),
      R => '0'
    );
\mem_data_adc2_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[21]_i_2_n_0\,
      I1 => por_fsm_adc2_n_28,
      O => instr_adc2(21),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(22),
      Q => mem_data_adc2(22),
      R => '0'
    );
\mem_data_adc2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(24),
      Q => mem_data_adc2(24),
      R => '0'
    );
\mem_data_adc2_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[24]_i_2_n_0\,
      I1 => \mem_data_adc2[24]_i_3_n_0\,
      O => instr_adc2(24),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(25),
      Q => mem_data_adc2(25),
      R => '0'
    );
\mem_data_adc2_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[25]_i_2_n_0\,
      I1 => \mem_data_adc2[25]_i_3_n_0\,
      O => instr_adc2(25),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(26),
      Q => mem_data_adc2(26),
      R => '0'
    );
\mem_data_adc2_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[26]_i_2_n_0\,
      I1 => \mem_data_adc2[26]_i_3_n_0\,
      O => instr_adc2(26),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(27),
      Q => mem_data_adc2(27),
      R => '0'
    );
\mem_data_adc2_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[27]_i_2_n_0\,
      I1 => \mem_data_adc2[27]_i_3_n_0\,
      O => instr_adc2(27),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(28),
      Q => mem_data_adc2(28),
      R => '0'
    );
\mem_data_adc2_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc2_n_30,
      I1 => \mem_data_adc2[28]_i_3_n_0\,
      O => instr_adc2(28),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(29),
      Q => \^mem_data_adc2_reg[31]_0\(0),
      R => '0'
    );
\mem_data_adc2_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[29]_i_2_n_0\,
      I1 => \mem_data_adc2[29]_i_3_n_0\,
      O => instr_adc2(29),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(2),
      Q => mem_data_adc2(2),
      R => '0'
    );
\mem_data_adc2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(30),
      Q => \^mem_data_adc2_reg[31]_0\(1),
      R => '0'
    );
\mem_data_adc2_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[30]_i_2_n_0\,
      I1 => \mem_data_adc2[30]_i_3_n_0\,
      O => instr_adc2(30),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(31),
      Q => \^mem_data_adc2_reg[31]_0\(2),
      R => '0'
    );
\mem_data_adc2_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc2[32]_i_1_n_0\,
      Q => mem_data_adc2(32),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(3),
      Q => mem_data_adc2(3),
      R => '0'
    );
\mem_data_adc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(4),
      Q => mem_data_adc2(4),
      R => '0'
    );
\mem_data_adc2_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[4]_i_2_n_0\,
      I1 => \mem_data_adc2[4]_i_3_n_0\,
      O => instr_adc2(4),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(5),
      Q => mem_data_adc2(5),
      R => '0'
    );
\mem_data_adc2_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[5]_i_2_n_0\,
      I1 => \mem_data_adc2[5]_i_3_n_0\,
      O => instr_adc2(5),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(6),
      Q => mem_data_adc2(6),
      R => '0'
    );
\mem_data_adc2_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[6]_i_2_n_0\,
      I1 => \mem_data_adc2[6]_i_3_n_0\,
      O => instr_adc2(6),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(7),
      Q => mem_data_adc2(7),
      R => '0'
    );
\mem_data_adc2_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc2[7]_i_2_n_0\,
      I1 => \mem_data_adc2[7]_i_3_n_0\,
      O => instr_adc2(7),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc2(8),
      Q => mem_data_adc2(8),
      R => '0'
    );
\mem_data_adc2_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc2_n_21,
      I1 => por_fsm_adc2_n_31,
      O => instr_adc2(8),
      S => mem_addr_adc2(6)
    );
\mem_data_adc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc2_n_22,
      Q => mem_data_adc2(9),
      R => mem_addr_adc2(6)
    );
\mem_data_adc3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100A05AA00A85055"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(0),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(4),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[0]_i_2_n_0\
    );
\mem_data_adc3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6266627263232372"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[0]_i_3_n_0\
    );
\mem_data_adc3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040000000080"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[12]_i_1_n_0\
    );
\mem_data_adc3[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4152040200440112"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[16]_i_2_n_0\
    );
\mem_data_adc3[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000600FA000"
    )
        port map (
      I0 => mem_addr_adc3(2),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(5),
      I3 => mem_addr_adc3(3),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(4),
      O => \mem_data_adc3[16]_i_3_n_0\
    );
\mem_data_adc3[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005155D700500820"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(3),
      I4 => mem_addr_adc3(4),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[17]_i_3_n_0\
    );
\mem_data_adc3[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"414E040404600592"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[18]_i_2_n_0\
    );
\mem_data_adc3[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4222223233273336"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[18]_i_3_n_0\
    );
\mem_data_adc3[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010002040400000"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[19]_i_2_n_0\
    );
\mem_data_adc3[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000388AA2"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(0),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(4),
      O => \mem_data_adc3[19]_i_3_n_0\
    );
\mem_data_adc3[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203262620205151"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[1]_i_2_n_0\
    );
\mem_data_adc3[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5582010A04FF00AA"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(4),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(3),
      O => \mem_data_adc3[1]_i_3_n_0\
    );
\mem_data_adc3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc3[22]_i_2_n_0\,
      I1 => mem_addr_adc3(6),
      I2 => \mem_data_adc3[20]_i_2_n_0\,
      O => instr_adc3(20)
    );
\mem_data_adc3[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1E1A0E04000604"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[20]_i_2_n_0\
    );
\mem_data_adc3[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B5E1E041E640F96"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[21]_i_2_n_0\
    );
\mem_data_adc3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc3[22]_i_2_n_0\,
      I1 => mem_addr_adc3(6),
      I2 => \mem_data_adc3[22]_i_3_n_0\,
      O => instr_adc3(22)
    );
\mem_data_adc3[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1434343430040404"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[22]_i_2_n_0\
    );
\mem_data_adc3[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A5E1A0E04000404"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[22]_i_3_n_0\
    );
\mem_data_adc3[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB6EFF6554815ADE"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(2),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[24]_i_2_n_0\
    );
\mem_data_adc3[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00531344BB8EABB9"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(3),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[24]_i_3_n_0\
    );
\mem_data_adc3[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCE5B4BE5256CD6"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(2),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[25]_i_2_n_0\
    );
\mem_data_adc3[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37446374AFAC88FD"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[25]_i_3_n_0\
    );
\mem_data_adc3[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"415A444240664192"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[26]_i_2_n_0\
    );
\mem_data_adc3[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20444050889888C8"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[26]_i_3_n_0\
    );
\mem_data_adc3[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401215101131161"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[27]_i_2_n_0\
    );
\mem_data_adc3[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62464262CAFACAEA"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(0),
      O => \mem_data_adc3[27]_i_3_n_0\
    );
\mem_data_adc3[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8028A02AA22AA22"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(3),
      O => \mem_data_adc3[28]_i_3_n_0\
    );
\mem_data_adc3[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5848584D4D2F6F27"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(3),
      I2 => mem_addr_adc3(4),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[29]_i_2_n_0\
    );
\mem_data_adc3[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA900000"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(0),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(4),
      O => \mem_data_adc3[29]_i_3_n_0\
    );
\mem_data_adc3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc3[3]_i_2_n_0\,
      I1 => mem_addr_adc3(6),
      I2 => \mem_data_adc3[2]_i_2_n_0\,
      O => instr_adc3(2)
    );
\mem_data_adc3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C03CC00C83033"
    )
        port map (
      I0 => mem_addr_adc3(0),
      I1 => mem_addr_adc3(5),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(4),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[2]_i_2_n_0\
    );
\mem_data_adc3[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9D8C9D2C9D2D8D2"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[30]_i_2_n_0\
    );
\mem_data_adc3[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA11111555"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(3),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(2),
      I5 => mem_addr_adc3(4),
      O => \mem_data_adc3[30]_i_3_n_0\
    );
\mem_data_adc3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFCBBCCFFFC88"
    )
        port map (
      I0 => \mem_data_adc3[31]_i_2_n_0\,
      I1 => mem_addr_adc3(6),
      I2 => por_fsm_adc3_n_32,
      I3 => mem_addr_adc3(5),
      I4 => mem_addr_adc3(4),
      I5 => \mem_data_adc3[31]_i_4_n_0\,
      O => instr_adc3(31)
    );
\mem_data_adc3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mem_addr_adc3(3),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(0),
      I3 => mem_addr_adc3(2),
      O => \mem_data_adc3[31]_i_2_n_0\
    );
\mem_data_adc3[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => mem_addr_adc3(3),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(0),
      I3 => mem_addr_adc3(2),
      O => \mem_data_adc3[31]_i_4_n_0\
    );
\mem_data_adc3[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(3),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(2),
      I5 => mem_addr_adc3(4),
      O => \mem_data_adc3[32]_i_1_n_0\
    );
\mem_data_adc3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_data_adc3[3]_i_2_n_0\,
      I1 => mem_addr_adc3(6),
      I2 => \mem_data_adc3[3]_i_3_n_0\,
      O => instr_adc3(3)
    );
\mem_data_adc3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6446020626222222"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(3),
      O => \mem_data_adc3[3]_i_2_n_0\
    );
\mem_data_adc3[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"021A0845"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(1),
      I2 => mem_addr_adc3(4),
      I3 => mem_addr_adc3(3),
      I4 => mem_addr_adc3(2),
      O => \mem_data_adc3[3]_i_3_n_0\
    );
\mem_data_adc3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0206221604100400"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[4]_i_2_n_0\
    );
\mem_data_adc3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000206202202"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(1),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[4]_i_3_n_0\
    );
\mem_data_adc3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000080100"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(0),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(4),
      I4 => mem_addr_adc3(3),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[5]_i_2_n_0\
    );
\mem_data_adc3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3250121252662406"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(2),
      O => \mem_data_adc3[5]_i_3_n_0\
    );
\mem_data_adc3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080608040C100C00"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[6]_i_2_n_0\
    );
\mem_data_adc3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022420222202"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(1),
      I3 => mem_addr_adc3(0),
      I4 => mem_addr_adc3(2),
      I5 => mem_addr_adc3(3),
      O => \mem_data_adc3[6]_i_3_n_0\
    );
\mem_data_adc3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000200100002"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(3),
      I3 => mem_addr_adc3(2),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(1),
      O => \mem_data_adc3[7]_i_2_n_0\
    );
\mem_data_adc3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442020022022022"
    )
        port map (
      I0 => mem_addr_adc3(5),
      I1 => mem_addr_adc3(4),
      I2 => mem_addr_adc3(2),
      I3 => mem_addr_adc3(1),
      I4 => mem_addr_adc3(0),
      I5 => mem_addr_adc3(3),
      O => \mem_data_adc3[7]_i_3_n_0\
    );
\mem_data_adc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(0),
      Q => mem_data_adc3(0),
      R => '0'
    );
\mem_data_adc3_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[0]_i_2_n_0\,
      I1 => \mem_data_adc3[0]_i_3_n_0\,
      O => instr_adc3(0),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc3_n_26,
      Q => mem_data_adc3(10),
      R => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(11),
      Q => mem_data_adc3(11),
      R => '0'
    );
\mem_data_adc3_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc3_n_35,
      I1 => por_fsm_adc3_n_27,
      O => instr_adc3(11),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc3[12]_i_1_n_0\,
      Q => mem_data_adc3(12),
      R => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc3_n_30,
      Q => mem_data_adc3(13),
      R => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc3_n_28,
      Q => mem_data_adc3(14),
      R => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc3_n_23,
      Q => mem_data_adc3(15),
      R => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(16),
      Q => mem_data_adc3(16),
      R => '0'
    );
\mem_data_adc3_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[16]_i_2_n_0\,
      I1 => \mem_data_adc3[16]_i_3_n_0\,
      O => instr_adc3(16),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(17),
      Q => mem_data_adc3(17),
      R => '0'
    );
\mem_data_adc3_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc3_n_29,
      I1 => \mem_data_adc3[17]_i_3_n_0\,
      O => instr_adc3(17),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(18),
      Q => mem_data_adc3(18),
      R => '0'
    );
\mem_data_adc3_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[18]_i_2_n_0\,
      I1 => \mem_data_adc3[18]_i_3_n_0\,
      O => instr_adc3(18),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(19),
      Q => mem_data_adc3(19),
      R => '0'
    );
\mem_data_adc3_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[19]_i_2_n_0\,
      I1 => \mem_data_adc3[19]_i_3_n_0\,
      O => instr_adc3(19),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(1),
      Q => mem_data_adc3(1),
      R => '0'
    );
\mem_data_adc3_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[1]_i_2_n_0\,
      I1 => \mem_data_adc3[1]_i_3_n_0\,
      O => instr_adc3(1),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(20),
      Q => mem_data_adc3(20),
      R => '0'
    );
\mem_data_adc3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(21),
      Q => mem_data_adc3(21),
      R => '0'
    );
\mem_data_adc3_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[21]_i_2_n_0\,
      I1 => por_fsm_adc3_n_31,
      O => instr_adc3(21),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(22),
      Q => mem_data_adc3(22),
      R => '0'
    );
\mem_data_adc3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(24),
      Q => mem_data_adc3(24),
      R => '0'
    );
\mem_data_adc3_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[24]_i_2_n_0\,
      I1 => \mem_data_adc3[24]_i_3_n_0\,
      O => instr_adc3(24),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(25),
      Q => mem_data_adc3(25),
      R => '0'
    );
\mem_data_adc3_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[25]_i_2_n_0\,
      I1 => \mem_data_adc3[25]_i_3_n_0\,
      O => instr_adc3(25),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(26),
      Q => mem_data_adc3(26),
      R => '0'
    );
\mem_data_adc3_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[26]_i_2_n_0\,
      I1 => \mem_data_adc3[26]_i_3_n_0\,
      O => instr_adc3(26),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(27),
      Q => mem_data_adc3(27),
      R => '0'
    );
\mem_data_adc3_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[27]_i_2_n_0\,
      I1 => \mem_data_adc3[27]_i_3_n_0\,
      O => instr_adc3(27),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(28),
      Q => mem_data_adc3(28),
      R => '0'
    );
\mem_data_adc3_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc3_n_33,
      I1 => \mem_data_adc3[28]_i_3_n_0\,
      O => instr_adc3(28),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(29),
      Q => \^mem_data_adc3_reg[31]_0\(0),
      R => '0'
    );
\mem_data_adc3_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[29]_i_2_n_0\,
      I1 => \mem_data_adc3[29]_i_3_n_0\,
      O => instr_adc3(29),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(2),
      Q => mem_data_adc3(2),
      R => '0'
    );
\mem_data_adc3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(30),
      Q => \^mem_data_adc3_reg[31]_0\(1),
      R => '0'
    );
\mem_data_adc3_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[30]_i_2_n_0\,
      I1 => \mem_data_adc3[30]_i_3_n_0\,
      O => instr_adc3(30),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(31),
      Q => \^mem_data_adc3_reg[31]_0\(2),
      R => '0'
    );
\mem_data_adc3_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc3[32]_i_1_n_0\,
      Q => mem_data_adc3(32),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(3),
      Q => mem_data_adc3(3),
      R => '0'
    );
\mem_data_adc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(4),
      Q => mem_data_adc3(4),
      R => '0'
    );
\mem_data_adc3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[4]_i_2_n_0\,
      I1 => \mem_data_adc3[4]_i_3_n_0\,
      O => instr_adc3(4),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(5),
      Q => mem_data_adc3(5),
      R => '0'
    );
\mem_data_adc3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[5]_i_2_n_0\,
      I1 => \mem_data_adc3[5]_i_3_n_0\,
      O => instr_adc3(5),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(6),
      Q => mem_data_adc3(6),
      R => '0'
    );
\mem_data_adc3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[6]_i_2_n_0\,
      I1 => \mem_data_adc3[6]_i_3_n_0\,
      O => instr_adc3(6),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(7),
      Q => mem_data_adc3(7),
      R => '0'
    );
\mem_data_adc3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_data_adc3[7]_i_2_n_0\,
      I1 => \mem_data_adc3[7]_i_3_n_0\,
      O => instr_adc3(7),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc3(8),
      Q => mem_data_adc3(8),
      R => '0'
    );
\mem_data_adc3_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => por_fsm_adc3_n_24,
      I1 => por_fsm_adc3_n_34,
      O => instr_adc3(8),
      S => mem_addr_adc3(6)
    );
\mem_data_adc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc3_n_25,
      Q => mem_data_adc3(9),
      R => mem_addr_adc3(6)
    );
por_fsm_adc0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__1\
     port map (
      D(3 downto 0) => slice_enables_adc0(3 downto 0),
      \FSM_onehot_por_sm_state_reg[0]_0\ => \tc_enable_reg_n_0_[0]\,
      \FSM_onehot_por_sm_state_reg[7]_0\ => \FSM_onehot_por_sm_state_reg[7]\,
      \FSM_sequential_const_sm_state_adc0_reg[0]\(3 downto 2) => data_stop_adc0(4 downto 3),
      \FSM_sequential_const_sm_state_adc0_reg[0]\(1) => por_fsm_adc0_n_42,
      \FSM_sequential_const_sm_state_adc0_reg[0]\(0) => por_fsm_adc0_n_43,
      \FSM_sequential_fsm_cs[1]_i_2\(1 downto 0) => fsm_cs(1 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\ => \FSM_sequential_fsm_cs_reg[2]_9\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => drp_arbiter_adc0_n_48,
      Q(24 downto 22) => \^mem_data_adc0_reg[31]_0\(2 downto 0),
      Q(21 downto 17) => mem_data_adc0(28 downto 24),
      Q(16 downto 10) => mem_data_adc0(22 downto 16),
      Q(9) => mem_data_adc0(11),
      Q(8 downto 0) => mem_data_adc0(8 downto 0),
      adc00_status(0) => adc00_status(0),
      adc01_status(0) => adc01_status(0),
      adc02_status(0) => adc02_status(0),
      adc03_status(0) => adc03_status(0),
      adc0_bg_cal_en_written => adc0_bg_cal_en_written,
      \adc0_bg_cal_off_reg[2]\(1 downto 0) => const_sm_state_adc0(1 downto 0),
      adc0_bgt_reset_i => adc0_bgt_reset_i,
      adc0_cal_done => adc0_cal_done,
      adc0_cal_start => adc0_cal_start,
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_done_i => adc0_done_i,
      adc0_drpen_por => adc0_drpen_por,
      adc0_drpen_status => adc0_drpen_status,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drprdy_status => adc0_drprdy_status,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_pll_lock => adc0_pll_lock,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_reset_i => adc0_reset_i,
      adc0_signal_lost(1 downto 0) => adc0_signal_lost(1 downto 0),
      adc0_sm_reset_i => adc0_sm_reset_i,
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      adc0_status(3 downto 0) => adc0_status(3 downto 0),
      adc0_status_gnt => adc0_status_gnt,
      adc0_status_req => adc0_status_req,
      adc0_tile_config_done => adc0_tile_config_done,
      adc_bgt_req => adc_bgt_req,
      bg_cal_en_written_reg_0(0) => p_0_in1_in,
      bg_cal_en_written_reg_1 => adc0_restart_i_reg_n_0,
      bg_cal_en_written_reg_2(3 downto 0) => adc0_start_stage_r(3 downto 0),
      bgt_sm_start_adc => bgt_sm_start_adc,
      cleared_r_reg_0 => cleared_r,
      cleared_reg_0 => por_fsm_adc0_n_46,
      clocks_ok_r_reg_0 => clocks_ok_r_reg,
      \const_operation_reg[5]_0\(1 downto 0) => adc0_operation(5 downto 4),
      \const_operation_reg[9]_0\(2 downto 0) => mu_adc0(3 downto 1),
      const_req_adc0 => const_req_adc0,
      dest_out => dest_out,
      done_reg_0(3 downto 0) => adc0_end_stage_r(3 downto 0),
      drp_req_adc0 => tc_req_adc0,
      \drpaddr_por_reg[10]_0\(9 downto 7) => adc0_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(6 downto 0) => adc0_drpaddr_por(6 downto 0),
      \drpdi_por_reg[10]_0\ => bgt_fsm_adc_n_18,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc0_drpdi_por(15 downto 0),
      \drpdi_por_reg[1]_0\ => bgt_fsm_adc_n_13,
      \drpdi_por_reg[2]_0\ => bgt_fsm_adc_n_12,
      \drpdi_por_reg[3]_0\ => bgt_fsm_adc_n_16,
      \drpdi_por_reg[4]_0\ => bgt_fsm_adc_n_11,
      \drpdi_por_reg[5]_0\ => bgt_fsm_adc_n_14,
      \drpdi_por_reg[6]_0\ => bgt_fsm_adc_n_15,
      \drpdi_por_reg[7]_0\(0) => bgt_fsm_adc_n_19,
      \drpdi_por_reg[8]_0\ => bgt_fsm_adc_n_8,
      \drpdi_por_reg[9]_0\ => bgt_fsm_adc_n_17,
      dummy_read_req => dummy_read_req,
      \mem_addr_reg[0]_0\ => por_fsm_adc0_n_32,
      \mem_addr_reg[1]_0\ => por_fsm_adc0_n_27,
      \mem_addr_reg[1]_1\ => por_fsm_adc0_n_28,
      \mem_addr_reg[1]_2\ => por_fsm_adc0_n_29,
      \mem_addr_reg[1]_3\ => por_fsm_adc0_n_31,
      \mem_addr_reg[1]_4\ => por_fsm_adc0_n_33,
      \mem_addr_reg[1]_5\ => por_fsm_adc0_n_34,
      \mem_addr_reg[1]_6\ => por_fsm_adc0_n_38,
      \mem_addr_reg[2]_0\ => por_fsm_adc0_n_30,
      \mem_addr_reg[2]_1\ => por_fsm_adc0_n_35,
      \mem_addr_reg[3]_0\ => por_fsm_adc0_n_23,
      \mem_addr_reg[3]_1\ => por_fsm_adc0_n_37,
      \mem_addr_reg[4]_0\ => por_fsm_adc0_n_36,
      \mem_addr_reg[6]_0\(6 downto 0) => mem_addr_adc0(6 downto 0),
      mem_data_adc0(6) => mem_data_adc0(32),
      mem_data_adc0(5 downto 2) => mem_data_adc0(15 downto 12),
      mem_data_adc0(1 downto 0) => mem_data_adc0(10 downto 9),
      \mem_data_adc0_reg[16]\ => por_fsm_adc0_n_26,
      \mem_data_adc0_reg[17]\ => por_fsm_adc0_n_70,
      \mem_data_adc0_reg[17]_0\ => por_fsm_adc0_n_71,
      \mem_data_adc0_reg[18]\ => por_fsm_adc0_n_24,
      \mem_data_adc0_reg[19]\ => por_fsm_adc0_n_25,
      \mem_data_adc0_reg[19]_0\ => por_fsm_adc0_n_69,
      \pll_state_machine.drpaddr_status_reg[10]_0\(2) => adc0_drpaddr_status(10),
      \pll_state_machine.drpaddr_status_reg[10]_0\(1 downto 0) => adc0_drpaddr_status(6 downto 5),
      \pll_state_machine.status_req_reg_0\ => por_fsm_adc0_n_61,
      \pll_state_machine.status_req_reg_1\ => por_fsm_adc0_n_62,
      por_req_reg_0 => por_fsm_adc0_n_60,
      \por_timer_start_val_reg[11]_0\(1 downto 0) => \por_timer_start_val_reg[11]\(1 downto 0),
      \por_timer_start_val_reg[15]_0\(15 downto 0) => \por_timer_start_val_reg[18]\(15 downto 0),
      powerup_state_r_reg_0 => powerup_state_r_reg,
      \rdata_reg[10]_0\(4 downto 3) => p_1_in(2 downto 1),
      \rdata_reg[10]_0\(2) => por_fsm_adc0_n_13,
      \rdata_reg[10]_0\(1) => por_fsm_adc0_n_14,
      \rdata_reg[10]_0\(0) => por_fsm_adc0_n_15,
      \rdata_reg[7]_0\ => por_fsm_adc0_n_63,
      s_axi_aclk => s_axi_aclk,
      \signal_lost_r_reg[3]_0\(1) => por_fsm_adc0_n_49,
      \signal_lost_r_reg[3]_0\(0) => por_fsm_adc0_n_50,
      \signal_lost_r_reg[3]_1\(1) => signal_high_adc0(2),
      \signal_lost_r_reg[3]_1\(0) => signal_high_adc0(0),
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_pulse_reg => \^adc0_done_reg_0\,
      sm_reset_r => sm_reset_r,
      tile_config_done => tile_config_done,
      trim_code(0) => trim_code_adc(0),
      wait_event_reg_0 => wait_event_reg,
      wait_event_reg_1 => bgt_fsm_adc_n_9
    );
por_fsm_adc1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__2\
     port map (
      D(1) => bgt_fsm_adc_n_20,
      D(0) => bgt_fsm_adc_n_21,
      \FSM_onehot_por_sm_state_reg[0]_0\ => \tc_enable_reg_n_0_[1]\,
      \FSM_onehot_por_sm_state_reg[1]_0\ => \FSM_onehot_por_sm_state_reg[1]\,
      \FSM_sequential_const_sm_state_adc1_reg[0]\(3 downto 2) => data_stop_adc1(4 downto 3),
      \FSM_sequential_const_sm_state_adc1_reg[0]\(1) => por_fsm_adc1_n_40,
      \FSM_sequential_const_sm_state_adc1_reg[0]\(0) => por_fsm_adc1_n_41,
      \FSM_sequential_const_sm_state_adc1_reg[0]_0\(3 downto 0) => slice_enables_adc1(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\ => \FSM_sequential_fsm_cs_reg[1]_3\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => constants_config_n_22,
      \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0) => fsm_cs_0(2 downto 1),
      Q(2 downto 0) => \^mem_data_adc1_reg[31]_0\(2 downto 0),
      adc10_status(0) => adc10_status(0),
      adc11_status(0) => adc11_status(0),
      adc12_status(0) => adc12_status(0),
      adc13_status(0) => adc13_status(0),
      adc1_bg_cal_en_written => adc1_bg_cal_en_written,
      \adc1_bg_cal_off_reg[2]\(1 downto 0) => const_sm_state_adc1(1 downto 0),
      adc1_cal_done => adc1_cal_done,
      adc1_cal_start => adc1_cal_start,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_done_i => adc1_done_i,
      adc1_drpen_por => adc1_drpen_por,
      adc1_drpen_status => adc1_drpen_status,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drprdy_status => adc1_drprdy_status,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_pll_lock => adc1_pll_lock,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      adc1_signal_lost(1 downto 0) => adc1_signal_lost(1 downto 0),
      adc1_status(3 downto 0) => adc1_status(3 downto 0),
      adc1_status_gnt => adc1_status_gnt,
      adc1_status_req => adc1_status_req,
      adc1_tile_config_done => adc1_tile_config_done,
      bg_cal_en_written_reg_0(0) => p_0_in1_in,
      bg_cal_en_written_reg_1 => adc1_restart_i_reg_n_0,
      bg_cal_en_written_reg_2(3 downto 0) => adc1_start_stage_r(3 downto 0),
      cleared_r_reg_0 => cleared_r_0,
      cleared_reg_0 => por_fsm_adc1_n_19,
      clocks_ok_r_reg_0 => clocks_ok_r_reg_0,
      \const_operation_reg[5]_0\(1 downto 0) => adc1_operation(5 downto 4),
      \const_operation_reg[9]_0\(2 downto 0) => mu_adc1(3 downto 1),
      const_req_adc1 => const_req_adc1,
      done_reg_0(3 downto 0) => adc1_end_stage_r(3 downto 0),
      drp_req_adc1 => tc_req_adc1,
      \drpaddr_por_reg[10]_0\(9 downto 7) => adc1_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(6 downto 0) => adc1_drpaddr_por(6 downto 0),
      \drpdi_por_reg[10]_0\ => bgt_fsm_adc_n_0,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc1_drpdi_por(15 downto 0),
      \drpdi_por_reg[1]_0\ => bgt_fsm_adc_n_24,
      \drpdi_por_reg[2]_0\ => bgt_fsm_adc_n_25,
      \drpdi_por_reg[3]_0\ => bgt_fsm_adc_n_26,
      \drpdi_por_reg[4]_0\ => bgt_fsm_adc_n_27,
      \drpdi_por_reg[7]_0\ => bgt_fsm_adc_n_22,
      \drpdi_por_reg[8]_0\ => \drpdi_por_reg[8]\,
      \drpdi_por_reg[9]_0\ => bgt_fsm_adc_n_23,
      dummy_read_req => dummy_read_req_1,
      interrupt_reg_0 => \^adc1_sm_reset_i_1\,
      \mem_addr_reg[0]_0\ => por_fsm_adc1_n_30,
      \mem_addr_reg[1]_0\ => por_fsm_adc1_n_25,
      \mem_addr_reg[1]_1\ => por_fsm_adc1_n_26,
      \mem_addr_reg[1]_2\ => por_fsm_adc1_n_27,
      \mem_addr_reg[1]_3\ => por_fsm_adc1_n_29,
      \mem_addr_reg[1]_4\ => por_fsm_adc1_n_31,
      \mem_addr_reg[1]_5\ => por_fsm_adc1_n_32,
      \mem_addr_reg[1]_6\ => por_fsm_adc1_n_36,
      \mem_addr_reg[2]_0\ => por_fsm_adc1_n_28,
      \mem_addr_reg[2]_1\ => por_fsm_adc1_n_33,
      \mem_addr_reg[3]_0\ => por_fsm_adc1_n_24,
      \mem_addr_reg[3]_1\ => por_fsm_adc1_n_35,
      \mem_addr_reg[4]_0\ => por_fsm_adc1_n_34,
      \mem_addr_reg[6]_0\(6 downto 0) => mem_addr_adc1(6 downto 0),
      mem_data_adc1(28) => mem_data_adc1(32),
      mem_data_adc1(27 downto 23) => mem_data_adc1(28 downto 24),
      mem_data_adc1(22 downto 0) => mem_data_adc1(22 downto 0),
      \mem_data_adc1_reg[16]\ => por_fsm_adc1_n_10,
      \mem_data_adc1_reg[16]_0\ => por_fsm_adc1_n_64,
      \mem_data_adc1_reg[17]\ => por_fsm_adc1_n_57,
      \mem_data_adc1_reg[18]\ => por_fsm_adc1_n_11,
      \mem_data_adc1_reg[5]\ => por_fsm_adc1_n_58,
      \mem_data_adc1_reg[6]\ => por_fsm_adc1_n_20,
      p_3_in => p_3_in,
      \pll_state_machine.drpaddr_status_reg[10]_0\(2) => adc1_drpaddr_status(10),
      \pll_state_machine.drpaddr_status_reg[10]_0\(1 downto 0) => adc1_drpaddr_status(6 downto 5),
      \pll_state_machine.status_req_reg_0\ => por_fsm_adc1_n_56,
      por_req_reg_0 => por_fsm_adc1_n_55,
      \por_timer_start_val_reg[11]_0\(1 downto 0) => \por_timer_start_val_reg[11]_2\(1 downto 0),
      \por_timer_start_val_reg[16]_0\(15 downto 0) => \por_timer_start_val_reg[18]\(15 downto 0),
      power_ok_r_reg_0 => power_ok_r_reg,
      powerup_state_r_reg_0 => powerup_state_r_reg_0,
      \rdata_reg[9]_0\(2) => p_1_in_8(1),
      \rdata_reg[9]_0\(1) => por_fsm_adc1_n_22,
      \rdata_reg[9]_0\(0) => por_fsm_adc1_n_23,
      s_axi_aclk => s_axi_aclk,
      \signal_lost_r_reg[3]_0\(1) => por_fsm_adc1_n_44,
      \signal_lost_r_reg[3]_0\(0) => por_fsm_adc1_n_45,
      \signal_lost_r_reg[3]_1\(1) => signal_high_adc1(2),
      \signal_lost_r_reg[3]_1\(0) => signal_high_adc1(0),
      sm_reset_pulse0_0 => sm_reset_pulse0_0,
      sm_reset_pulse_reg => \^adc1_done_reg_0\,
      sm_reset_r_8 => sm_reset_r_8,
      tile_config_done => tile_config_done,
      trim_code(0) => trim_code_adc(0),
      wait_event_reg_0 => wait_event_reg_0,
      wait_event_reg_1 => bgt_fsm_adc_n_28
    );
por_fsm_adc2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm__xdcDup__3\
     port map (
      \FSM_onehot_por_sm_state_reg[7]_0\ => \FSM_onehot_por_sm_state_reg[7]_0\,
      \FSM_sequential_const_sm_state_adc2_reg[0]\(3 downto 2) => data_stop_adc2(4 downto 3),
      \FSM_sequential_const_sm_state_adc2_reg[0]\(1) => por_fsm_adc2_n_36,
      \FSM_sequential_const_sm_state_adc2_reg[0]\(0) => por_fsm_adc2_n_37,
      \FSM_sequential_const_sm_state_adc2_reg[0]_0\(3 downto 0) => slice_enables_adc2(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\ => \FSM_sequential_fsm_cs_reg[1]_4\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => constants_config_n_23,
      \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0) => fsm_cs_2(2 downto 1),
      Q(2 downto 0) => \^mem_data_adc2_reg[31]_0\(2 downto 0),
      adc20_status(0) => adc20_status(0),
      adc21_status(0) => adc21_status(0),
      adc22_status(0) => adc22_status(0),
      adc23_status(0) => adc23_status(0),
      adc2_bg_cal_en_written => adc2_bg_cal_en_written,
      \adc2_bg_cal_off_reg[2]\(1 downto 0) => const_sm_state_adc2(1 downto 0),
      adc2_cal_done => adc2_cal_done,
      adc2_cal_start => adc2_cal_start,
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_done_i => adc2_done_i,
      adc2_drpen_por => adc2_drpen_por,
      adc2_drpen_status => adc2_drpen_status,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drprdy_status => adc2_drprdy_status,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_pll_lock => adc2_pll_lock,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      adc2_signal_lost(1 downto 0) => adc2_signal_lost(1 downto 0),
      adc2_status(3 downto 0) => adc2_status(3 downto 0),
      adc2_status_gnt => adc2_status_gnt,
      adc2_status_req => adc2_status_req,
      adc2_tile_config_done => adc2_tile_config_done,
      bg_cal_en_written_reg_0(0) => p_0_in1_in,
      bg_cal_en_written_reg_1 => adc2_restart_i_reg_n_0,
      bg_cal_en_written_reg_2(3 downto 0) => adc2_start_stage_r(3 downto 0),
      cleared_r_reg_0 => cleared_r_1,
      cleared_reg_0 => por_fsm_adc2_n_11,
      clocks_ok_r_reg_0 => clocks_ok_r_reg_1,
      \const_operation_reg[4]_0\ => por_fsm_adc2_n_40,
      \const_operation_reg[5]_0\(1 downto 0) => adc2_operation(5 downto 4),
      \const_operation_reg[9]_0\(2 downto 0) => mu_adc2(3 downto 1),
      const_req_adc2 => const_req_adc2,
      done_reg_0(3 downto 0) => adc2_end_stage_r(3 downto 0),
      drp_req_adc2 => tc_req_adc2,
      \drpaddr_por_reg[10]_0\(9 downto 7) => adc2_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(6 downto 0) => adc2_drpaddr_por(6 downto 0),
      \drpdi_por_reg[10]_0\ => bgt_fsm_adc_n_29,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc2_drpdi_por(15 downto 0),
      \drpdi_por_reg[1]_0\ => bgt_fsm_adc_n_34,
      \drpdi_por_reg[2]_0\ => bgt_fsm_adc_n_35,
      \drpdi_por_reg[3]_0\ => bgt_fsm_adc_n_36,
      \drpdi_por_reg[4]_0\ => bgt_fsm_adc_n_37,
      \drpdi_por_reg[5]_0\ => bgt_fsm_adc_n_31,
      \drpdi_por_reg[6]_0\ => bgt_fsm_adc_n_30,
      \drpdi_por_reg[7]_0\ => bgt_fsm_adc_n_32,
      \drpdi_por_reg[8]_0\ => bgt_fsm_adc_n_33,
      \drpdi_por_reg[9]_0\ => bgt_fsm_adc_n_6,
      dummy_read_req => dummy_read_req_3,
      interrupt_reg_0 => \^adc2_sm_reset_i_2\,
      \mem_addr_reg[0]_0\ => por_fsm_adc2_n_26,
      \mem_addr_reg[1]_0\ => por_fsm_adc2_n_21,
      \mem_addr_reg[1]_1\ => por_fsm_adc2_n_22,
      \mem_addr_reg[1]_2\ => por_fsm_adc2_n_23,
      \mem_addr_reg[1]_3\ => por_fsm_adc2_n_25,
      \mem_addr_reg[1]_4\ => por_fsm_adc2_n_27,
      \mem_addr_reg[1]_5\ => por_fsm_adc2_n_28,
      \mem_addr_reg[1]_6\ => por_fsm_adc2_n_32,
      \mem_addr_reg[2]_0\ => por_fsm_adc2_n_24,
      \mem_addr_reg[2]_1\ => por_fsm_adc2_n_29,
      \mem_addr_reg[3]_0\ => por_fsm_adc2_n_20,
      \mem_addr_reg[3]_1\ => por_fsm_adc2_n_31,
      \mem_addr_reg[4]_0\ => por_fsm_adc2_n_30,
      \mem_addr_reg[6]_0\(6 downto 0) => mem_addr_adc2(6 downto 0),
      mem_data_adc2(28) => mem_data_adc2(32),
      mem_data_adc2(27 downto 23) => mem_data_adc2(28 downto 24),
      mem_data_adc2(22 downto 0) => mem_data_adc2(22 downto 0),
      \mem_data_adc2_reg[17]\ => por_fsm_adc2_n_62,
      \mem_data_adc2_reg[17]_0\ => por_fsm_adc2_n_63,
      \mem_data_adc2_reg[17]_1\ => por_fsm_adc2_n_71,
      \mem_data_adc2_reg[22]\ => por_fsm_adc2_n_64,
      \mem_data_adc2_reg[31]\ => por_fsm_adc2_n_10,
      \mem_data_adc2_reg[31]_0\ => por_fsm_adc2_n_61,
      \mem_data_adc2_reg[32]\ => por_fsm_adc2_n_12,
      p_0_in => p_0_in,
      p_4_in => p_4_in,
      \pll_state_machine.drpaddr_status_reg[10]_0\(2) => adc2_drpaddr_status(10),
      \pll_state_machine.drpaddr_status_reg[10]_0\(1 downto 0) => adc2_drpaddr_status(6 downto 5),
      \pll_state_machine.pll_on_reg_0\ => por_fsm_adc2_n_65,
      \pll_state_machine.status_req_reg_0\ => por_fsm_adc2_n_53,
      por_req_reg_0 => por_fsm_adc2_n_52,
      \por_timer_start_val_reg[11]_0\(1 downto 0) => \por_timer_start_val_reg[11]_1\(1 downto 0),
      \por_timer_start_val_reg[17]_0\(15 downto 0) => \por_timer_start_val_reg[18]\(15 downto 0),
      power_ok_r_reg_0 => power_ok_r_reg_0,
      powerup_state_r_reg_0 => powerup_state_r_reg_1,
      \rdata_reg[10]_0\(6) => p_1_in_9(2),
      \rdata_reg[10]_0\(5) => por_fsm_adc2_n_55,
      \rdata_reg[10]_0\(4) => por_fsm_adc2_n_56,
      \rdata_reg[10]_0\(3) => por_fsm_adc2_n_57,
      \rdata_reg[10]_0\(2) => por_fsm_adc2_n_58,
      \rdata_reg[10]_0\(1) => por_fsm_adc2_n_59,
      \rdata_reg[10]_0\(0) => por_fsm_adc2_n_60,
      s_axi_aclk => s_axi_aclk,
      \signal_lost_r_reg[3]_0\(1) => por_fsm_adc2_n_41,
      \signal_lost_r_reg[3]_0\(0) => por_fsm_adc2_n_42,
      \signal_lost_r_reg[3]_1\(1) => signal_high_adc2(2),
      \signal_lost_r_reg[3]_1\(0) => signal_high_adc2(0),
      sm_reset_pulse0_1 => sm_reset_pulse0_1,
      sm_reset_pulse_reg => \^adc2_done_reg_0\,
      sm_reset_r_9 => sm_reset_r_9,
      tile_config_done => tile_config_done,
      trim_code(0) => trim_code_adc(0),
      wait_event_reg_0 => bgt_fsm_adc_n_38,
      wait_event_reg_1 => wait_event_reg_1
    );
por_fsm_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm
     port map (
      \FSM_onehot_por_sm_state_reg[0]_0\ => \tc_enable_reg_n_0_[3]\,
      \FSM_onehot_por_sm_state_reg[1]_0\ => \FSM_onehot_por_sm_state_reg[1]_0\,
      \FSM_sequential_const_sm_state_adc3_reg[0]\(3 downto 2) => data_stop_adc3(4 downto 3),
      \FSM_sequential_const_sm_state_adc3_reg[0]\(1) => por_fsm_adc3_n_40,
      \FSM_sequential_const_sm_state_adc3_reg[0]\(0) => por_fsm_adc3_n_41,
      \FSM_sequential_const_sm_state_adc3_reg[0]_0\(3 downto 0) => slice_enables_adc3(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\ => \FSM_sequential_fsm_cs_reg[1]_5\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => constants_config_n_24,
      \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0) => fsm_cs_4(2 downto 1),
      Q(1) => p_1_in_10(2),
      Q(0) => por_fsm_adc3_n_11,
      adc30_status(0) => adc30_status(0),
      adc31_status(0) => adc31_status(0),
      adc32_status(0) => adc32_status(0),
      adc33_status(0) => adc33_status(0),
      adc3_bg_cal_en_written => adc3_bg_cal_en_written,
      \adc3_bg_cal_off_reg[2]\(1 downto 0) => const_sm_state_adc3(1 downto 0),
      adc3_cal_done => adc3_cal_done,
      adc3_cal_start => adc3_cal_start,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_done_i => adc3_done_i,
      adc3_drpen_por => adc3_drpen_por,
      adc3_drpen_status => adc3_drpen_status,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drprdy_status => adc3_drprdy_status,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_pll_lock => adc3_pll_lock,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      adc3_signal_lost(1 downto 0) => adc3_signal_lost(1 downto 0),
      adc3_status(3 downto 0) => adc3_status(3 downto 0),
      adc3_status_gnt => adc3_status_gnt,
      adc3_status_req => adc3_status_req,
      adc3_tile_config_done => adc3_tile_config_done,
      bg_cal_en_written_reg_0(0) => p_0_in1_in,
      bg_cal_en_written_reg_1 => adc3_restart_i_reg_n_0,
      bg_cal_en_written_reg_2(3 downto 0) => adc3_start_stage_r(3 downto 0),
      bgt_sm_done_adc => bgt_sm_done_adc,
      cleared_r_reg_0 => cleared_r_2,
      cleared_reg_0 => por_fsm_adc3_n_22,
      clocks_ok_r_reg_0 => clocks_ok_r_reg_2,
      \const_operation_reg[5]_0\(1 downto 0) => adc3_operation(5 downto 4),
      \const_operation_reg[9]_0\(2 downto 0) => mu_adc3(3 downto 1),
      const_req_adc3 => const_req_adc3,
      done_reg_0(3 downto 0) => adc3_end_stage_r(3 downto 0),
      drp_req_adc3 => tc_req_adc3,
      \drpaddr_por_reg[10]_0\(9 downto 7) => adc3_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(6 downto 0) => adc3_drpaddr_por(6 downto 0),
      \drpdi_por_reg[10]_0\ => bgt_fsm_adc_n_39,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc3_drpdi_por(15 downto 0),
      \drpdi_por_reg[1]_0\ => bgt_fsm_adc_n_43,
      \drpdi_por_reg[2]_0\ => bgt_fsm_adc_n_44,
      \drpdi_por_reg[5]_0\ => bgt_fsm_adc_n_41,
      \drpdi_por_reg[6]_0\ => bgt_fsm_adc_n_40,
      \drpdi_por_reg[7]_0\ => bgt_fsm_adc_n_7,
      \drpdi_por_reg[8]_0\ => bgt_fsm_adc_n_42,
      \drpdi_por_reg[9]_0\ => \drpdi_por_reg[9]\,
      dummy_read_req => dummy_read_req_5,
      interrupt_reg_0 => \^adc3_sm_reset_i_3\,
      \mem_addr_reg[0]_0\ => por_fsm_adc3_n_29,
      \mem_addr_reg[1]_0\ => por_fsm_adc3_n_24,
      \mem_addr_reg[1]_1\ => por_fsm_adc3_n_25,
      \mem_addr_reg[1]_2\ => por_fsm_adc3_n_26,
      \mem_addr_reg[1]_3\ => por_fsm_adc3_n_28,
      \mem_addr_reg[1]_4\ => por_fsm_adc3_n_30,
      \mem_addr_reg[1]_5\ => por_fsm_adc3_n_31,
      \mem_addr_reg[1]_6\ => por_fsm_adc3_n_35,
      \mem_addr_reg[2]_0\ => por_fsm_adc3_n_27,
      \mem_addr_reg[2]_1\ => por_fsm_adc3_n_32,
      \mem_addr_reg[3]_0\ => por_fsm_adc3_n_23,
      \mem_addr_reg[3]_1\ => por_fsm_adc3_n_34,
      \mem_addr_reg[4]_0\ => por_fsm_adc3_n_33,
      \mem_addr_reg[6]_0\(6 downto 0) => mem_addr_adc3(6 downto 0),
      mem_data_adc3(28) => mem_data_adc3(32),
      mem_data_adc3(27 downto 23) => mem_data_adc3(28 downto 24),
      mem_data_adc3(22 downto 0) => mem_data_adc3(22 downto 0),
      \mem_data_adc3_reg[16]\ => por_fsm_adc3_n_59,
      \mem_data_adc3_reg[17]\ => por_fsm_adc3_n_12,
      \mem_data_adc3_reg[20]\ => por_fsm_adc3_n_58,
      \mem_data_adc3_reg[28]\ => por_fsm_adc3_n_13,
      \mem_data_adc3_reg[32]\ => por_fsm_adc3_n_14,
      p_5_in => p_5_in,
      \pll_state_machine.drpaddr_status_reg[10]_0\(2) => adc3_drpaddr_status(10),
      \pll_state_machine.drpaddr_status_reg[10]_0\(1 downto 0) => adc3_drpaddr_status(6 downto 5),
      \pll_state_machine.status_req_reg_0\ => por_fsm_adc3_n_57,
      por_req_reg_0 => por_fsm_adc3_n_56,
      \por_timer_start_val_reg[11]_0\(1 downto 0) => \por_timer_start_val_reg[11]_0\(1 downto 0),
      \por_timer_start_val_reg[18]_0\(2 downto 0) => \^mem_data_adc3_reg[31]_0\(2 downto 0),
      \por_timer_start_val_reg[18]_1\(15 downto 0) => \por_timer_start_val_reg[18]\(15 downto 0),
      power_ok_r_reg_0 => power_ok_r_reg_1,
      powerup_state_r_reg_0 => powerup_state_r_reg_2,
      \rdata_reg[1]_0\ => por_fsm_adc3_n_44,
      \rdata_reg[2]_0\ => por_fsm_adc3_n_37,
      s_axi_aclk => s_axi_aclk,
      \signal_lost_r_reg[3]_0\(1) => por_fsm_adc3_n_45,
      \signal_lost_r_reg[3]_0\(0) => por_fsm_adc3_n_46,
      \signal_lost_r_reg[3]_1\(1) => signal_high_adc3(2),
      \signal_lost_r_reg[3]_1\(0) => signal_high_adc3(0),
      sm_reset_pulse0_2 => sm_reset_pulse0_2,
      sm_reset_pulse_reg => \^adc3_done_reg_0\,
      sm_reset_r_10 => sm_reset_r_10,
      tile_config_done => tile_config_done,
      trim_code(3 downto 2) => \^trim_code_reg[5]\(1 downto 0),
      trim_code(1) => trim_code_adc(2),
      trim_code(0) => trim_code_adc(0),
      wait_event_reg_0 => wait_event_reg_2
    );
por_fsm_dac0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled
     port map (
      E(0) => drp_arbiter_dac0_n_38,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_dac0_n_6,
      Q(0) => p_0_in1_in,
      \clock_en_count_reg[5]_0\ => dac0_restart_i_reg_n_0,
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_drpaddr_por(0) => dac0_drpaddr_por(10),
      dac0_drpen_por => dac0_drpen_por,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drpwe_por => dac0_drpwe_por,
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      dac0_powerup_state => dac0_powerup_state,
      dac0_powerup_state_INST_0_0(0) => dac0_powerup_state_INST_0(0),
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      done_reg_0 => done_reg,
      done_reg_1 => done_reg_1,
      \drpdi_por_reg[15]_0\(15 downto 0) => dac0_drpdi_por(15 downto 0),
      p_7_in => p_7_in,
      \por_timer_count_reg[7]_0\(0) => \por_timer_count_reg[7]\(0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
por_fsm_dac1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_disabled_34
     port map (
      E(0) => drp_arbiter_dac1_n_39,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_dac1_n_6,
      Q(0) => p_0_in1_in,
      \clock_en_count_reg[5]_0\ => dac1_restart_i_reg_n_0,
      dac1_do_mon(15 downto 0) => dac1_do_mon(15 downto 0),
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      dac1_powerup_state => dac1_powerup_state,
      dac1_powerup_state_INST_0_0(0) => dac1_powerup_state_INST_0(0),
      dac1_status(1 downto 0) => dac1_status(1 downto 0),
      done_reg_0 => done_reg_0,
      done_reg_1 => done_reg_2,
      \drpdi_por_reg[15]_0\(15 downto 0) => dac1_drpdi_por(15 downto 0),
      p_8_in => p_8_in,
      \por_timer_count_reg[7]_0\(0) => \por_timer_count_reg[7]_0\(0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
\reset_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => \p_0_in__0\(1),
      S => por_sm_reset
    );
\reset_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \p_0_in__0\(2),
      S => por_sm_reset
    );
\reset_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \p_0_in__0\(3),
      S => por_sm_reset
    );
\reset_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \p_0_in__0\(4),
      S => por_sm_reset
    );
\reset_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => p_0_in1_in,
      S => por_sm_reset
    );
\tc_enable[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \adc0_start_stage_r_reg[3]_0\(1),
      I1 => \adc0_start_stage_r_reg[3]_0\(0),
      I2 => \adc0_start_stage_r_reg[3]_0\(2),
      I3 => \adc0_start_stage_r_reg[3]_0\(3),
      I4 => tc_enable_reg124_in,
      O => tc_enable_reg026_out
    );
\tc_enable[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \adc0_end_stage_r_reg[3]_0\(3),
      I1 => \adc0_end_stage_r_reg[3]_0\(2),
      I2 => \adc0_end_stage_r_reg[3]_0\(0),
      I3 => \adc0_end_stage_r_reg[3]_0\(1),
      O => tc_enable_reg124_in
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_39_in(5),
      I1 => p_39_in(4),
      I2 => p_39_in(6),
      I3 => p_39_in(7),
      I4 => tc_enable_reg121_in,
      O => tc_enable_reg023_out
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_39_in(3),
      I1 => p_39_in(2),
      I2 => p_39_in(0),
      I3 => p_39_in(1),
      O => tc_enable_reg121_in
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \adc2_start_stage_r_reg[3]_0\(1),
      I1 => \adc2_start_stage_r_reg[3]_0\(0),
      I2 => \adc2_start_stage_r_reg[3]_0\(2),
      I3 => \adc2_start_stage_r_reg[3]_0\(3),
      I4 => tc_enable_reg118_in,
      O => tc_enable_reg020_out
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \adc2_end_stage_r_reg[3]_0\(3),
      I1 => \adc2_end_stage_r_reg[3]_0\(2),
      I2 => \adc2_end_stage_r_reg[3]_0\(0),
      I3 => \adc2_end_stage_r_reg[3]_0\(1),
      O => tc_enable_reg118_in
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \adc3_start_stage_r_reg[3]_0\(1),
      I1 => \adc3_start_stage_r_reg[3]_0\(0),
      I2 => \adc3_start_stage_r_reg[3]_0\(2),
      I3 => \adc3_start_stage_r_reg[3]_0\(3),
      I4 => tc_enable_reg115_in,
      O => tc_enable_reg017_out
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \adc3_end_stage_r_reg[3]_0\(3),
      I1 => \adc3_end_stage_r_reg[3]_0\(2),
      I2 => \adc3_end_stage_r_reg[3]_0\(0),
      I3 => \adc3_end_stage_r_reg[3]_0\(1),
      O => tc_enable_reg115_in
    );
\tc_enable_reg0_inferred__3/tc_enable[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_44_in(5),
      I1 => p_44_in(4),
      I2 => p_44_in(6),
      I3 => p_44_in(7),
      I4 => tc_enable_reg112_in,
      O => tc_enable_reg014_out
    );
\tc_enable_reg0_inferred__3/tc_enable[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_44_in(3),
      I1 => p_44_in(2),
      I2 => p_44_in(0),
      I3 => p_44_in(1),
      O => tc_enable_reg112_in
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[5]_0\(1),
      I1 => \tc_enable_reg[5]_0\(0),
      I2 => \tc_enable_reg[5]_0\(2),
      I3 => \tc_enable_reg[5]_0\(3),
      I4 => tc_enable_reg1,
      O => tc_enable_reg0
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(1),
      O => tc_enable_reg1
    );
\tc_enable_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_28,
      Q => \tc_enable_reg_n_0_[0]\,
      S => p_0_in1_in
    );
\tc_enable_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_29,
      Q => \tc_enable_reg_n_0_[1]\,
      S => p_0_in1_in
    );
\tc_enable_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_30,
      Q => p_0_in,
      S => p_0_in1_in
    );
\tc_enable_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_31,
      Q => \tc_enable_reg_n_0_[3]\,
      S => p_0_in1_in
    );
\tc_enable_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_32,
      Q => \tc_enable_reg_n_0_[4]\,
      S => p_0_in1_in
    );
\tc_enable_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_33,
      Q => \tc_enable_reg_n_0_[5]\,
      S => p_0_in1_in
    );
tile_config: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_tile_config
     port map (
      \FSM_onehot_state_reg[1]\ => tile_config_n_147,
      \FSM_onehot_state_reg[1]_0\ => tile_config_n_157,
      \FSM_sequential_tc_sm_state_reg[0]_0\ => tile_config_n_28,
      \FSM_sequential_tc_sm_state_reg[0]_1\ => tile_config_n_29,
      \FSM_sequential_tc_sm_state_reg[0]_2\ => tile_config_n_30,
      \FSM_sequential_tc_sm_state_reg[0]_3\ => tile_config_n_31,
      \FSM_sequential_tc_sm_state_reg[0]_4\ => tile_config_n_32,
      \FSM_sequential_tc_sm_state_reg[0]_5\ => tile_config_n_33,
      \FSM_sequential_tc_sm_state_reg[0]_6\ => drp_arbiter_dac0_n_37,
      \FSM_sequential_tc_sm_state_reg[0]_7\ => drp_arbiter_adc0_n_49,
      Q(0) => p_0_in1_in,
      \adc0_daddr_mon[0]_INST_0\(0) => fsm_cs(0),
      \adc0_daddr_mon[10]_INST_0\(9 downto 7) => adc0_drpaddr_const(10 downto 8),
      \adc0_daddr_mon[10]_INST_0\(6 downto 0) => adc0_drpaddr_const(6 downto 0),
      \adc0_di_mon[14]_INST_0\(14) => adc0_drpdi_const(15),
      \adc0_di_mon[14]_INST_0\(13 downto 0) => adc0_drpdi_const(13 downto 0),
      \adc0_drpaddr_reg[0]\ => tile_config_n_38,
      \adc0_drpaddr_reg[10]\ => tile_config_n_47,
      \adc0_drpaddr_reg[1]\ => tile_config_n_39,
      \adc0_drpaddr_reg[2]\ => tile_config_n_40,
      \adc0_drpaddr_reg[3]\ => tile_config_n_41,
      \adc0_drpaddr_reg[4]\ => tile_config_n_42,
      \adc0_drpaddr_reg[5]\ => tile_config_n_43,
      \adc0_drpaddr_reg[6]\ => tile_config_n_44,
      \adc0_drpaddr_reg[8]\ => tile_config_n_45,
      \adc0_drpaddr_reg[9]\ => tile_config_n_46,
      \adc0_drpdi_reg[0]\ => tile_config_n_48,
      \adc0_drpdi_reg[10]\ => tile_config_n_58,
      \adc0_drpdi_reg[11]\ => tile_config_n_59,
      \adc0_drpdi_reg[12]\ => tile_config_n_60,
      \adc0_drpdi_reg[13]\ => tile_config_n_61,
      \adc0_drpdi_reg[15]\ => tile_config_n_62,
      \adc0_drpdi_reg[15]_0\ => tile_config_n_63,
      \adc0_drpdi_reg[1]\ => tile_config_n_49,
      \adc0_drpdi_reg[2]\ => tile_config_n_50,
      \adc0_drpdi_reg[3]\ => tile_config_n_51,
      \adc0_drpdi_reg[4]\ => tile_config_n_52,
      \adc0_drpdi_reg[5]\ => tile_config_n_53,
      \adc0_drpdi_reg[6]\ => tile_config_n_54,
      \adc0_drpdi_reg[7]\ => tile_config_n_55,
      \adc0_drpdi_reg[8]\ => tile_config_n_56,
      \adc0_drpdi_reg[9]\ => tile_config_n_57,
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_reset_i => adc0_reset_i,
      adc0_restart_i_reg => tile_config_n_193,
      adc0_restart_i_reg_0 => adc0_restart_i_reg_n_0,
      adc0_restart_pending => adc0_restart_pending,
      adc0_restart_pending_reg => tile_config_n_22,
      adc0_restart_pending_reg_0 => \adc0_start_stage_r_reg[0]_0\,
      adc0_tile_config_done => adc0_tile_config_done,
      \adc1_daddr_mon[10]_INST_0\(9 downto 7) => adc1_drpaddr_const(10 downto 8),
      \adc1_daddr_mon[10]_INST_0\(6 downto 0) => adc1_drpaddr_const(6 downto 0),
      \adc1_daddr_mon[10]_INST_0_0\(1 downto 0) => fsm_cs_0(1 downto 0),
      \adc1_daddr_mon[10]_INST_0_1\(8 downto 6) => \rdata_reg[15]\(10 downto 8),
      \adc1_daddr_mon[10]_INST_0_1\(5 downto 0) => \rdata_reg[15]\(6 downto 1),
      \adc1_di_mon[14]_INST_0\(14) => adc1_drpdi_const(15),
      \adc1_di_mon[14]_INST_0\(13 downto 0) => adc1_drpdi_const(13 downto 0),
      \adc1_drpaddr_reg[0]\ => tile_config_n_78,
      \adc1_drpaddr_reg[10]\ => tile_config_n_64,
      \adc1_drpaddr_reg[1]\ => tile_config_n_77,
      \adc1_drpaddr_reg[2]\ => tile_config_n_75,
      \adc1_drpaddr_reg[3]\ => tile_config_n_74,
      \adc1_drpaddr_reg[4]\ => tile_config_n_73,
      \adc1_drpaddr_reg[5]\ => tile_config_n_71,
      \adc1_drpaddr_reg[6]\ => tile_config_n_70,
      \adc1_drpaddr_reg[8]\ => tile_config_n_68,
      \adc1_drpaddr_reg[9]\ => tile_config_n_66,
      \adc1_drpdi_reg[0]\ => tile_config_n_79,
      \adc1_drpdi_reg[10]\ => tile_config_n_89,
      \adc1_drpdi_reg[11]\ => tile_config_n_90,
      \adc1_drpdi_reg[12]\ => tile_config_n_91,
      \adc1_drpdi_reg[13]\ => tile_config_n_92,
      \adc1_drpdi_reg[15]\ => tile_config_n_93,
      \adc1_drpdi_reg[15]_0\ => tile_config_n_94,
      \adc1_drpdi_reg[1]\ => tile_config_n_80,
      \adc1_drpdi_reg[2]\ => tile_config_n_81,
      \adc1_drpdi_reg[3]\ => tile_config_n_82,
      \adc1_drpdi_reg[4]\ => tile_config_n_83,
      \adc1_drpdi_reg[5]\ => tile_config_n_84,
      \adc1_drpdi_reg[6]\ => tile_config_n_85,
      \adc1_drpdi_reg[7]\ => tile_config_n_86,
      \adc1_drpdi_reg[8]\ => tile_config_n_87,
      \adc1_drpdi_reg[9]\ => tile_config_n_88,
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_restart_i_reg => tile_config_n_192,
      adc1_restart_i_reg_0 => adc1_restart_i_reg_n_0,
      adc1_restart_pending => adc1_restart_pending,
      adc1_restart_pending_reg => tile_config_n_23,
      adc1_restart_pending_reg_0 => \adc1_start_stage_r_reg[0]_0\,
      adc1_tile_config_done => adc1_tile_config_done,
      \adc2_daddr_mon[0]_INST_0\(0) => fsm_cs_2(0),
      \adc2_daddr_mon[10]_INST_0\(9 downto 7) => adc2_drpaddr_const(10 downto 8),
      \adc2_daddr_mon[10]_INST_0\(6 downto 0) => adc2_drpaddr_const(6 downto 0),
      \adc2_di_mon[14]_INST_0\(14) => adc2_drpdi_const(15),
      \adc2_di_mon[14]_INST_0\(13 downto 0) => adc2_drpdi_const(13 downto 0),
      \adc2_drpaddr_reg[0]\ => tile_config_n_95,
      \adc2_drpaddr_reg[10]\ => tile_config_n_104,
      \adc2_drpaddr_reg[1]\ => tile_config_n_96,
      \adc2_drpaddr_reg[2]\ => tile_config_n_97,
      \adc2_drpaddr_reg[3]\ => tile_config_n_98,
      \adc2_drpaddr_reg[4]\ => tile_config_n_99,
      \adc2_drpaddr_reg[5]\ => tile_config_n_100,
      \adc2_drpaddr_reg[6]\ => tile_config_n_101,
      \adc2_drpaddr_reg[8]\ => tile_config_n_102,
      \adc2_drpaddr_reg[9]\ => tile_config_n_103,
      \adc2_drpdi_reg[0]\ => tile_config_n_105,
      \adc2_drpdi_reg[10]\ => tile_config_n_115,
      \adc2_drpdi_reg[11]\ => tile_config_n_116,
      \adc2_drpdi_reg[12]\ => tile_config_n_117,
      \adc2_drpdi_reg[13]\ => tile_config_n_118,
      \adc2_drpdi_reg[15]\ => tile_config_n_119,
      \adc2_drpdi_reg[15]_0\ => tile_config_n_120,
      \adc2_drpdi_reg[1]\ => tile_config_n_106,
      \adc2_drpdi_reg[2]\ => tile_config_n_107,
      \adc2_drpdi_reg[3]\ => tile_config_n_108,
      \adc2_drpdi_reg[4]\ => tile_config_n_109,
      \adc2_drpdi_reg[5]\ => tile_config_n_110,
      \adc2_drpdi_reg[6]\ => tile_config_n_111,
      \adc2_drpdi_reg[7]\ => tile_config_n_112,
      \adc2_drpdi_reg[8]\ => tile_config_n_113,
      \adc2_drpdi_reg[9]\ => tile_config_n_114,
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_restart_i_reg => tile_config_n_191,
      adc2_restart_i_reg_0 => adc2_restart_i_reg_n_0,
      adc2_restart_pending => adc2_restart_pending,
      adc2_restart_pending_reg => tile_config_n_24,
      adc2_restart_pending_reg_0 => \adc2_start_stage_r_reg[0]_0\,
      adc2_tile_config_done => adc2_tile_config_done,
      \adc3_daddr_mon[0]_INST_0\(0) => fsm_cs_4(0),
      \adc3_daddr_mon[10]_INST_0\(9 downto 7) => adc3_drpaddr_const(10 downto 8),
      \adc3_daddr_mon[10]_INST_0\(6 downto 0) => adc3_drpaddr_const(6 downto 0),
      \adc3_di_mon[14]_INST_0\(14) => adc3_drpdi_const(15),
      \adc3_di_mon[14]_INST_0\(13 downto 0) => adc3_drpdi_const(13 downto 0),
      \adc3_drpaddr_reg[0]\ => tile_config_n_121,
      \adc3_drpaddr_reg[10]\ => tile_config_n_130,
      \adc3_drpaddr_reg[1]\ => tile_config_n_122,
      \adc3_drpaddr_reg[2]\ => tile_config_n_123,
      \adc3_drpaddr_reg[3]\ => tile_config_n_124,
      \adc3_drpaddr_reg[4]\ => tile_config_n_125,
      \adc3_drpaddr_reg[5]\ => tile_config_n_126,
      \adc3_drpaddr_reg[6]\ => tile_config_n_127,
      \adc3_drpaddr_reg[8]\ => tile_config_n_128,
      \adc3_drpaddr_reg[9]\ => tile_config_n_129,
      \adc3_drpdi_reg[0]\ => tile_config_n_131,
      \adc3_drpdi_reg[10]\ => tile_config_n_141,
      \adc3_drpdi_reg[11]\ => tile_config_n_142,
      \adc3_drpdi_reg[12]\ => tile_config_n_143,
      \adc3_drpdi_reg[13]\ => tile_config_n_144,
      \adc3_drpdi_reg[15]\ => tile_config_n_145,
      \adc3_drpdi_reg[15]_0\ => tile_config_n_146,
      \adc3_drpdi_reg[1]\ => tile_config_n_132,
      \adc3_drpdi_reg[2]\ => tile_config_n_133,
      \adc3_drpdi_reg[3]\ => tile_config_n_134,
      \adc3_drpdi_reg[4]\ => tile_config_n_135,
      \adc3_drpdi_reg[5]\ => tile_config_n_136,
      \adc3_drpdi_reg[6]\ => tile_config_n_137,
      \adc3_drpdi_reg[7]\ => tile_config_n_138,
      \adc3_drpdi_reg[8]\ => tile_config_n_139,
      \adc3_drpdi_reg[9]\ => tile_config_n_140,
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_restart_i_reg => tile_config_n_190,
      adc3_restart_i_reg_0 => adc3_restart_i_reg_n_0,
      adc3_restart_pending => adc3_restart_pending,
      adc3_restart_pending_reg => tile_config_n_25,
      adc3_restart_pending_reg_0 => \adc3_start_stage_r_reg[0]_0\,
      adc3_tile_config_done => adc3_tile_config_done,
      dac0_daddr_mon(3) => dac0_daddr_mon(6),
      dac0_daddr_mon(2 downto 1) => dac0_daddr_mon(4 downto 3),
      dac0_daddr_mon(0) => dac0_daddr_mon(1),
      dac0_den_mon_INST_0(0) => \FSM_onehot_state_reg[2]_1\(0),
      dac0_den_mon_INST_0_0 => drp_arbiter_dac0_n_11,
      dac0_den_mon_INST_0_1(0) => fsm_cs_6(2),
      dac0_drpaddr_tc(5 downto 3) => dac0_drpaddr_tc(10 downto 8),
      dac0_drpaddr_tc(2) => dac0_drpaddr_tc(5),
      dac0_drpaddr_tc(1) => dac0_drpaddr_tc(2),
      dac0_drpaddr_tc(0) => dac0_drpaddr_tc(0),
      dac0_drpen_tc => dac0_drpen_tc,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_restart_i_reg => tile_config_n_189,
      dac0_restart_i_reg_0 => dac0_restart_i_reg_n_0,
      dac0_restart_pending => dac0_restart_pending,
      dac0_restart_pending_reg => tile_config_n_26,
      dac0_restart_pending_reg_0 => dac0_restart_pending_reg_0,
      dac1_daddr_mon(3) => dac1_daddr_mon(6),
      dac1_daddr_mon(2 downto 1) => dac1_daddr_mon(4 downto 3),
      dac1_daddr_mon(0) => dac1_daddr_mon(1),
      dac1_den_mon_INST_0(0) => Q(0),
      dac1_den_mon_INST_0_0 => drp_arbiter_dac1_n_13,
      dac1_den_mon_INST_0_1(0) => fsm_cs_7(2),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_restart_i_reg => tile_config_n_188,
      dac1_restart_i_reg_0 => dac1_restart_i_reg_n_0,
      dac1_restart_pending => dac1_restart_pending,
      dac1_restart_pending_reg => tile_config_n_27,
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg_0,
      \data_reg[27]\ => tile_config_n_65,
      \data_reg[27]_0\ => tile_config_n_67,
      \data_reg[27]_1\ => tile_config_n_69,
      \data_reg[27]_2\ => tile_config_n_72,
      \data_reg[27]_3\ => tile_config_n_76,
      \data_reg[27]_4\ => tile_config_n_158,
      \data_reg[28]\ => tile_config_n_6,
      \data_reg[28]_0\ => tile_config_n_7,
      \data_reg[28]_1\ => tile_config_n_8,
      \data_reg[28]_10\ => tile_config_n_17,
      \data_reg[28]_11\ => tile_config_n_18,
      \data_reg[28]_12\ => tile_config_n_19,
      \data_reg[28]_13\ => tile_config_n_20,
      \data_reg[28]_14\ => tile_config_n_21,
      \data_reg[28]_2\ => tile_config_n_9,
      \data_reg[28]_3\ => tile_config_n_10,
      \data_reg[28]_4\ => tile_config_n_11,
      \data_reg[28]_5\ => tile_config_n_12,
      \data_reg[28]_6\ => tile_config_n_13,
      \data_reg[28]_7\ => tile_config_n_14,
      \data_reg[28]_8\ => tile_config_n_15,
      \data_reg[28]_9\ => tile_config_n_16,
      \data_reg[29]\ => tile_config_n_156,
      drp_req_adc0 => tc_req_adc0,
      drp_req_adc1 => tc_req_adc1,
      drp_req_adc2 => tc_req_adc2,
      drp_req_adc3 => tc_req_adc3,
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      p_5_in => p_5_in,
      p_7_in => p_7_in,
      p_8_in => p_8_in,
      por_sm_reset => por_sm_reset,
      \rdata_reg[15]\ => drp_arbiter_dac0_n_36,
      \rdata_reg[15]_0\ => drp_arbiter_dac0_n_35,
      \rdata_reg[15]_1\ => drp_arbiter_dac1_n_22,
      \rdata_reg[15]_2\ => drp_arbiter_dac1_n_21,
      reset_const_i => reset_const_i,
      s_axi_aclk => s_axi_aclk,
      tc_enable_reg0 => tc_enable_reg0,
      tc_enable_reg014_out => tc_enable_reg014_out,
      tc_enable_reg017_out => tc_enable_reg017_out,
      tc_enable_reg020_out => tc_enable_reg020_out,
      tc_enable_reg023_out => tc_enable_reg023_out,
      tc_enable_reg026_out => tc_enable_reg026_out,
      \tc_enable_reg[0]\ => \tc_enable_reg_n_0_[0]\,
      \tc_enable_reg[1]\ => \tc_enable_reg_n_0_[1]\,
      \tc_enable_reg[3]\ => \tc_enable_reg_n_0_[3]\,
      \tc_enable_reg[4]\ => \tc_enable_reg_n_0_[4]\,
      \tc_enable_reg[5]\ => \tc_enable_reg_n_0_[5]\,
      tc_gnt_adc3 => tc_gnt_adc3,
      tc_req_dac0 => tc_req_dac0,
      tc_req_dac1 => tc_req_dac1,
      tile_config_done => tile_config_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_rf_wrapper is
  port (
    m00_axis_tvalid : out STD_LOGIC;
    m10_axis_tvalid : out STD_LOGIC;
    m20_axis_tvalid : out STD_LOGIC;
    m30_axis_tvalid : out STD_LOGIC;
    adc0_pll_lock : out STD_LOGIC;
    STATUS_COMMON : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_pll_lock : out STD_LOGIC;
    adc1_clk_n_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_pll_lock : out STD_LOGIC;
    adc2_clk_n_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_pll_lock : out STD_LOGIC;
    adc3_clk_n_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_2 : out STD_LOGIC;
    dac0_pll_dmon : out STD_LOGIC;
    dac0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_dwe_mon : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_3 : out STD_LOGIC;
    dac1_pll_dmon : out STD_LOGIC;
    dac1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_den_mon : out STD_LOGIC;
    dac1_dwe_mon : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_adc0 : out STD_LOGIC;
    adc0_clk_n_0 : out STD_LOGIC;
    adc0_pll_dmon : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_den_mon : out STD_LOGIC;
    adc0_dwe_mon : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_adc1 : out STD_LOGIC;
    adc1_clk_n_1 : out STD_LOGIC;
    adc1_pll_dmon : out STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_den_mon : out STD_LOGIC;
    adc1_dwe_mon : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_adc2 : out STD_LOGIC;
    adc2_clk_n_1 : out STD_LOGIC;
    adc2_pll_dmon : out STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc2_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc20_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc21_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc22_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc23_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_den_mon : out STD_LOGIC;
    adc2_dwe_mon : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_adc3 : out STD_LOGIC;
    adc3_clk_n_1 : out STD_LOGIC;
    adc3_pll_dmon : out STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc3_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc30_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc31_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc32_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc33_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_den_mon : out STD_LOGIC;
    adc3_dwe_mon : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mem_data_adc0_reg[31]\ : out STD_LOGIC;
    \mem_data_adc1_reg[31]\ : out STD_LOGIC;
    \mem_data_adc2_reg[31]\ : out STD_LOGIC;
    \mem_data_adc3_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    adc3_drp_rdy : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_drp_rdy : out STD_LOGIC;
    drp_RdAck_r0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    user_dac0_drprdy : out STD_LOGIC;
    adc1_drp_rdy : out STD_LOGIC;
    user_dac1_drprdy : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : out STD_LOGIC;
    adc2_drp_rdy : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc2_clk_n_2 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    adc0_done : out STD_LOGIC;
    sm_reset_pulse0_0 : out STD_LOGIC;
    adc1_done : out STD_LOGIC;
    sm_reset_pulse0_1 : out STD_LOGIC;
    adc2_done : out STD_LOGIC;
    sm_reset_pulse0_2 : out STD_LOGIC;
    adc3_done : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    adc1_sm_reset_i : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    adc2_sm_reset_i : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    adc3_sm_reset_i : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    adc0_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_bg_cal_off : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m0_axis_aclk : in STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    dac0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc0_clk_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    adc0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc1_clk_n : in STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    adc1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc2_clk_n : in STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    adc2_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc3_clk_n : in STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    adc3_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    por_sm_reset_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    access_type : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    \icount_out[11]_i_6\ : in STD_LOGIC;
    access_type_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    access_type_5 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_6 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_10\ : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_type_7 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    \IP2Bus_Data[13]_i_2\ : in STD_LOGIC;
    \por_timer_start_val_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_r : in STD_LOGIC;
    sm_reset_r_8 : in STD_LOGIC;
    sm_reset_r_9 : in STD_LOGIC;
    sm_reset_r_10 : in STD_LOGIC;
    \por_timer_start_val_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \adc0_end_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : in STD_LOGIC;
    p_39_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_done_i_reg_0 : in STD_LOGIC;
    \adc2_end_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_done_i_reg_0 : in STD_LOGIC;
    \adc3_end_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_done_i_reg_0 : in STD_LOGIC;
    adc0_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[18]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bank10_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank12_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_3\ : in STD_LOGIC;
    adc2_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank14_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_4\ : in STD_LOGIC;
    adc3_signal_lost : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank16_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_5\ : in STD_LOGIC;
    dac0_drp_we : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_6\ : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_7\ : in STD_LOGIC;
    \adc0_start_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc2_start_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_start_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tc_enable_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc0_start_stage_r_reg[0]\ : in STD_LOGIC;
    \adc1_start_stage_r_reg[0]\ : in STD_LOGIC;
    \adc2_start_stage_r_reg[0]\ : in STD_LOGIC;
    \adc3_start_stage_r_reg[0]\ : in STD_LOGIC;
    dac0_restart_pending_reg : in STD_LOGIC;
    dac1_restart_pending_reg : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_rf_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_rf_wrapper is
  signal \^status_common\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc00_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc01_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc02_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc03_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_clk_n_0\ : STD_LOGIC;
  signal adc0_clk_present_sync : STD_LOGIC;
  signal \^adc0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc0_den_mon\ : STD_LOGIC;
  signal \^adc0_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_done\ : STD_LOGIC;
  signal adc0_done_i : STD_LOGIC;
  signal adc0_done_i_reg_n_0 : STD_LOGIC;
  signal \^adc0_dwe_mon\ : STD_LOGIC;
  signal \^adc0_pll_lock\ : STD_LOGIC;
  signal adc0_powerup_state_sync : STD_LOGIC;
  signal adc0_supplies_up_sync : STD_LOGIC;
  signal \^adc10_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc11_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc12_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc13_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_clk_n_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_clk_n_1\ : STD_LOGIC;
  signal adc1_clk_present_sync : STD_LOGIC;
  signal \^adc1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc1_den_mon\ : STD_LOGIC;
  signal \^adc1_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_done\ : STD_LOGIC;
  signal adc1_done_i : STD_LOGIC;
  signal adc1_done_i_reg_n_0 : STD_LOGIC;
  signal \^adc1_dwe_mon\ : STD_LOGIC;
  signal \^adc1_pll_lock\ : STD_LOGIC;
  signal adc1_powerup_state_sync : STD_LOGIC;
  signal adc1_sm_reset_i_1 : STD_LOGIC;
  signal adc1_supplies_up_sync : STD_LOGIC;
  signal \^adc20_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc21_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc22_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc23_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_clk_n_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_clk_n_1\ : STD_LOGIC;
  signal adc2_clk_present_sync : STD_LOGIC;
  signal \^adc2_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc2_den_mon\ : STD_LOGIC;
  signal \^adc2_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_done\ : STD_LOGIC;
  signal adc2_done_i : STD_LOGIC;
  signal adc2_done_i_reg_n_0 : STD_LOGIC;
  signal \^adc2_dwe_mon\ : STD_LOGIC;
  signal \^adc2_pll_lock\ : STD_LOGIC;
  signal adc2_powerup_state_sync : STD_LOGIC;
  signal adc2_sm_reset_i_2 : STD_LOGIC;
  signal adc2_supplies_up_sync : STD_LOGIC;
  signal \^adc30_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc31_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc32_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc33_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_clk_n_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_clk_n_1\ : STD_LOGIC;
  signal adc3_clk_present_sync : STD_LOGIC;
  signal \^adc3_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc3_den_mon\ : STD_LOGIC;
  signal \^adc3_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_done\ : STD_LOGIC;
  signal adc3_done_i : STD_LOGIC;
  signal adc3_done_i_reg_n_0 : STD_LOGIC;
  signal \^adc3_dwe_mon\ : STD_LOGIC;
  signal \^adc3_pll_lock\ : STD_LOGIC;
  signal adc3_powerup_state_sync : STD_LOGIC;
  signal adc3_sm_reset_i_3 : STD_LOGIC;
  signal adc3_supplies_up_sync : STD_LOGIC;
  signal \^clk_adc0\ : STD_LOGIC;
  signal \^clk_adc1\ : STD_LOGIC;
  signal \^clk_adc2\ : STD_LOGIC;
  signal \^clk_adc3\ : STD_LOGIC;
  signal \^dac0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac0_den_mon\ : STD_LOGIC;
  signal \^dac0_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_dwe_mon\ : STD_LOGIC;
  signal dac0_supplies_up_sync : STD_LOGIC;
  signal \^dac1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac1_den_mon\ : STD_LOGIC;
  signal \^dac1_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_dwe_mon\ : STD_LOGIC;
  signal dac1_supplies_up_sync : STD_LOGIC;
  signal \drp_arbiter_adc0/dummy_read_req3\ : STD_LOGIC;
  signal \drpdi_por[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_3__0__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_4__0_n_0\ : STD_LOGIC;
  signal dummy_read_req_i_3_n_0 : STD_LOGIC;
  signal dummy_read_req_i_4_n_0 : STD_LOGIC;
  signal \^m00_axis_tvalid\ : STD_LOGIC;
  signal \^m10_axis_tvalid\ : STD_LOGIC;
  signal \^m20_axis_tvalid\ : STD_LOGIC;
  signal \^m30_axis_tvalid\ : STD_LOGIC;
  signal mem_data_adc0 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal mem_data_adc1 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal mem_data_adc2 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal mem_data_adc3 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \por_fsm_adc0/cleared_r\ : STD_LOGIC;
  signal \por_fsm_adc1/cleared_r\ : STD_LOGIC;
  signal \por_fsm_adc2/cleared_r\ : STD_LOGIC;
  signal \por_fsm_adc3/cleared_r\ : STD_LOGIC;
  signal por_sm_reset : STD_LOGIC;
  signal por_sm_reset_i : STD_LOGIC;
  signal por_sm_reset_i_2_n_0 : STD_LOGIC;
  signal por_state_machine_i_n_254 : STD_LOGIC;
  signal por_state_machine_i_n_260 : STD_LOGIC;
  signal por_state_machine_i_n_266 : STD_LOGIC;
  signal por_state_machine_i_n_272 : STD_LOGIC;
  signal por_state_machine_i_n_61 : STD_LOGIC;
  signal \^s_axi_aclk_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_2\ : STD_LOGIC;
  signal \^s_axi_aclk_3\ : STD_LOGIC;
  signal sysref_north_1 : STD_LOGIC;
  signal sysref_north_2 : STD_LOGIC;
  signal sysref_north_3 : STD_LOGIC;
  signal sysref_north_4 : STD_LOGIC;
  signal sysref_north_5 : STD_LOGIC;
  signal sysref_south_1 : STD_LOGIC;
  signal sysref_south_2 : STD_LOGIC;
  signal sysref_south_3 : STD_LOGIC;
  signal sysref_south_4 : STD_LOGIC;
  signal sysref_south_5 : STD_LOGIC;
  signal trim_code_adc : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tx0_u_dac_n_0 : STD_LOGIC;
  signal tx1_u_dac_n_0 : STD_LOGIC;
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  signal \xlnx_opt__4\ : STD_LOGIC;
  signal \xlnx_opt__5\ : STD_LOGIC;
  signal \xlnx_opt__6\ : STD_LOGIC;
  signal \xlnx_opt__7\ : STD_LOGIC;
  signal NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_2 : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_3 : label is "MLO";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_clk_present_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_clk_present_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_clk_present_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_clk_present_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_done_i : label is 0;
  attribute VERSION of cdc_adc0_done_i : label is 0;
  attribute XPM_CDC of cdc_adc0_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_pll_lock_i : label is 0;
  attribute VERSION of cdc_adc0_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_adc0_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_powerup_state_i : label is 0;
  attribute VERSION of cdc_adc0_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_adc0_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc0_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_clk_present_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_clk_present_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_clk_present_i : label is 0;
  attribute VERSION of cdc_adc1_clk_present_i : label is 0;
  attribute XPM_CDC of cdc_adc1_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_done_i : label is 0;
  attribute VERSION of cdc_adc1_done_i : label is 0;
  attribute XPM_CDC of cdc_adc1_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_pll_lock_i : label is 0;
  attribute VERSION of cdc_adc1_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_adc1_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_powerup_state_i : label is 0;
  attribute VERSION of cdc_adc1_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_adc1_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_clk_present_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_clk_present_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_clk_present_i : label is 0;
  attribute VERSION of cdc_adc2_clk_present_i : label is 0;
  attribute XPM_CDC of cdc_adc2_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_done_i : label is 0;
  attribute VERSION of cdc_adc2_done_i : label is 0;
  attribute XPM_CDC of cdc_adc2_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_pll_lock_i : label is 0;
  attribute VERSION of cdc_adc2_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_adc2_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_powerup_state_i : label is 0;
  attribute VERSION of cdc_adc2_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_adc2_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc2_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc2_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_clk_present_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_clk_present_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_clk_present_i : label is 0;
  attribute VERSION of cdc_adc3_clk_present_i : label is 0;
  attribute XPM_CDC of cdc_adc3_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_done_i : label is 0;
  attribute VERSION of cdc_adc3_done_i : label is 0;
  attribute XPM_CDC of cdc_adc3_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_pll_lock_i : label is 0;
  attribute VERSION of cdc_adc3_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_adc3_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_powerup_state_i : label is 0;
  attribute VERSION of cdc_adc3_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_adc3_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc3_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc3_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac0_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac1_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac1_supplies_up_i : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drpdi_por[8]_i_4__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_3__0__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_3__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_4__0\ : label is "soft_lutpair490";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rx0_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx1_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx2_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx3_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of tx0_u_dac : label is "PRIMITIVE";
  attribute BOX_TYPE of tx1_u_dac : label is "PRIMITIVE";
begin
  STATUS_COMMON(15 downto 0) <= \^status_common\(15 downto 0);
  adc00_status(15 downto 0) <= \^adc00_status\(15 downto 0);
  adc01_status(15 downto 0) <= \^adc01_status\(15 downto 0);
  adc02_status(15 downto 0) <= \^adc02_status\(15 downto 0);
  adc03_status(15 downto 0) <= \^adc03_status\(15 downto 0);
  adc0_clk_n_0 <= \^adc0_clk_n_0\;
  adc0_daddr_mon(10 downto 0) <= \^adc0_daddr_mon\(10 downto 0);
  adc0_den_mon <= \^adc0_den_mon\;
  adc0_di_mon(15 downto 0) <= \^adc0_di_mon\(15 downto 0);
  adc0_do_mon(15 downto 0) <= \^adc0_do_mon\(15 downto 0);
  adc0_done <= \^adc0_done\;
  adc0_dwe_mon <= \^adc0_dwe_mon\;
  adc0_pll_lock <= \^adc0_pll_lock\;
  adc10_status(15 downto 0) <= \^adc10_status\(15 downto 0);
  adc11_status(15 downto 0) <= \^adc11_status\(15 downto 0);
  adc12_status(15 downto 0) <= \^adc12_status\(15 downto 0);
  adc13_status(15 downto 0) <= \^adc13_status\(15 downto 0);
  adc1_clk_n_0(15 downto 0) <= \^adc1_clk_n_0\(15 downto 0);
  adc1_clk_n_1 <= \^adc1_clk_n_1\;
  adc1_daddr_mon(10 downto 0) <= \^adc1_daddr_mon\(10 downto 0);
  adc1_den_mon <= \^adc1_den_mon\;
  adc1_di_mon(15 downto 0) <= \^adc1_di_mon\(15 downto 0);
  adc1_do_mon(15 downto 0) <= \^adc1_do_mon\(15 downto 0);
  adc1_done <= \^adc1_done\;
  adc1_dwe_mon <= \^adc1_dwe_mon\;
  adc1_pll_lock <= \^adc1_pll_lock\;
  adc20_status(15 downto 0) <= \^adc20_status\(15 downto 0);
  adc21_status(15 downto 0) <= \^adc21_status\(15 downto 0);
  adc22_status(15 downto 0) <= \^adc22_status\(15 downto 0);
  adc23_status(15 downto 0) <= \^adc23_status\(15 downto 0);
  adc2_clk_n_0(15 downto 0) <= \^adc2_clk_n_0\(15 downto 0);
  adc2_clk_n_1 <= \^adc2_clk_n_1\;
  adc2_daddr_mon(10 downto 0) <= \^adc2_daddr_mon\(10 downto 0);
  adc2_den_mon <= \^adc2_den_mon\;
  adc2_di_mon(15 downto 0) <= \^adc2_di_mon\(15 downto 0);
  adc2_do_mon(15 downto 0) <= \^adc2_do_mon\(15 downto 0);
  adc2_done <= \^adc2_done\;
  adc2_dwe_mon <= \^adc2_dwe_mon\;
  adc2_pll_lock <= \^adc2_pll_lock\;
  adc30_status(15 downto 0) <= \^adc30_status\(15 downto 0);
  adc31_status(15 downto 0) <= \^adc31_status\(15 downto 0);
  adc32_status(15 downto 0) <= \^adc32_status\(15 downto 0);
  adc33_status(15 downto 0) <= \^adc33_status\(15 downto 0);
  adc3_clk_n_0(15 downto 0) <= \^adc3_clk_n_0\(15 downto 0);
  adc3_clk_n_1 <= \^adc3_clk_n_1\;
  adc3_daddr_mon(10 downto 0) <= \^adc3_daddr_mon\(10 downto 0);
  adc3_den_mon <= \^adc3_den_mon\;
  adc3_di_mon(15 downto 0) <= \^adc3_di_mon\(15 downto 0);
  adc3_do_mon(15 downto 0) <= \^adc3_do_mon\(15 downto 0);
  adc3_done <= \^adc3_done\;
  adc3_dwe_mon <= \^adc3_dwe_mon\;
  adc3_pll_lock <= \^adc3_pll_lock\;
  clk_adc0 <= \^clk_adc0\;
  clk_adc1 <= \^clk_adc1\;
  clk_adc2 <= \^clk_adc2\;
  clk_adc3 <= \^clk_adc3\;
  dac0_daddr_mon(10 downto 0) <= \^dac0_daddr_mon\(10 downto 0);
  dac0_den_mon <= \^dac0_den_mon\;
  dac0_di_mon(15 downto 0) <= \^dac0_di_mon\(15 downto 0);
  dac0_do_mon(15 downto 0) <= \^dac0_do_mon\(15 downto 0);
  dac0_dwe_mon <= \^dac0_dwe_mon\;
  dac1_daddr_mon(10 downto 0) <= \^dac1_daddr_mon\(10 downto 0);
  dac1_den_mon <= \^dac1_den_mon\;
  dac1_di_mon(15 downto 0) <= \^dac1_di_mon\(15 downto 0);
  dac1_do_mon(15 downto 0) <= \^dac1_do_mon\(15 downto 0);
  dac1_dwe_mon <= \^dac1_dwe_mon\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  lopt_6 <= \xlnx_opt__4\;
  lopt_7 <= \xlnx_opt__5\;
  lopt_8 <= \xlnx_opt__6\;
  lopt_9 <= \xlnx_opt__7\;
  m00_axis_tvalid <= \^m00_axis_tvalid\;
  m10_axis_tvalid <= \^m10_axis_tvalid\;
  m20_axis_tvalid <= \^m20_axis_tvalid\;
  m30_axis_tvalid <= \^m30_axis_tvalid\;
  s_axi_aclk_0(15 downto 0) <= \^s_axi_aclk_0\(15 downto 0);
  s_axi_aclk_1(15 downto 0) <= \^s_axi_aclk_1\(15 downto 0);
  s_axi_aclk_2 <= \^s_axi_aclk_2\;
  s_axi_aclk_3 <= \^s_axi_aclk_3\;
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \adc0_end_stage_r_reg[3]\(3),
      I1 => \adc0_end_stage_r_reg[3]\(1),
      I2 => \adc0_end_stage_r_reg[3]\(2),
      I3 => adc0_fifo_disable(0),
      I4 => \^adc0_done\,
      I5 => dest_out,
      O => adc0_done_i
    );
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^clk_adc0\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^clk_adc1\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
BUFG_GT_SYNC_2: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__4\,
      CLK => \^clk_adc2\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__5\
    );
BUFG_GT_SYNC_3: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__6\,
      CLK => \^clk_adc3\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__7\
    );
\IP2Bus_Data[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^adc2_do_mon\(13),
      I1 => \IP2Bus_Data[13]_i_2\,
      O => adc2_clk_n_2
    );
\__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => p_39_in(3),
      I1 => p_39_in(1),
      I2 => p_39_in(2),
      I3 => adc1_fifo_disable(0),
      I4 => \^adc1_done\,
      I5 => adc1_done_i_reg_0,
      O => adc1_done_i
    );
\__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \adc2_end_stage_r_reg[3]\(3),
      I1 => \adc2_end_stage_r_reg[3]\(1),
      I2 => \adc2_end_stage_r_reg[3]\(2),
      I3 => adc2_fifo_disable(0),
      I4 => \^adc2_done\,
      I5 => adc2_done_i_reg_0,
      O => adc2_done_i
    );
\__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \adc3_end_stage_r_reg[3]\(3),
      I1 => \adc3_end_stage_r_reg[3]\(1),
      I2 => \adc3_end_stage_r_reg[3]\(2),
      I3 => adc3_fifo_disable(0),
      I4 => \^adc3_done\,
      I5 => adc3_done_i_reg_0,
      O => adc3_done_i
    );
adc0_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_done_i,
      Q => adc0_done_i_reg_n_0,
      R => '0'
    );
adc0_powerup_state_interrupt: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_data_adc0(31),
      I1 => adc0_powerup_state_sync,
      I2 => por_state_machine_i_n_254,
      I3 => \por_fsm_adc0/cleared_r\,
      I4 => mem_data_adc0(29),
      I5 => mem_data_adc0(30),
      O => \mem_data_adc0_reg[31]\
    );
adc1_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_done_i,
      Q => adc1_done_i_reg_n_0,
      R => '0'
    );
adc1_powerup_state_interrupt: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_data_adc1(31),
      I1 => adc1_powerup_state_sync,
      I2 => por_state_machine_i_n_260,
      I3 => \por_fsm_adc1/cleared_r\,
      I4 => mem_data_adc1(29),
      I5 => mem_data_adc1(30),
      O => \mem_data_adc1_reg[31]\
    );
adc1_sm_reset: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => adc1_supplies_up_sync,
      I1 => adc1_sm_reset_i_1,
      I2 => \^adc1_done\,
      O => adc1_sm_reset_i
    );
adc2_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_done_i,
      Q => adc2_done_i_reg_n_0,
      R => '0'
    );
adc2_powerup_state_interrupt: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_data_adc2(31),
      I1 => adc2_powerup_state_sync,
      I2 => por_state_machine_i_n_266,
      I3 => \por_fsm_adc2/cleared_r\,
      I4 => mem_data_adc2(29),
      I5 => mem_data_adc2(30),
      O => \mem_data_adc2_reg[31]\
    );
adc2_sm_reset: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => adc2_supplies_up_sync,
      I1 => adc2_sm_reset_i_2,
      I2 => \^adc2_done\,
      O => adc2_sm_reset_i
    );
adc3_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_done_i,
      Q => adc3_done_i_reg_n_0,
      R => '0'
    );
adc3_powerup_state_interrupt: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_data_adc3(31),
      I1 => adc3_powerup_state_sync,
      I2 => por_state_machine_i_n_272,
      I3 => \por_fsm_adc3/cleared_r\,
      I4 => mem_data_adc3(29),
      I5 => mem_data_adc3(30),
      O => \mem_data_adc3_reg[31]\
    );
adc3_sm_reset: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => adc3_supplies_up_sync,
      I1 => adc3_sm_reset_i_3,
      I2 => \^adc3_done\,
      O => adc3_sm_reset_i
    );
cdc_adc0_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_clk_present_sync,
      src_clk => '0',
      src_in => \^status_common\(0)
    );
cdc_adc0_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\
     port map (
      dest_clk => m0_axis_aclk,
      dest_out => \^m00_axis_tvalid\,
      src_clk => '0',
      src_in => adc0_done_i_reg_n_0
    );
cdc_adc0_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc0_pll_lock\,
      src_clk => '0',
      src_in => \^status_common\(3)
    );
cdc_adc0_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_powerup_state_sync,
      src_clk => '0',
      src_in => \^status_common\(2)
    );
cdc_adc0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_supplies_up_sync,
      src_clk => '0',
      src_in => \^status_common\(1)
    );
cdc_adc1_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_clk_present_sync,
      src_clk => '0',
      src_in => \^adc1_clk_n_0\(0)
    );
cdc_adc1_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\
     port map (
      dest_clk => m1_axis_aclk,
      dest_out => \^m10_axis_tvalid\,
      src_clk => '0',
      src_in => adc1_done_i_reg_n_0
    );
cdc_adc1_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc1_pll_lock\,
      src_clk => '0',
      src_in => \^adc1_clk_n_0\(3)
    );
cdc_adc1_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_powerup_state_sync,
      src_clk => '0',
      src_in => \^adc1_clk_n_0\(2)
    );
cdc_adc1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc1_clk_n_0\(1)
    );
cdc_adc2_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_clk_present_sync,
      src_clk => '0',
      src_in => \^adc2_clk_n_0\(0)
    );
cdc_adc2_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\
     port map (
      dest_clk => m2_axis_aclk,
      dest_out => \^m20_axis_tvalid\,
      src_clk => '0',
      src_in => adc2_done_i_reg_n_0
    );
cdc_adc2_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc2_pll_lock\,
      src_clk => '0',
      src_in => \^adc2_clk_n_0\(3)
    );
cdc_adc2_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_powerup_state_sync,
      src_clk => '0',
      src_in => \^adc2_clk_n_0\(2)
    );
cdc_adc2_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc2_clk_n_0\(1)
    );
cdc_adc3_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_clk_present_sync,
      src_clk => '0',
      src_in => \^adc3_clk_n_0\(0)
    );
cdc_adc3_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\
     port map (
      dest_clk => m3_axis_aclk,
      dest_out => \^m30_axis_tvalid\,
      src_clk => '0',
      src_in => adc3_done_i_reg_n_0
    );
cdc_adc3_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc3_pll_lock\,
      src_clk => '0',
      src_in => \^adc3_clk_n_0\(3)
    );
cdc_adc3_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_powerup_state_sync,
      src_clk => '0',
      src_in => \^adc3_clk_n_0\(2)
    );
cdc_adc3_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc3_clk_n_0\(1)
    );
cdc_dac0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_0\(1)
    );
cdc_dac1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac1_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_1\(1)
    );
\drpdi_por[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => trim_code_adc(4),
      I1 => trim_code_adc(3),
      I2 => trim_code_adc(5),
      O => \drpdi_por[8]_i_4__0_n_0\
    );
\drpdi_por[9]_i_3__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trim_code_adc(3),
      I1 => trim_code_adc(4),
      O => \drpdi_por[9]_i_3__0__0_n_0\
    );
\drpdi_por[9]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trim_code_adc(5),
      I1 => trim_code_adc(3),
      I2 => trim_code_adc(4),
      O => \drpdi_por[9]_i_3__1_n_0\
    );
\drpdi_por[9]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => trim_code_adc(4),
      I1 => trim_code_adc(3),
      I2 => trim_code_adc(5),
      O => \drpdi_por[9]_i_4__0_n_0\
    );
dummy_read_req_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rdata_reg[15]\(7),
      I1 => \rdata_reg[15]\(6),
      I2 => \rdata_reg[15]\(4),
      I3 => \rdata_reg[15]\(5),
      O => dummy_read_req_i_3_n_0
    );
\dummy_read_req_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => dummy_read_req_reg,
      I1 => \rdata_reg[15]\(7),
      I2 => \rdata_reg[15]\(6),
      I3 => por_state_machine_i_n_61,
      I4 => \rdata_reg[15]\(3),
      I5 => \rdata_reg[15]\(5),
      O => \drp_arbiter_adc0/dummy_read_req3\
    );
dummy_read_req_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \rdata_reg[15]\(1),
      I1 => \rdata_reg[15]\(0),
      I2 => \rdata_reg[15]\(3),
      I3 => \rdata_reg[15]\(2),
      O => dummy_read_req_i_4_n_0
    );
por_sm_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^status_common\(6),
      I1 => por_sm_reset_reg_0,
      I2 => \^adc3_clk_n_0\(6),
      I3 => por_sm_reset_i_2_n_0,
      O => por_sm_reset_i
    );
por_sm_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^adc1_clk_n_0\(6),
      I1 => \^s_axi_aclk_1\(6),
      I2 => \^adc2_clk_n_0\(6),
      I3 => \^s_axi_aclk_0\(6),
      O => por_sm_reset_i_2_n_0
    );
por_sm_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_sm_reset_i,
      Q => por_sm_reset,
      R => '0'
    );
por_state_machine_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_por_fsm_top
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_por_sm_state_reg[1]\ => por_state_machine_i_n_260,
      \FSM_onehot_por_sm_state_reg[1]_0\ => por_state_machine_i_n_272,
      \FSM_onehot_por_sm_state_reg[7]\ => por_state_machine_i_n_254,
      \FSM_onehot_por_sm_state_reg[7]_0\ => por_state_machine_i_n_266,
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]\(1 downto 0),
      \FSM_onehot_state_reg[1]_0\(1 downto 0) => \FSM_onehot_state_reg[1]_0\(1 downto 0),
      \FSM_onehot_state_reg[1]_1\(1 downto 0) => \FSM_onehot_state_reg[1]_1\(1 downto 0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_onehot_state_reg[2]_0\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_onehot_state_reg[2]_1\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_onehot_state_reg[4]\(2 downto 0) => \FSM_onehot_state_reg[4]\(2 downto 0),
      \FSM_onehot_state_reg[4]_0\(2 downto 0) => \FSM_onehot_state_reg[4]_0\(2 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_10\ => \FSM_onehot_state_reg[4]_10\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_onehot_state_reg[4]_4\(2 downto 0) => \FSM_onehot_state_reg[4]_4\(2 downto 0),
      \FSM_onehot_state_reg[4]_5\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_6\ => \FSM_onehot_state_reg[4]_6\,
      \FSM_onehot_state_reg[4]_7\(2 downto 0) => \FSM_onehot_state_reg[4]_7\(2 downto 0),
      \FSM_onehot_state_reg[4]_8\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_onehot_state_reg[4]_9\ => \FSM_onehot_state_reg[4]_9\,
      \FSM_sequential_fsm_cs_reg[0]\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[1]\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_1\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => \FSM_sequential_fsm_cs_reg[1]_2\,
      \FSM_sequential_fsm_cs_reg[1]_3\ => \FSM_sequential_fsm_cs_reg[1]_3\,
      \FSM_sequential_fsm_cs_reg[1]_4\ => \FSM_sequential_fsm_cs_reg[1]_4\,
      \FSM_sequential_fsm_cs_reg[1]_5\ => \FSM_sequential_fsm_cs_reg[1]_5\,
      \FSM_sequential_fsm_cs_reg[1]_6\ => \FSM_sequential_fsm_cs_reg[1]_6\,
      \FSM_sequential_fsm_cs_reg[1]_7\ => \FSM_sequential_fsm_cs_reg[1]_7\,
      \FSM_sequential_fsm_cs_reg[2]\ => \^adc0_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => \^adc0_dwe_mon\,
      \FSM_sequential_fsm_cs_reg[2]_1\ => \^adc1_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => \^adc1_dwe_mon\,
      \FSM_sequential_fsm_cs_reg[2]_3\ => \^adc2_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_4\ => \^adc2_dwe_mon\,
      \FSM_sequential_fsm_cs_reg[2]_5\ => \^adc3_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_6\ => \^adc3_dwe_mon\,
      \FSM_sequential_fsm_cs_reg[2]_7\ => \^dac0_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_8\ => \^dac1_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_9\ => \FSM_sequential_fsm_cs_reg[2]\,
      Q(2 downto 0) => Q(2 downto 0),
      STATUS_COMMON(0) => \^status_common\(2),
      access_type => access_type,
      access_type_3 => access_type_3,
      access_type_4 => access_type_4,
      access_type_5 => access_type_5,
      access_type_6 => access_type_6,
      access_type_7 => access_type_7,
      access_type_reg => access_type_reg,
      adc00_status(0) => \^adc00_status\(0),
      adc01_status(0) => \^adc01_status\(0),
      adc02_status(0) => \^adc02_status\(0),
      adc03_status(0) => \^adc03_status\(0),
      adc0_bg_cal_off(1 downto 0) => adc0_bg_cal_off(1 downto 0),
      adc0_daddr_mon(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      adc0_di_mon(15 downto 0) => \^adc0_di_mon\(15 downto 0),
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_done_reg_0 => \^adc0_done\,
      \adc0_end_stage_r_reg[3]_0\(3 downto 0) => \adc0_end_stage_r_reg[3]\(3 downto 0),
      adc0_pll_lock => \^adc0_pll_lock\,
      adc0_powerup_state => adc0_powerup_state,
      adc0_signal_lost(1 downto 0) => adc0_signal_lost(1 downto 0),
      adc0_sm_reset_i => adc0_sm_reset_i,
      \adc0_start_stage_r_reg[0]_0\ => \adc0_start_stage_r_reg[0]\,
      \adc0_start_stage_r_reg[3]_0\(3 downto 0) => \adc0_start_stage_r_reg[3]\(3 downto 0),
      adc0_status(3 downto 0) => adc0_status(3 downto 0),
      adc10_status(0) => \^adc10_status\(0),
      adc11_status(0) => \^adc11_status\(0),
      adc12_status(0) => \^adc12_status\(0),
      adc13_status(0) => \^adc13_status\(0),
      adc1_bg_cal_off(1 downto 0) => adc1_bg_cal_off(1 downto 0),
      adc1_daddr_mon(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      adc1_di_mon(15 downto 0) => \^adc1_di_mon\(15 downto 0),
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_done_reg_0 => \^adc1_done\,
      adc1_pll_lock => \^adc1_pll_lock\,
      adc1_powerup_state => adc1_powerup_state,
      adc1_powerup_state_INST_0_0(0) => \^adc1_clk_n_0\(2),
      adc1_signal_lost(1 downto 0) => adc1_signal_lost(1 downto 0),
      adc1_sm_reset_i_1 => adc1_sm_reset_i_1,
      \adc1_start_stage_r_reg[0]_0\ => \adc1_start_stage_r_reg[0]\,
      adc1_status(3 downto 0) => adc1_status(3 downto 0),
      adc20_status(0) => \^adc20_status\(0),
      adc21_status(0) => \^adc21_status\(0),
      adc22_status(0) => \^adc22_status\(0),
      adc23_status(0) => \^adc23_status\(0),
      adc2_bg_cal_off(1 downto 0) => adc2_bg_cal_off(1 downto 0),
      adc2_daddr_mon(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      adc2_di_mon(15 downto 0) => \^adc2_di_mon\(15 downto 0),
      adc2_do_mon(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      adc2_done_reg_0 => \^adc2_done\,
      \adc2_end_stage_r_reg[3]_0\(3 downto 0) => \adc2_end_stage_r_reg[3]\(3 downto 0),
      adc2_pll_lock => \^adc2_pll_lock\,
      adc2_powerup_state => adc2_powerup_state,
      adc2_powerup_state_INST_0_0(0) => \^adc2_clk_n_0\(2),
      adc2_signal_lost(1 downto 0) => adc2_signal_lost(1 downto 0),
      adc2_sm_reset_i_2 => adc2_sm_reset_i_2,
      \adc2_start_stage_r_reg[0]_0\ => \adc2_start_stage_r_reg[0]\,
      \adc2_start_stage_r_reg[3]_0\(3 downto 0) => \adc2_start_stage_r_reg[3]\(3 downto 0),
      adc2_status(3 downto 0) => adc2_status(3 downto 0),
      adc30_status(0) => \^adc30_status\(0),
      adc31_status(0) => \^adc31_status\(0),
      adc32_status(0) => \^adc32_status\(0),
      adc33_status(0) => \^adc33_status\(0),
      adc3_bg_cal_off(1 downto 0) => adc3_bg_cal_off(1 downto 0),
      adc3_daddr_mon(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      adc3_di_mon(15 downto 0) => \^adc3_di_mon\(15 downto 0),
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_done_reg_0 => \^adc3_done\,
      \adc3_end_stage_r_reg[3]_0\(3 downto 0) => \adc3_end_stage_r_reg[3]\(3 downto 0),
      adc3_pll_lock => \^adc3_pll_lock\,
      adc3_powerup_state => adc3_powerup_state,
      adc3_powerup_state_INST_0_0(0) => \^adc3_clk_n_0\(2),
      adc3_signal_lost(1 downto 0) => adc3_signal_lost(1 downto 0),
      adc3_sm_reset_i_3 => adc3_sm_reset_i_3,
      \adc3_start_stage_r_reg[0]_0\ => \adc3_start_stage_r_reg[0]\,
      \adc3_start_stage_r_reg[3]_0\(3 downto 0) => \adc3_start_stage_r_reg[3]\(3 downto 0),
      adc3_status(3 downto 0) => adc3_status(3 downto 0),
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      cleared_r => \por_fsm_adc0/cleared_r\,
      cleared_r_0 => \por_fsm_adc1/cleared_r\,
      cleared_r_1 => \por_fsm_adc2/cleared_r\,
      cleared_r_2 => \por_fsm_adc3/cleared_r\,
      clocks_ok_r_reg => adc0_clk_present_sync,
      clocks_ok_r_reg_0 => adc1_clk_present_sync,
      clocks_ok_r_reg_1 => adc2_clk_present_sync,
      clocks_ok_r_reg_2 => adc3_clk_present_sync,
      const_config_drp_drdy_reg => \^adc0_clk_n_0\,
      const_config_drp_drdy_reg_0 => \^adc1_clk_n_1\,
      const_config_drp_drdy_reg_1 => \^adc2_clk_n_1\,
      const_config_drp_drdy_reg_2 => \^adc3_clk_n_1\,
      dac0_daddr_mon(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      dac0_di_mon(15 downto 0) => \^dac0_di_mon\(15 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_drp_we => dac0_drp_we,
      dac0_powerup_state => dac0_powerup_state,
      dac0_powerup_state_INST_0(0) => \^s_axi_aclk_0\(2),
      dac0_restart_pending_reg_0 => dac0_restart_pending_reg,
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      dac1_daddr_mon(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      dac1_di_mon(15 downto 0) => \^dac1_di_mon\(15 downto 0),
      dac1_do_mon(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      dac1_drp_we => dac1_drp_we,
      dac1_powerup_state => dac1_powerup_state,
      dac1_powerup_state_INST_0(0) => \^s_axi_aclk_1\(2),
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg,
      dac1_status(1 downto 0) => dac1_status(1 downto 0),
      dest_out => adc0_supplies_up_sync,
      done_reg => done_reg,
      done_reg_0 => done_reg_0,
      done_reg_1 => dac0_supplies_up_sync,
      done_reg_2 => dac1_supplies_up_sync,
      drp_RdAck_r0 => drp_RdAck_r0,
      drp_RdAck_r_reg => drp_RdAck_r_reg,
      drp_RdAck_r_reg_0 => drp_RdAck_r_reg_0,
      drp_RdAck_r_reg_1 => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_2,
      \drp_addr_reg[2]\ => por_state_machine_i_n_61,
      \drpdi_por_reg[8]\ => \drpdi_por[8]_i_4__0_n_0\,
      \drpdi_por_reg[9]\ => \drpdi_por[9]_i_4__0_n_0\,
      \drpdi_por_reg[9]_0\ => \drpdi_por[9]_i_3__1_n_0\,
      \drpdi_por_reg[9]_1\ => \drpdi_por[9]_i_3__0__0_n_0\,
      drpwe_por_reg => \^dac0_dwe_mon\,
      drpwe_por_reg_0 => \^dac1_dwe_mon\,
      dummy_read_gnt_held_reg => \^s_axi_aclk_2\,
      dummy_read_gnt_held_reg_0 => \^s_axi_aclk_3\,
      dummy_read_req3 => \drp_arbiter_adc0/dummy_read_req3\,
      dummy_read_req_reg => dummy_read_req_i_3_n_0,
      dummy_read_req_reg_0 => dummy_read_req_i_4_n_0,
      \icount_out[11]_i_6\ => \icount_out[11]_i_6\,
      \mem_data_adc0_reg[31]_0\(2 downto 0) => mem_data_adc0(31 downto 29),
      \mem_data_adc1_reg[31]_0\(2 downto 0) => mem_data_adc1(31 downto 29),
      \mem_data_adc2_reg[31]_0\(2 downto 0) => mem_data_adc2(31 downto 29),
      \mem_data_adc3_reg[31]_0\(2 downto 0) => mem_data_adc3(31 downto 29),
      p_39_in(7 downto 0) => p_39_in(7 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      por_sm_reset => por_sm_reset,
      \por_timer_count_reg[7]\(0) => \por_timer_count_reg[7]\(0),
      \por_timer_count_reg[7]_0\(0) => \por_timer_count_reg[7]_0\(0),
      \por_timer_start_val_reg[11]\(1 downto 0) => \por_timer_start_val_reg[11]\(1 downto 0),
      \por_timer_start_val_reg[11]_0\(1 downto 0) => \por_timer_start_val_reg[11]_0\(1 downto 0),
      \por_timer_start_val_reg[11]_1\(1 downto 0) => \por_timer_start_val_reg[11]_1\(1 downto 0),
      \por_timer_start_val_reg[11]_2\(1 downto 0) => \por_timer_start_val_reg[11]_2\(1 downto 0),
      \por_timer_start_val_reg[18]\(15 downto 0) => \por_timer_start_val_reg[18]\(15 downto 0),
      power_ok_r_reg => adc1_supplies_up_sync,
      power_ok_r_reg_0 => adc2_supplies_up_sync,
      power_ok_r_reg_1 => adc3_supplies_up_sync,
      powerup_state_r_reg => adc0_powerup_state_sync,
      powerup_state_r_reg_0 => adc1_powerup_state_sync,
      powerup_state_r_reg_1 => adc2_powerup_state_sync,
      powerup_state_r_reg_2 => adc3_powerup_state_sync,
      \rdata_reg[15]\(10 downto 0) => \rdata_reg[15]\(10 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_pulse0_0 => sm_reset_pulse0_0,
      sm_reset_pulse0_1 => sm_reset_pulse0_1,
      sm_reset_pulse0_2 => sm_reset_pulse0_2,
      sm_reset_r => sm_reset_r,
      sm_reset_r_10 => sm_reset_r_10,
      sm_reset_r_8 => sm_reset_r_8,
      sm_reset_r_9 => sm_reset_r_9,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3 downto 0),
      \tc_enable_reg[5]_0\(3 downto 0) => \tc_enable_reg[5]\(3 downto 0),
      \trim_code_reg[5]\(2 downto 0) => trim_code_adc(5 downto 3),
      user_drp_drdy => user_dac0_drprdy,
      user_drp_drdy_reg => adc3_drp_rdy,
      user_drp_drdy_reg_0 => adc0_drp_rdy,
      user_drp_drdy_reg_1 => adc1_drp_rdy,
      user_drp_drdy_reg_2 => user_dac1_drprdy,
      user_drp_drdy_reg_3 => adc2_drp_rdy,
      user_drp_drdy_reg_4 => user_drp_drdy_reg,
      user_drp_drdy_reg_5 => user_drp_drdy_reg_0,
      wait_event_reg => dest_out,
      wait_event_reg_0 => adc1_done_i_reg_0,
      wait_event_reg_1 => adc2_done_i_reg_0,
      wait_event_reg_2 => adc3_done_i_reg_0
    );
rx0_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "2I",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "Yes",
      XPA_SAMPLE_RATE_MSPS => 2048
    )
        port map (
      ADC_CLK_N => adc0_clk_n,
      ADC_CLK_P => adc0_clk_p,
      CLK_ADC => \^clk_adc0\,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => \^m00_axis_tvalid\,
      CONTROL_COMMON(14 downto 0) => adc0_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => m00_axis_tdata(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => m02_axis_tdata(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc0_den_mon\,
      DI(15 downto 0) => \^adc0_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      DRDY => \^adc0_clk_n_0\,
      DWE => \^adc0_dwe_mon\,
      FABRIC_CLK => m0_axis_aclk,
      PLL_DMON_OUT => adc0_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => \^adc00_status\(15 downto 0),
      STATUS_ADC1(15 downto 0) => \^adc01_status\(15 downto 0),
      STATUS_ADC2(15 downto 0) => \^adc02_status\(15 downto 0),
      STATUS_ADC3(15 downto 0) => \^adc03_status\(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^status_common\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_1,
      SYSREF_IN_SOUTH => '0',
      SYSREF_N => NLW_rx0_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_1,
      SYSREF_OUT_SOUTH => NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED,
      SYSREF_P => NLW_rx0_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx0_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx0_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx0_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx0_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx0_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx0_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx0_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx0_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => vin0_01_n,
      VIN_I01_P => vin0_01_p,
      VIN_I23_N => vin0_23_n,
      VIN_I23_P => vin0_23_p
    );
rx1_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "2I",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "Yes",
      XPA_SAMPLE_RATE_MSPS => 2048
    )
        port map (
      ADC_CLK_N => adc1_clk_n,
      ADC_CLK_P => adc1_clk_p,
      CLK_ADC => \^clk_adc1\,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => \^m10_axis_tvalid\,
      CONTROL_COMMON(14 downto 0) => adc1_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => m10_axis_tdata(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => m12_axis_tdata(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc1_den_mon\,
      DI(15 downto 0) => \^adc1_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      DRDY => \^adc1_clk_n_1\,
      DWE => \^adc1_dwe_mon\,
      FABRIC_CLK => m1_axis_aclk,
      PLL_DMON_OUT => adc1_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => \^adc10_status\(15 downto 0),
      STATUS_ADC1(15 downto 0) => \^adc11_status\(15 downto 0),
      STATUS_ADC2(15 downto 0) => \^adc12_status\(15 downto 0),
      STATUS_ADC3(15 downto 0) => \^adc13_status\(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^adc1_clk_n_0\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_2,
      SYSREF_IN_SOUTH => sysref_north_1,
      SYSREF_N => NLW_rx1_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_2,
      SYSREF_OUT_SOUTH => sysref_south_1,
      SYSREF_P => NLW_rx1_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx1_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx1_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx1_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx1_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx1_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx1_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx1_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx1_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => vin1_01_n,
      VIN_I01_P => vin1_01_p,
      VIN_I23_N => vin1_23_n,
      VIN_I23_P => vin1_23_p
    );
rx2_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "2I",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "Yes",
      XPA_SAMPLE_RATE_MSPS => 2048
    )
        port map (
      ADC_CLK_N => adc2_clk_n,
      ADC_CLK_P => adc2_clk_p,
      CLK_ADC => \^clk_adc2\,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => \^m20_axis_tvalid\,
      CONTROL_COMMON(14 downto 0) => adc2_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => m20_axis_tdata(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => m22_axis_tdata(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc2_den_mon\,
      DI(15 downto 0) => \^adc2_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      DRDY => \^adc2_clk_n_1\,
      DWE => \^adc2_dwe_mon\,
      FABRIC_CLK => m2_axis_aclk,
      PLL_DMON_OUT => adc2_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => \^adc20_status\(15 downto 0),
      STATUS_ADC1(15 downto 0) => \^adc21_status\(15 downto 0),
      STATUS_ADC2(15 downto 0) => \^adc22_status\(15 downto 0),
      STATUS_ADC3(15 downto 0) => \^adc23_status\(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^adc2_clk_n_0\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_3,
      SYSREF_IN_SOUTH => sysref_north_2,
      SYSREF_N => NLW_rx2_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_3,
      SYSREF_OUT_SOUTH => sysref_south_2,
      SYSREF_P => NLW_rx2_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx2_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx2_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx2_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx2_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx2_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx2_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx2_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx2_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => vin2_01_n,
      VIN_I01_P => vin2_01_p,
      VIN_I23_N => vin2_23_n,
      VIN_I23_P => vin2_23_p
    );
rx3_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "2I",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "Yes",
      XPA_SAMPLE_RATE_MSPS => 2048
    )
        port map (
      ADC_CLK_N => adc3_clk_n,
      ADC_CLK_P => adc3_clk_p,
      CLK_ADC => \^clk_adc3\,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => \^m30_axis_tvalid\,
      CONTROL_COMMON(14 downto 0) => adc3_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => m30_axis_tdata(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => m32_axis_tdata(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc3_den_mon\,
      DI(15 downto 0) => \^adc3_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      DRDY => \^adc3_clk_n_1\,
      DWE => \^adc3_dwe_mon\,
      FABRIC_CLK => m3_axis_aclk,
      PLL_DMON_OUT => adc3_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => \^adc30_status\(15 downto 0),
      STATUS_ADC1(15 downto 0) => \^adc31_status\(15 downto 0),
      STATUS_ADC2(15 downto 0) => \^adc32_status\(15 downto 0),
      STATUS_ADC3(15 downto 0) => \^adc33_status\(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^adc3_clk_n_0\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_4,
      SYSREF_IN_SOUTH => sysref_north_3,
      SYSREF_N => NLW_rx3_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_4,
      SYSREF_OUT_SOUTH => sysref_south_3,
      SYSREF_P => NLW_rx3_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx3_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx3_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx3_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx3_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx3_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx3_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx3_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx3_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => vin3_01_n,
      VIN_I01_P => vin3_01_p,
      VIN_I23_N => vin3_23_n,
      VIN_I23_P => vin3_23_p
    );
tx0_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 0,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 6400
    )
        port map (
      CLK_DAC => tx0_u_dac_n_0,
      CLK_FIFO_LM => NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => dac0_cmn_control(14 downto 0),
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => '0',
      DAC_CLK_P => '0',
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      DATA_DAC0(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => \^dac0_den_mon\,
      DI(15 downto 0) => \^dac0_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_2\,
      DWE => \^dac0_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => dac0_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_0\(15 downto 0),
      STATUS_DAC0(15 downto 0) => dac00_status(15 downto 0),
      STATUS_DAC1(15 downto 0) => dac01_status(15 downto 0),
      STATUS_DAC2(15 downto 0) => dac02_status(15 downto 0),
      STATUS_DAC3(15 downto 0) => dac03_status(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_5,
      SYSREF_IN_SOUTH => sysref_north_4,
      SYSREF_N => sysref_in_n,
      SYSREF_OUT_NORTH => sysref_north_5,
      SYSREF_OUT_SOUTH => sysref_south_4,
      SYSREF_P => sysref_in_p,
      VOUT0_N => NLW_tx0_u_dac_VOUT0_N_UNCONNECTED,
      VOUT0_P => NLW_tx0_u_dac_VOUT0_P_UNCONNECTED,
      VOUT1_N => NLW_tx0_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx0_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx0_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx0_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx0_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx0_u_dac_VOUT3_P_UNCONNECTED
    );
tx1_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 0,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 6400
    )
        port map (
      CLK_DAC => tx1_u_dac_n_0,
      CLK_FIFO_LM => NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => dac1_cmn_control(14 downto 0),
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => '0',
      DAC_CLK_P => '0',
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      DATA_DAC0(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => \^dac1_den_mon\,
      DI(15 downto 0) => \^dac1_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_3\,
      DWE => \^dac1_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => dac1_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_1\(15 downto 0),
      STATUS_DAC0(15 downto 0) => dac10_status(15 downto 0),
      STATUS_DAC1(15 downto 0) => dac11_status(15 downto 0),
      STATUS_DAC2(15 downto 0) => dac12_status(15 downto 0),
      STATUS_DAC3(15 downto 0) => dac13_status(15 downto 0),
      SYSREF_IN_NORTH => NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED,
      SYSREF_IN_SOUTH => sysref_north_5,
      SYSREF_N => NLW_tx1_u_dac_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED,
      SYSREF_OUT_SOUTH => sysref_south_5,
      SYSREF_P => NLW_tx1_u_dac_SYSREF_P_UNCONNECTED,
      VOUT0_N => NLW_tx1_u_dac_VOUT0_N_UNCONNECTED,
      VOUT0_P => NLW_tx1_u_dac_VOUT0_P_UNCONNECTED,
      VOUT1_N => NLW_tx1_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx1_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx1_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx1_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx1_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx1_u_dac_VOUT3_P_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    adc2_clk_n : in STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m2_axis_aresetn : in STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    adc3_clk_n : in STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    m3_axis_aresetn : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    adc00_int_cal_freeze : in STD_LOGIC;
    adc00_cal_frozen : out STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    adc02_int_cal_freeze : in STD_LOGIC;
    adc02_cal_frozen : out STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    adc10_int_cal_freeze : in STD_LOGIC;
    adc10_cal_frozen : out STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    adc12_int_cal_freeze : in STD_LOGIC;
    adc12_cal_frozen : out STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    adc20_int_cal_freeze : in STD_LOGIC;
    adc20_cal_frozen : out STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    adc22_int_cal_freeze : in STD_LOGIC;
    adc22_cal_frozen : out STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    adc30_int_cal_freeze : in STD_LOGIC;
    adc30_cal_frozen : out STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    adc32_int_cal_freeze : in STD_LOGIC;
    adc32_cal_frozen : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m20_axis_tvalid : out STD_LOGIC;
    m20_axis_tready : in STD_LOGIC;
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tvalid : out STD_LOGIC;
    m22_axis_tready : in STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m30_axis_tvalid : out STD_LOGIC;
    m30_axis_tready : in STD_LOGIC;
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tvalid : out STD_LOGIC;
    m32_axis_tready : in STD_LOGIC;
    dac0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_pll_dmon : out STD_LOGIC;
    dac0_pll_lock : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_done : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_dwe_mon : out STD_LOGIC;
    dac0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_drdy_mon : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    dac1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_pll_dmon : out STD_LOGIC;
    dac1_pll_lock : out STD_LOGIC;
    dac1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_done : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_den_mon : out STD_LOGIC;
    dac1_dwe_mon : out STD_LOGIC;
    dac1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drdy_mon : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    dac1_dgnt_mon : out STD_LOGIC;
    adc0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_pll_dmon : out STD_LOGIC;
    adc0_pll_lock : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_done : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_den_mon : out STD_LOGIC;
    adc0_dwe_mon : out STD_LOGIC;
    adc0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_drdy_mon : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc0_dgnt_mon : out STD_LOGIC;
    adc1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_pll_dmon : out STD_LOGIC;
    adc1_pll_lock : out STD_LOGIC;
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_done : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_den_mon : out STD_LOGIC;
    adc1_dwe_mon : out STD_LOGIC;
    adc1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_drdy_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    adc1_dgnt_mon : out STD_LOGIC;
    adc2_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc20_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc21_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc22_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc23_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_pll_dmon : out STD_LOGIC;
    adc2_pll_lock : out STD_LOGIC;
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_done : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_den_mon : out STD_LOGIC;
    adc2_dwe_mon : out STD_LOGIC;
    adc2_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_drdy_mon : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    adc2_dgnt_mon : out STD_LOGIC;
    adc3_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc30_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc31_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc32_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc33_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_pll_dmon : out STD_LOGIC;
    adc3_pll_lock : out STD_LOGIC;
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_done : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_den_mon : out STD_LOGIC;
    adc3_dwe_mon : out STD_LOGIC;
    adc3_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drdy_mon : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    adc3_dgnt_mon : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc00_enable : string;
  attribute adc00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc00_mixer : string;
  attribute adc00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc01_enable : string;
  attribute adc01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc01_mixer : string;
  attribute adc01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc02_enable : string;
  attribute adc02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc02_mixer : string;
  attribute adc02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc03_enable : string;
  attribute adc03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc03_mixer : string;
  attribute adc03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc10_enable : string;
  attribute adc10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc10_mixer : string;
  attribute adc10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc11_enable : string;
  attribute adc11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc11_mixer : string;
  attribute adc11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc12_enable : string;
  attribute adc12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc12_mixer : string;
  attribute adc12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc13_enable : string;
  attribute adc13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc13_mixer : string;
  attribute adc13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc20_enable : string;
  attribute adc20_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc20_mixer : string;
  attribute adc20_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc21_enable : string;
  attribute adc21_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc21_mixer : string;
  attribute adc21_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc22_enable : string;
  attribute adc22_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc22_mixer : string;
  attribute adc22_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc23_enable : string;
  attribute adc23_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc23_mixer : string;
  attribute adc23_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc30_enable : string;
  attribute adc30_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc30_mixer : string;
  attribute adc30_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc31_enable : string;
  attribute adc31_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc31_mixer : string;
  attribute adc31_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc32_enable : string;
  attribute adc32_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc32_mixer : string;
  attribute adc32_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b001";
  attribute adc33_enable : string;
  attribute adc33_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b1";
  attribute adc33_mixer : string;
  attribute adc33_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac00_mixer : string;
  attribute dac00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block : entity is "1'b0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block is
  signal \<const0>\ : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1798 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1799 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1800 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1801 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1802 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1803 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1804 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1806 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1809 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1810 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1811 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1812 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1813 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1815 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1816 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1817 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1818 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1819 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1821 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1822 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1831 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1832 : STD_LOGIC;
  signal ADC8_R2R_2048_rf_wrapper_i_n_1833 : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_Data0 : STD_LOGIC;
  signal adc00_cal_freeze_reg : STD_LOGIC;
  signal \^adc00_cal_frozen\ : STD_LOGIC;
  signal adc00_disable_cal_freeze_input : STD_LOGIC;
  signal adc00_irq_en : STD_LOGIC;
  signal adc00_overvol_irq : STD_LOGIC;
  signal adc00_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc00_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc01_irq_en : STD_LOGIC;
  signal adc01_overvol_irq : STD_LOGIC;
  signal adc01_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc01_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc02_cal_freeze_reg : STD_LOGIC;
  signal \^adc02_cal_frozen\ : STD_LOGIC;
  signal adc02_disable_cal_freeze_input : STD_LOGIC;
  signal adc02_irq_en : STD_LOGIC;
  signal adc02_overvol_irq : STD_LOGIC;
  signal adc02_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc02_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc03_irq_en : STD_LOGIC;
  signal adc03_overvol_irq : STD_LOGIC;
  signal adc03_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc03_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_cmn_irq_en : STD_LOGIC;
  signal adc0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc0_dgnt_mon\ : STD_LOGIC;
  signal \^adc0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_done\ : STD_LOGIC;
  signal \^adc0_dreq_mon\ : STD_LOGIC;
  signal adc0_drp_en : STD_LOGIC;
  signal adc0_drp_rdy : STD_LOGIC;
  signal adc0_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc0_master_irq0 : STD_LOGIC;
  signal adc0_powerup_state_irq : STD_LOGIC;
  signal adc0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_reset : STD_LOGIC;
  signal adc0_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adc0_reset_reg_n_0 : STD_LOGIC;
  signal adc0_restart : STD_LOGIC;
  signal adc0_restart_reg_n_0 : STD_LOGIC;
  signal adc0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_sm_reset_i : STD_LOGIC;
  signal adc0_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc0_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc10_cal_freeze_reg : STD_LOGIC;
  signal \^adc10_cal_frozen\ : STD_LOGIC;
  signal adc10_disable_cal_freeze_input : STD_LOGIC;
  signal adc10_irq_en : STD_LOGIC;
  signal adc10_overvol_irq : STD_LOGIC;
  signal adc10_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc10_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc11_irq_en : STD_LOGIC;
  signal adc11_overvol_irq : STD_LOGIC;
  signal adc11_stat_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^adc11_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc12_cal_freeze_reg : STD_LOGIC;
  signal \^adc12_cal_frozen\ : STD_LOGIC;
  signal adc12_disable_cal_freeze_input : STD_LOGIC;
  signal adc12_irq_en : STD_LOGIC;
  signal adc12_overvol_irq : STD_LOGIC;
  signal adc12_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc12_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc13_irq_en : STD_LOGIC;
  signal adc13_overvol_irq : STD_LOGIC;
  signal adc13_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc13_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_cmn_irq_en : STD_LOGIC;
  signal adc1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc1_dgnt_mon\ : STD_LOGIC;
  signal \^adc1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_done\ : STD_LOGIC;
  signal \^adc1_dreq_mon\ : STD_LOGIC;
  signal adc1_drp_en : STD_LOGIC;
  signal adc1_drp_rdy : STD_LOGIC;
  signal adc1_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc1_master_irq0 : STD_LOGIC;
  signal adc1_powerup_state_irq : STD_LOGIC;
  signal adc1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_reset : STD_LOGIC;
  signal adc1_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adc1_reset_reg_n_0 : STD_LOGIC;
  signal adc1_restart : STD_LOGIC;
  signal adc1_restart_reg_n_0 : STD_LOGIC;
  signal adc1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc1_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_sm_reset_i : STD_LOGIC;
  signal \^adc1_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc20_cal_freeze_reg : STD_LOGIC;
  signal \^adc20_cal_frozen\ : STD_LOGIC;
  signal adc20_disable_cal_freeze_input : STD_LOGIC;
  signal adc20_irq_en : STD_LOGIC;
  signal adc20_overvol_irq : STD_LOGIC;
  signal adc20_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc20_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc21_irq_en : STD_LOGIC;
  signal adc21_overvol_irq : STD_LOGIC;
  signal adc21_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc21_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc22_cal_freeze_reg : STD_LOGIC;
  signal \^adc22_cal_frozen\ : STD_LOGIC;
  signal adc22_disable_cal_freeze_input : STD_LOGIC;
  signal adc22_irq_en : STD_LOGIC;
  signal adc22_overvol_irq : STD_LOGIC;
  signal adc22_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc22_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc23_irq_en : STD_LOGIC;
  signal adc23_overvol_irq : STD_LOGIC;
  signal adc23_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc23_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_cmn_irq_en : STD_LOGIC;
  signal adc2_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc2_dgnt_mon\ : STD_LOGIC;
  signal \^adc2_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_done\ : STD_LOGIC;
  signal \^adc2_dreq_mon\ : STD_LOGIC;
  signal adc2_drp_en : STD_LOGIC;
  signal adc2_drp_rdy : STD_LOGIC;
  signal adc2_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc2_master_irq0 : STD_LOGIC;
  signal adc2_powerup_state_irq : STD_LOGIC;
  signal adc2_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_reset : STD_LOGIC;
  signal adc2_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adc2_reset_reg_n_0 : STD_LOGIC;
  signal adc2_restart : STD_LOGIC;
  signal adc2_restart_reg_n_0 : STD_LOGIC;
  signal adc2_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc2_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_sm_reset_i : STD_LOGIC;
  signal adc2_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc2_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc30_cal_freeze_reg : STD_LOGIC;
  signal \^adc30_cal_frozen\ : STD_LOGIC;
  signal adc30_disable_cal_freeze_input : STD_LOGIC;
  signal adc30_irq_en : STD_LOGIC;
  signal adc30_overvol_irq : STD_LOGIC;
  signal adc30_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc30_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc31_irq_en : STD_LOGIC;
  signal adc31_overvol_irq : STD_LOGIC;
  signal adc31_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc31_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc32_cal_freeze_reg : STD_LOGIC;
  signal \^adc32_cal_frozen\ : STD_LOGIC;
  signal adc32_disable_cal_freeze_input : STD_LOGIC;
  signal adc32_irq_en : STD_LOGIC;
  signal adc32_overvol_irq : STD_LOGIC;
  signal adc32_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc32_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc33_irq_en : STD_LOGIC;
  signal adc33_overvol_irq : STD_LOGIC;
  signal adc33_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc33_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_cmn_irq_en : STD_LOGIC;
  signal adc3_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc3_dgnt_mon\ : STD_LOGIC;
  signal \^adc3_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_done\ : STD_LOGIC;
  signal \^adc3_dreq_mon\ : STD_LOGIC;
  signal adc3_drp_en : STD_LOGIC;
  signal adc3_drp_rdy : STD_LOGIC;
  signal adc3_end_stage : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal adc3_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc3_master_irq0 : STD_LOGIC;
  signal adc3_powerup_state_irq : STD_LOGIC;
  signal adc3_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_reset : STD_LOGIC;
  signal adc3_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adc3_reset_reg_n_0 : STD_LOGIC;
  signal adc3_restart : STD_LOGIC;
  signal adc3_restart_reg_n_0 : STD_LOGIC;
  signal adc3_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc3_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_sm_reset_i : STD_LOGIC;
  signal adc3_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc3_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_RdAck : STD_LOGIC;
  signal axi_RdAck0 : STD_LOGIC;
  signal axi_RdAck_r : STD_LOGIC;
  signal axi_timeout : STD_LOGIC;
  signal axi_timeout_r : STD_LOGIC;
  signal axi_timeout_r2 : STD_LOGIC;
  signal axi_timeout_r20 : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 64 to 64 );
  signal bank0_write : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal bank10_read : STD_LOGIC;
  signal bank10_write : STD_LOGIC;
  signal bank11_read : STD_LOGIC_VECTOR ( 136 downto 14 );
  signal bank11_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank12_read : STD_LOGIC;
  signal bank12_write : STD_LOGIC;
  signal bank13_read : STD_LOGIC_VECTOR ( 136 downto 14 );
  signal bank13_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank14_write : STD_LOGIC;
  signal bank15_read : STD_LOGIC_VECTOR ( 136 downto 14 );
  signal bank15_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank16_read : STD_LOGIC;
  signal bank16_write : STD_LOGIC;
  signal bank1_read : STD_LOGIC_VECTOR ( 128 to 128 );
  signal bank1_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank2_read : STD_LOGIC;
  signal bank2_write : STD_LOGIC;
  signal bank3_read : STD_LOGIC_VECTOR ( 128 to 128 );
  signal bank3_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank4_write : STD_LOGIC;
  signal bank9_read : STD_LOGIC_VECTOR ( 136 downto 14 );
  signal bank9_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal clk_adc0_i : STD_LOGIC;
  signal clk_adc1_i : STD_LOGIC;
  signal clk_adc2_i : STD_LOGIC;
  signal clk_adc3_i : STD_LOGIC;
  signal dac00_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac00_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac01_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac01_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac02_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac02_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac03_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac0_dgnt_mon\ : STD_LOGIC;
  signal \^dac0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_done\ : STD_LOGIC;
  signal \^dac0_dreq_mon\ : STD_LOGIC;
  signal dac0_drp_en : STD_LOGIC;
  signal dac0_drp_rdy : STD_LOGIC;
  signal dac0_drp_we : STD_LOGIC;
  signal dac0_end_stage : STD_LOGIC;
  signal \dac0_fifo_disable_reg_n_0_[0]\ : STD_LOGIC;
  signal dac0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac0_reset : STD_LOGIC;
  signal dac0_reset_reg_n_0 : STD_LOGIC;
  signal dac0_restart : STD_LOGIC;
  signal dac0_restart_reg_n_0 : STD_LOGIC;
  signal dac0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac0_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \^dac0_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac10_irq_en : STD_LOGIC;
  signal dac10_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac10_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac11_irq_en : STD_LOGIC;
  signal dac11_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac11_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac12_irq_en : STD_LOGIC;
  signal dac12_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac12_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac13_irq_en : STD_LOGIC;
  signal dac13_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac13_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_cmn_irq_en : STD_LOGIC;
  signal dac1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac1_dgnt_mon\ : STD_LOGIC;
  signal \^dac1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_done\ : STD_LOGIC;
  signal \^dac1_dreq_mon\ : STD_LOGIC;
  signal dac1_drp_en : STD_LOGIC;
  signal dac1_drp_rdy : STD_LOGIC;
  signal dac1_drp_we : STD_LOGIC;
  signal dac1_end_stage : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac1_fifo_disable_reg_n_0_[0]\ : STD_LOGIC;
  signal dac1_master_irq0 : STD_LOGIC;
  signal dac1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac1_reset : STD_LOGIC;
  signal dac1_reset_reg_n_0 : STD_LOGIC;
  signal dac1_restart : STD_LOGIC;
  signal dac1_restart_reg_n_0 : STD_LOGIC;
  signal dac1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac1_sim_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac1_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dac1_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal drp_RdAck_r : STD_LOGIC;
  signal drp_RdAck_r0 : STD_LOGIC;
  signal drp_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal drp_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal got_timeout_i_1_n_0 : STD_LOGIC;
  signal got_timeout_reg_n_0 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_req_ack_n_0 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_req_ack_n_1 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_req_ack_n_2 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_10 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_103 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_104 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_105 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_106 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_11 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_12 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_13 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_15 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_16 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_17 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_2 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_3 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_30 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_31 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_32 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_33 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_4 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_44 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_45 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_50 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_51 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_52 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_53 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_55 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_56 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_57 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_70 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_71 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_72 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_76 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_78 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_79 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_80 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_89 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_9 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_90 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_91 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_92 : STD_LOGIC;
  signal i_ADC8_R2R_2048_irq_sync_n_94 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_0 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_1 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_2 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_3 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_4 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_6 : STD_LOGIC;
  signal i_ADC8_R2R_2048_overvol_irq_n_8 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_0 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_3 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_4 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_5 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_6 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_7 : STD_LOGIC;
  signal i_ADC8_R2R_2048_powerup_state_irq_n_8 : STD_LOGIC;
  signal \i_adc0_drp_control/access_type\ : STD_LOGIC;
  signal i_adc0_reset_count_n_1 : STD_LOGIC;
  signal \i_adc1_drp_control/access_type\ : STD_LOGIC;
  signal i_adc1_reset_count_n_1 : STD_LOGIC;
  signal \i_adc2_drp_control/access_type\ : STD_LOGIC;
  signal \i_adc3_drp_control/access_type\ : STD_LOGIC;
  signal i_axi_lite_ipif_n_101 : STD_LOGIC;
  signal i_axi_lite_ipif_n_108 : STD_LOGIC;
  signal i_axi_lite_ipif_n_115 : STD_LOGIC;
  signal i_axi_lite_ipif_n_118 : STD_LOGIC;
  signal i_axi_lite_ipif_n_122 : STD_LOGIC;
  signal i_axi_lite_ipif_n_123 : STD_LOGIC;
  signal i_axi_lite_ipif_n_124 : STD_LOGIC;
  signal i_axi_lite_ipif_n_125 : STD_LOGIC;
  signal i_axi_lite_ipif_n_126 : STD_LOGIC;
  signal i_axi_lite_ipif_n_127 : STD_LOGIC;
  signal i_axi_lite_ipif_n_128 : STD_LOGIC;
  signal i_axi_lite_ipif_n_129 : STD_LOGIC;
  signal i_axi_lite_ipif_n_130 : STD_LOGIC;
  signal i_axi_lite_ipif_n_131 : STD_LOGIC;
  signal i_axi_lite_ipif_n_132 : STD_LOGIC;
  signal i_axi_lite_ipif_n_133 : STD_LOGIC;
  signal i_axi_lite_ipif_n_134 : STD_LOGIC;
  signal i_axi_lite_ipif_n_135 : STD_LOGIC;
  signal i_axi_lite_ipif_n_18 : STD_LOGIC;
  signal i_axi_lite_ipif_n_22 : STD_LOGIC;
  signal i_axi_lite_ipif_n_24 : STD_LOGIC;
  signal i_axi_lite_ipif_n_25 : STD_LOGIC;
  signal i_axi_lite_ipif_n_29 : STD_LOGIC;
  signal i_axi_lite_ipif_n_30 : STD_LOGIC;
  signal i_axi_lite_ipif_n_32 : STD_LOGIC;
  signal i_axi_lite_ipif_n_35 : STD_LOGIC;
  signal i_axi_lite_ipif_n_37 : STD_LOGIC;
  signal i_axi_lite_ipif_n_40 : STD_LOGIC;
  signal i_axi_lite_ipif_n_50 : STD_LOGIC;
  signal i_axi_lite_ipif_n_52 : STD_LOGIC;
  signal i_axi_lite_ipif_n_54 : STD_LOGIC;
  signal i_axi_lite_ipif_n_56 : STD_LOGIC;
  signal i_axi_lite_ipif_n_57 : STD_LOGIC;
  signal i_axi_lite_ipif_n_58 : STD_LOGIC;
  signal i_axi_lite_ipif_n_59 : STD_LOGIC;
  signal i_axi_lite_ipif_n_60 : STD_LOGIC;
  signal i_axi_lite_ipif_n_61 : STD_LOGIC;
  signal i_axi_lite_ipif_n_62 : STD_LOGIC;
  signal i_axi_lite_ipif_n_63 : STD_LOGIC;
  signal i_axi_lite_ipif_n_64 : STD_LOGIC;
  signal i_axi_lite_ipif_n_65 : STD_LOGIC;
  signal i_axi_lite_ipif_n_66 : STD_LOGIC;
  signal i_axi_lite_ipif_n_67 : STD_LOGIC;
  signal i_axi_lite_ipif_n_68 : STD_LOGIC;
  signal i_axi_lite_ipif_n_69 : STD_LOGIC;
  signal i_axi_lite_ipif_n_7 : STD_LOGIC;
  signal i_axi_lite_ipif_n_70 : STD_LOGIC;
  signal i_axi_lite_ipif_n_71 : STD_LOGIC;
  signal i_axi_lite_ipif_n_72 : STD_LOGIC;
  signal i_axi_lite_ipif_n_73 : STD_LOGIC;
  signal i_axi_lite_ipif_n_74 : STD_LOGIC;
  signal i_axi_lite_ipif_n_75 : STD_LOGIC;
  signal i_axi_lite_ipif_n_76 : STD_LOGIC;
  signal i_axi_lite_ipif_n_77 : STD_LOGIC;
  signal i_axi_lite_ipif_n_78 : STD_LOGIC;
  signal i_axi_lite_ipif_n_79 : STD_LOGIC;
  signal i_axi_lite_ipif_n_80 : STD_LOGIC;
  signal i_axi_lite_ipif_n_81 : STD_LOGIC;
  signal i_axi_lite_ipif_n_82 : STD_LOGIC;
  signal i_axi_lite_ipif_n_83 : STD_LOGIC;
  signal i_axi_lite_ipif_n_84 : STD_LOGIC;
  signal i_axi_lite_ipif_n_85 : STD_LOGIC;
  signal i_axi_lite_ipif_n_86 : STD_LOGIC;
  signal i_axi_lite_ipif_n_87 : STD_LOGIC;
  signal i_axi_lite_ipif_n_94 : STD_LOGIC;
  signal \i_dac0_drp_control/access_type\ : STD_LOGIC;
  signal \i_dac1_drp_control/access_type\ : STD_LOGIC;
  signal i_drp_control_top_n_0 : STD_LOGIC;
  signal i_drp_control_top_n_1 : STD_LOGIC;
  signal i_drp_control_top_n_10 : STD_LOGIC;
  signal i_drp_control_top_n_11 : STD_LOGIC;
  signal i_drp_control_top_n_12 : STD_LOGIC;
  signal i_drp_control_top_n_13 : STD_LOGIC;
  signal i_drp_control_top_n_14 : STD_LOGIC;
  signal i_drp_control_top_n_16 : STD_LOGIC;
  signal i_drp_control_top_n_17 : STD_LOGIC;
  signal i_drp_control_top_n_18 : STD_LOGIC;
  signal i_drp_control_top_n_19 : STD_LOGIC;
  signal i_drp_control_top_n_2 : STD_LOGIC;
  signal i_drp_control_top_n_21 : STD_LOGIC;
  signal i_drp_control_top_n_22 : STD_LOGIC;
  signal i_drp_control_top_n_23 : STD_LOGIC;
  signal i_drp_control_top_n_24 : STD_LOGIC;
  signal i_drp_control_top_n_26 : STD_LOGIC;
  signal i_drp_control_top_n_27 : STD_LOGIC;
  signal i_drp_control_top_n_28 : STD_LOGIC;
  signal i_drp_control_top_n_29 : STD_LOGIC;
  signal i_drp_control_top_n_3 : STD_LOGIC;
  signal i_drp_control_top_n_31 : STD_LOGIC;
  signal i_drp_control_top_n_32 : STD_LOGIC;
  signal i_drp_control_top_n_33 : STD_LOGIC;
  signal i_drp_control_top_n_34 : STD_LOGIC;
  signal i_drp_control_top_n_36 : STD_LOGIC;
  signal i_drp_control_top_n_37 : STD_LOGIC;
  signal i_drp_control_top_n_38 : STD_LOGIC;
  signal i_drp_control_top_n_39 : STD_LOGIC;
  signal i_drp_control_top_n_4 : STD_LOGIC;
  signal i_drp_control_top_n_40 : STD_LOGIC;
  signal i_drp_control_top_n_41 : STD_LOGIC;
  signal i_drp_control_top_n_5 : STD_LOGIC;
  signal i_drp_control_top_n_6 : STD_LOGIC;
  signal i_drp_control_top_n_7 : STD_LOGIC;
  signal i_drp_control_top_n_8 : STD_LOGIC;
  signal i_register_decode_n_0 : STD_LOGIC;
  signal i_register_decode_n_1 : STD_LOGIC;
  signal i_register_decode_n_10 : STD_LOGIC;
  signal i_register_decode_n_11 : STD_LOGIC;
  signal i_register_decode_n_12 : STD_LOGIC;
  signal i_register_decode_n_13 : STD_LOGIC;
  signal i_register_decode_n_14 : STD_LOGIC;
  signal i_register_decode_n_15 : STD_LOGIC;
  signal i_register_decode_n_16 : STD_LOGIC;
  signal i_register_decode_n_17 : STD_LOGIC;
  signal i_register_decode_n_18 : STD_LOGIC;
  signal i_register_decode_n_19 : STD_LOGIC;
  signal i_register_decode_n_2 : STD_LOGIC;
  signal i_register_decode_n_20 : STD_LOGIC;
  signal i_register_decode_n_21 : STD_LOGIC;
  signal i_register_decode_n_22 : STD_LOGIC;
  signal i_register_decode_n_23 : STD_LOGIC;
  signal i_register_decode_n_24 : STD_LOGIC;
  signal i_register_decode_n_25 : STD_LOGIC;
  signal i_register_decode_n_26 : STD_LOGIC;
  signal i_register_decode_n_27 : STD_LOGIC;
  signal i_register_decode_n_28 : STD_LOGIC;
  signal i_register_decode_n_29 : STD_LOGIC;
  signal i_register_decode_n_3 : STD_LOGIC;
  signal i_register_decode_n_30 : STD_LOGIC;
  signal i_register_decode_n_31 : STD_LOGIC;
  signal i_register_decode_n_32 : STD_LOGIC;
  signal i_register_decode_n_33 : STD_LOGIC;
  signal i_register_decode_n_34 : STD_LOGIC;
  signal i_register_decode_n_35 : STD_LOGIC;
  signal i_register_decode_n_36 : STD_LOGIC;
  signal i_register_decode_n_37 : STD_LOGIC;
  signal i_register_decode_n_38 : STD_LOGIC;
  signal i_register_decode_n_39 : STD_LOGIC;
  signal i_register_decode_n_4 : STD_LOGIC;
  signal i_register_decode_n_40 : STD_LOGIC;
  signal i_register_decode_n_41 : STD_LOGIC;
  signal i_register_decode_n_42 : STD_LOGIC;
  signal i_register_decode_n_43 : STD_LOGIC;
  signal i_register_decode_n_44 : STD_LOGIC;
  signal i_register_decode_n_45 : STD_LOGIC;
  signal i_register_decode_n_46 : STD_LOGIC;
  signal i_register_decode_n_47 : STD_LOGIC;
  signal i_register_decode_n_48 : STD_LOGIC;
  signal i_register_decode_n_49 : STD_LOGIC;
  signal i_register_decode_n_5 : STD_LOGIC;
  signal i_register_decode_n_50 : STD_LOGIC;
  signal i_register_decode_n_51 : STD_LOGIC;
  signal i_register_decode_n_52 : STD_LOGIC;
  signal i_register_decode_n_53 : STD_LOGIC;
  signal i_register_decode_n_6 : STD_LOGIC;
  signal i_register_decode_n_7 : STD_LOGIC;
  signal i_register_decode_n_8 : STD_LOGIC;
  signal i_register_decode_n_9 : STD_LOGIC;
  signal irq_enables : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^m00_axis_tvalid\ : STD_LOGIC;
  signal m0_axis_aclk_val_sync : STD_LOGIC;
  signal \^m10_axis_tvalid\ : STD_LOGIC;
  signal m1_axis_aclk_val_sync : STD_LOGIC;
  signal \^m20_axis_tvalid\ : STD_LOGIC;
  signal m2_axis_aclk_val_sync : STD_LOGIC;
  signal \^m30_axis_tvalid\ : STD_LOGIC;
  signal m3_axis_aclk_val_sync : STD_LOGIC;
  signal master_reset : STD_LOGIC;
  signal master_reset_reg_n_0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in5_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in6_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_34_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_39_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_44_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal read_ack_tog : STD_LOGIC;
  signal read_ack_tog_4 : STD_LOGIC;
  signal read_ack_tog_r : STD_LOGIC;
  signal read_ack_tog_r_3 : STD_LOGIC;
  signal sm_reset_pulse0 : STD_LOGIC;
  signal sm_reset_pulse0_0 : STD_LOGIC;
  signal sm_reset_pulse0_1 : STD_LOGIC;
  signal sm_reset_pulse0_2 : STD_LOGIC;
  signal sm_reset_r : STD_LOGIC;
  signal sm_reset_r_5 : STD_LOGIC;
  signal sm_reset_r_6 : STD_LOGIC;
  signal sm_reset_r_7 : STD_LOGIC;
  signal startup_delay : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_clk_valid_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_clk_valid_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_clk_valid_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_clk_valid_i : label is 0;
  attribute VERSION of cdc_adc1_clk_valid_i : label is 0;
  attribute XPM_CDC of cdc_adc1_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_clk_valid_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_clk_valid_i : label is 0;
  attribute VERSION of cdc_adc2_clk_valid_i : label is 0;
  attribute XPM_CDC of cdc_adc2_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_clk_valid_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_clk_valid_i : label is 0;
  attribute VERSION of cdc_adc3_clk_valid_i : label is 0;
  attribute XPM_CDC of cdc_adc3_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_clk_valid_i : label is "TRUE";
begin
  adc00_cal_frozen <= \^adc00_cal_frozen\;
  adc00_status(15 downto 0) <= \^adc00_status\(15 downto 0);
  adc01_status(15 downto 0) <= \^adc01_status\(15 downto 0);
  adc02_cal_frozen <= \^adc02_cal_frozen\;
  adc02_status(15 downto 0) <= \^adc02_status\(15 downto 0);
  adc03_status(15 downto 0) <= \^adc03_status\(15 downto 0);
  adc0_daddr_mon(11) <= \<const0>\;
  adc0_daddr_mon(10 downto 0) <= \^adc0_daddr_mon\(10 downto 0);
  adc0_dgnt_mon <= \^adc0_dgnt_mon\;
  adc0_do_mon(15 downto 0) <= \^adc0_do_mon\(15 downto 0);
  adc0_done <= \^adc0_done\;
  adc0_dreq_mon <= \^adc0_dreq_mon\;
  adc0_status(3 downto 0) <= \^adc0_status\(3 downto 0);
  adc10_cal_frozen <= \^adc10_cal_frozen\;
  adc10_status(15 downto 0) <= \^adc10_status\(15 downto 0);
  adc11_status(15 downto 0) <= \^adc11_status\(15 downto 0);
  adc12_cal_frozen <= \^adc12_cal_frozen\;
  adc12_status(15 downto 0) <= \^adc12_status\(15 downto 0);
  adc13_status(15 downto 0) <= \^adc13_status\(15 downto 0);
  adc1_daddr_mon(11) <= \<const0>\;
  adc1_daddr_mon(10 downto 0) <= \^adc1_daddr_mon\(10 downto 0);
  adc1_dgnt_mon <= \^adc1_dgnt_mon\;
  adc1_do_mon(15 downto 0) <= \^adc1_do_mon\(15 downto 0);
  adc1_done <= \^adc1_done\;
  adc1_dreq_mon <= \^adc1_dreq_mon\;
  adc1_status(3 downto 0) <= \^adc1_status\(3 downto 0);
  adc20_cal_frozen <= \^adc20_cal_frozen\;
  adc20_status(15 downto 0) <= \^adc20_status\(15 downto 0);
  adc21_status(15 downto 0) <= \^adc21_status\(15 downto 0);
  adc22_cal_frozen <= \^adc22_cal_frozen\;
  adc22_status(15 downto 0) <= \^adc22_status\(15 downto 0);
  adc23_status(15 downto 0) <= \^adc23_status\(15 downto 0);
  adc2_daddr_mon(11) <= \<const0>\;
  adc2_daddr_mon(10 downto 0) <= \^adc2_daddr_mon\(10 downto 0);
  adc2_dgnt_mon <= \^adc2_dgnt_mon\;
  adc2_do_mon(15 downto 0) <= \^adc2_do_mon\(15 downto 0);
  adc2_done <= \^adc2_done\;
  adc2_dreq_mon <= \^adc2_dreq_mon\;
  adc2_status(3 downto 0) <= \^adc2_status\(3 downto 0);
  adc30_cal_frozen <= \^adc30_cal_frozen\;
  adc30_status(15 downto 0) <= \^adc30_status\(15 downto 0);
  adc31_status(15 downto 0) <= \^adc31_status\(15 downto 0);
  adc32_cal_frozen <= \^adc32_cal_frozen\;
  adc32_status(15 downto 0) <= \^adc32_status\(15 downto 0);
  adc33_status(15 downto 0) <= \^adc33_status\(15 downto 0);
  adc3_daddr_mon(11) <= \<const0>\;
  adc3_daddr_mon(10 downto 0) <= \^adc3_daddr_mon\(10 downto 0);
  adc3_dgnt_mon <= \^adc3_dgnt_mon\;
  adc3_do_mon(15 downto 0) <= \^adc3_do_mon\(15 downto 0);
  adc3_done <= \^adc3_done\;
  adc3_dreq_mon <= \^adc3_dreq_mon\;
  adc3_status(3 downto 0) <= \^adc3_status\(3 downto 0);
  dac00_status(15 downto 0) <= \^dac00_status\(15 downto 0);
  dac01_status(15 downto 0) <= \^dac01_status\(15 downto 0);
  dac02_status(15 downto 0) <= \^dac02_status\(15 downto 0);
  dac03_status(15 downto 0) <= \^dac03_status\(15 downto 0);
  dac0_daddr_mon(11) <= \<const0>\;
  dac0_daddr_mon(10 downto 0) <= \^dac0_daddr_mon\(10 downto 0);
  dac0_dgnt_mon <= \^dac0_dgnt_mon\;
  dac0_do_mon(15 downto 0) <= \^dac0_do_mon\(15 downto 0);
  dac0_done <= \^dac0_done\;
  dac0_dreq_mon <= \^dac0_dreq_mon\;
  dac0_pll_lock <= \<const0>\;
  dac0_status(3) <= \^dac0_status\(0);
  dac0_status(2) <= \^dac0_status\(0);
  dac0_status(1 downto 0) <= \^dac0_status\(1 downto 0);
  dac10_status(15 downto 0) <= \^dac10_status\(15 downto 0);
  dac11_status(15 downto 0) <= \^dac11_status\(15 downto 0);
  dac12_status(15 downto 0) <= \^dac12_status\(15 downto 0);
  dac13_status(15 downto 0) <= \^dac13_status\(15 downto 0);
  dac1_daddr_mon(11) <= \<const0>\;
  dac1_daddr_mon(10 downto 0) <= \^dac1_daddr_mon\(10 downto 0);
  dac1_dgnt_mon <= \^dac1_dgnt_mon\;
  dac1_do_mon(15 downto 0) <= \^dac1_do_mon\(15 downto 0);
  dac1_done <= \^dac1_done\;
  dac1_dreq_mon <= \^dac1_dreq_mon\;
  dac1_pll_lock <= \<const0>\;
  dac1_status(3) <= \^dac1_status\(0);
  dac1_status(2) <= \^dac1_status\(0);
  dac1_status(1 downto 0) <= \^dac1_status\(1 downto 0);
  m00_axis_tvalid <= \^m00_axis_tvalid\;
  m02_axis_tvalid <= \^m00_axis_tvalid\;
  m10_axis_tvalid <= \^m10_axis_tvalid\;
  m12_axis_tvalid <= \^m10_axis_tvalid\;
  m20_axis_tvalid <= \^m20_axis_tvalid\;
  m22_axis_tvalid <= \^m20_axis_tvalid\;
  m30_axis_tvalid <= \^m30_axis_tvalid\;
  m32_axis_tvalid <= \^m30_axis_tvalid\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
ADC8_R2R_2048_rf_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_rf_wrapper
     port map (
      D(2) => ADC8_R2R_2048_rf_wrapper_i_n_1802,
      D(1) => ADC8_R2R_2048_rf_wrapper_i_n_1803,
      D(0) => ADC8_R2R_2048_rf_wrapper_i_n_1804,
      \FSM_onehot_state_reg[1]\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1809,
      \FSM_onehot_state_reg[1]\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1810,
      \FSM_onehot_state_reg[1]_0\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1815,
      \FSM_onehot_state_reg[1]_0\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1816,
      \FSM_onehot_state_reg[1]_1\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1821,
      \FSM_onehot_state_reg[1]_1\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1822,
      \FSM_onehot_state_reg[2]\(1) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[2]\(0) => adc3_drp_en,
      \FSM_onehot_state_reg[2]_0\(1) => i_drp_control_top_n_19,
      \FSM_onehot_state_reg[2]_0\(0) => adc1_drp_en,
      \FSM_onehot_state_reg[2]_1\(1) => i_drp_control_top_n_24,
      \FSM_onehot_state_reg[2]_1\(0) => dac0_drp_en,
      \FSM_onehot_state_reg[4]\(2) => ADC8_R2R_2048_rf_wrapper_i_n_1811,
      \FSM_onehot_state_reg[4]\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1812,
      \FSM_onehot_state_reg[4]\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1813,
      \FSM_onehot_state_reg[4]_0\(2) => ADC8_R2R_2048_rf_wrapper_i_n_1817,
      \FSM_onehot_state_reg[4]_0\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1818,
      \FSM_onehot_state_reg[4]_0\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1819,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_1,
      \FSM_onehot_state_reg[4]_10\ => i_axi_lite_ipif_n_52,
      \FSM_onehot_state_reg[4]_2\ => i_axi_lite_ipif_n_24,
      \FSM_onehot_state_reg[4]_3\ => i_axi_lite_ipif_n_22,
      \FSM_onehot_state_reg[4]_4\(2) => i_drp_control_top_n_27,
      \FSM_onehot_state_reg[4]_4\(1) => i_drp_control_top_n_29,
      \FSM_onehot_state_reg[4]_4\(0) => adc2_drp_en,
      \FSM_onehot_state_reg[4]_5\ => i_axi_lite_ipif_n_35,
      \FSM_onehot_state_reg[4]_6\ => i_axi_lite_ipif_n_18,
      \FSM_onehot_state_reg[4]_7\(2) => i_drp_control_top_n_32,
      \FSM_onehot_state_reg[4]_7\(1) => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[4]_7\(0) => adc0_drp_en,
      \FSM_onehot_state_reg[4]_8\ => i_drp_control_top_n_2,
      \FSM_onehot_state_reg[4]_9\ => i_axi_lite_ipif_n_40,
      \FSM_sequential_fsm_cs_reg[0]\ => \^dac1_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^dac0_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]\ => \^adc3_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \^adc2_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \^adc0_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => \^adc1_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]_3\ => \^adc1_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[1]_4\ => \^adc2_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[1]_5\ => \^adc3_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[1]_6\ => \^dac0_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[1]_7\ => \^dac1_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[2]\ => \^adc0_dreq_mon\,
      \IP2Bus_Data[13]_i_2\ => i_axi_lite_ipif_n_122,
      Q(2) => i_drp_control_top_n_6,
      Q(1) => i_drp_control_top_n_8,
      Q(0) => dac1_drp_en,
      STATUS_COMMON(15 downto 0) => adc0_common_stat(15 downto 0),
      access_type => \i_dac1_drp_control/access_type\,
      access_type_3 => \i_adc3_drp_control/access_type\,
      access_type_4 => \i_adc2_drp_control/access_type\,
      access_type_5 => \i_adc1_drp_control/access_type\,
      access_type_6 => \i_adc0_drp_control/access_type\,
      access_type_7 => \i_dac0_drp_control/access_type\,
      access_type_reg => ADC8_R2R_2048_rf_wrapper_i_n_1806,
      adc00_status(15 downto 0) => \^adc00_status\(15 downto 0),
      adc01_status(15 downto 0) => \^adc01_status\(15 downto 0),
      adc02_status(15 downto 0) => \^adc02_status\(15 downto 0),
      adc03_status(15 downto 0) => \^adc03_status\(15 downto 0),
      adc0_bg_cal_off(1) => \^adc02_cal_frozen\,
      adc0_bg_cal_off(0) => \^adc00_cal_frozen\,
      adc0_clk_n => adc0_clk_n,
      adc0_clk_n_0 => adc0_drdy_mon,
      adc0_clk_p => adc0_clk_p,
      adc0_cmn_control(14 downto 0) => adc0_cmn_control(14 downto 0),
      adc0_daddr_mon(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      adc0_den_mon => adc0_den_mon,
      adc0_di_mon(15 downto 0) => adc0_di_mon(15 downto 0),
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_done => \^adc0_done\,
      adc0_drp_rdy => adc0_drp_rdy,
      adc0_dwe_mon => adc0_dwe_mon,
      \adc0_end_stage_r_reg[3]\(3 downto 0) => adc0_end_stage(3 downto 0),
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_pll_dmon => adc0_pll_dmon,
      adc0_pll_lock => adc0_pll_lock,
      adc0_powerup_state => adc0_powerup_state,
      adc0_signal_lost(1) => adc02_cal_freeze_reg,
      adc0_signal_lost(0) => adc00_cal_freeze_reg,
      adc0_sm_reset_i => adc0_sm_reset_i,
      \adc0_start_stage_r_reg[0]\ => adc0_restart_reg_n_0,
      \adc0_start_stage_r_reg[3]\(3 downto 0) => adc0_start_stage(3 downto 0),
      adc0_status(3 downto 0) => \^adc0_status\(3 downto 0),
      adc10_status(15 downto 0) => \^adc10_status\(15 downto 0),
      adc11_status(15 downto 0) => \^adc11_status\(15 downto 0),
      adc12_status(15 downto 0) => \^adc12_status\(15 downto 0),
      adc13_status(15 downto 0) => \^adc13_status\(15 downto 0),
      adc1_bg_cal_off(1) => \^adc12_cal_frozen\,
      adc1_bg_cal_off(0) => \^adc10_cal_frozen\,
      adc1_clk_n => adc1_clk_n,
      adc1_clk_n_0(15 downto 0) => adc1_common_stat(15 downto 0),
      adc1_clk_n_1 => adc1_drdy_mon,
      adc1_clk_p => adc1_clk_p,
      adc1_cmn_control(14 downto 0) => adc1_cmn_control(14 downto 0),
      adc1_daddr_mon(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      adc1_den_mon => adc1_den_mon,
      adc1_di_mon(15 downto 0) => adc1_di_mon(15 downto 0),
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_done => \^adc1_done\,
      adc1_done_i_reg_0 => m1_axis_aclk_val_sync,
      adc1_drp_rdy => adc1_drp_rdy,
      adc1_dwe_mon => adc1_dwe_mon,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_pll_dmon => adc1_pll_dmon,
      adc1_pll_lock => adc1_pll_lock,
      adc1_powerup_state => adc1_powerup_state,
      adc1_signal_lost(1) => adc12_cal_freeze_reg,
      adc1_signal_lost(0) => adc10_cal_freeze_reg,
      adc1_sm_reset_i => adc1_sm_reset_i,
      \adc1_start_stage_r_reg[0]\ => adc1_restart_reg_n_0,
      adc1_status(3 downto 0) => \^adc1_status\(3 downto 0),
      adc20_status(15 downto 0) => \^adc20_status\(15 downto 0),
      adc21_status(15 downto 0) => \^adc21_status\(15 downto 0),
      adc22_status(15 downto 0) => \^adc22_status\(15 downto 0),
      adc23_status(15 downto 0) => \^adc23_status\(15 downto 0),
      adc2_bg_cal_off(1) => \^adc22_cal_frozen\,
      adc2_bg_cal_off(0) => \^adc20_cal_frozen\,
      adc2_clk_n => adc2_clk_n,
      adc2_clk_n_0(15 downto 0) => adc2_common_stat(15 downto 0),
      adc2_clk_n_1 => adc2_drdy_mon,
      adc2_clk_n_2 => ADC8_R2R_2048_rf_wrapper_i_n_1833,
      adc2_clk_p => adc2_clk_p,
      adc2_cmn_control(14 downto 0) => adc2_cmn_control(14 downto 0),
      adc2_daddr_mon(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      adc2_den_mon => adc2_den_mon,
      adc2_di_mon(15 downto 0) => adc2_di_mon(15 downto 0),
      adc2_do_mon(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      adc2_done => \^adc2_done\,
      adc2_done_i_reg_0 => m2_axis_aclk_val_sync,
      adc2_drp_rdy => adc2_drp_rdy,
      adc2_dwe_mon => adc2_dwe_mon,
      \adc2_end_stage_r_reg[3]\(3 downto 0) => adc2_end_stage(3 downto 0),
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_pll_dmon => adc2_pll_dmon,
      adc2_pll_lock => adc2_pll_lock,
      adc2_powerup_state => adc2_powerup_state,
      adc2_signal_lost(1) => adc22_cal_freeze_reg,
      adc2_signal_lost(0) => adc20_cal_freeze_reg,
      adc2_sm_reset_i => adc2_sm_reset_i,
      \adc2_start_stage_r_reg[0]\ => adc2_restart_reg_n_0,
      \adc2_start_stage_r_reg[3]\(3 downto 0) => adc2_start_stage(3 downto 0),
      adc2_status(3 downto 0) => \^adc2_status\(3 downto 0),
      adc30_status(15 downto 0) => \^adc30_status\(15 downto 0),
      adc31_status(15 downto 0) => \^adc31_status\(15 downto 0),
      adc32_status(15 downto 0) => \^adc32_status\(15 downto 0),
      adc33_status(15 downto 0) => \^adc33_status\(15 downto 0),
      adc3_bg_cal_off(1) => \^adc32_cal_frozen\,
      adc3_bg_cal_off(0) => \^adc30_cal_frozen\,
      adc3_clk_n => adc3_clk_n,
      adc3_clk_n_0(15 downto 0) => adc3_common_stat(15 downto 0),
      adc3_clk_n_1 => adc3_drdy_mon,
      adc3_clk_p => adc3_clk_p,
      adc3_cmn_control(14 downto 0) => adc3_cmn_control(14 downto 0),
      adc3_daddr_mon(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      adc3_den_mon => adc3_den_mon,
      adc3_di_mon(15 downto 0) => adc3_di_mon(15 downto 0),
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_done => \^adc3_done\,
      adc3_done_i_reg_0 => m3_axis_aclk_val_sync,
      adc3_drp_rdy => adc3_drp_rdy,
      adc3_dwe_mon => adc3_dwe_mon,
      \adc3_end_stage_r_reg[3]\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \adc3_end_stage_r_reg[3]\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \adc3_end_stage_r_reg[3]\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \adc3_end_stage_r_reg[3]\(0) => \adc3_end_stage_reg_n_0_[0]\,
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      adc3_pll_dmon => adc3_pll_dmon,
      adc3_pll_lock => adc3_pll_lock,
      adc3_powerup_state => adc3_powerup_state,
      adc3_signal_lost(1) => adc32_cal_freeze_reg,
      adc3_signal_lost(0) => adc30_cal_freeze_reg,
      adc3_sm_reset_i => adc3_sm_reset_i,
      \adc3_start_stage_r_reg[0]\ => adc3_restart_reg_n_0,
      \adc3_start_stage_r_reg[3]\(3 downto 0) => adc3_start_stage(3 downto 0),
      adc3_status(3 downto 0) => \^adc3_status\(3 downto 0),
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      clk_adc0 => clk_adc0_i,
      clk_adc1 => clk_adc1_i,
      clk_adc2 => clk_adc2_i,
      clk_adc3 => clk_adc3_i,
      dac00_status(15 downto 0) => \^dac00_status\(15 downto 0),
      dac01_status(15 downto 0) => \^dac01_status\(15 downto 0),
      dac02_status(15 downto 0) => \^dac02_status\(15 downto 0),
      dac03_status(15 downto 0) => \^dac03_status\(15 downto 0),
      dac0_cmn_control(14 downto 0) => dac0_cmn_control(14 downto 0),
      dac0_daddr_mon(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      dac0_den_mon => dac0_den_mon,
      dac0_di_mon(15 downto 0) => dac0_di_mon(15 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_drp_we => dac0_drp_we,
      dac0_dwe_mon => dac0_dwe_mon,
      dac0_pll_dmon => dac0_pll_dmon,
      dac0_powerup_state => dac0_powerup_state,
      dac0_restart_pending_reg => dac0_restart_reg_n_0,
      dac0_status(1) => \^dac0_status\(0),
      dac0_status(0) => \^dac0_status\(1),
      dac10_status(15 downto 0) => \^dac10_status\(15 downto 0),
      dac11_status(15 downto 0) => \^dac11_status\(15 downto 0),
      dac12_status(15 downto 0) => \^dac12_status\(15 downto 0),
      dac13_status(15 downto 0) => \^dac13_status\(15 downto 0),
      dac1_cmn_control(14 downto 0) => dac1_cmn_control(14 downto 0),
      dac1_daddr_mon(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      dac1_den_mon => dac1_den_mon,
      dac1_di_mon(15 downto 0) => dac1_di_mon(15 downto 0),
      dac1_do_mon(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      dac1_drp_we => dac1_drp_we,
      dac1_dwe_mon => dac1_dwe_mon,
      dac1_pll_dmon => dac1_pll_dmon,
      dac1_powerup_state => dac1_powerup_state,
      dac1_restart_pending_reg => dac1_restart_reg_n_0,
      dac1_status(1) => \^dac1_status\(0),
      dac1_status(0) => \^dac1_status\(1),
      dest_out => m0_axis_aclk_val_sync,
      done_reg => \^dac0_done\,
      done_reg_0 => \^dac1_done\,
      drp_RdAck_r0 => drp_RdAck_r0,
      drp_RdAck_r_reg => i_drp_control_top_n_5,
      drp_RdAck_r_reg_0 => i_drp_control_top_n_4,
      drp_RdAck_r_reg_1 => i_drp_control_top_n_0,
      drp_RdAck_r_reg_2 => i_drp_control_top_n_3,
      dummy_read_req_reg => i_drp_control_top_n_40,
      \icount_out[11]_i_6\ => i_axi_lite_ipif_n_30,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      m00_axis_tdata(127 downto 0) => m00_axis_tdata(127 downto 0),
      m00_axis_tvalid => \^m00_axis_tvalid\,
      m02_axis_tdata(127 downto 0) => m02_axis_tdata(127 downto 0),
      m0_axis_aclk => m0_axis_aclk,
      m10_axis_tdata(127 downto 0) => m10_axis_tdata(127 downto 0),
      m10_axis_tvalid => \^m10_axis_tvalid\,
      m12_axis_tdata(127 downto 0) => m12_axis_tdata(127 downto 0),
      m1_axis_aclk => m1_axis_aclk,
      m20_axis_tdata(127 downto 0) => m20_axis_tdata(127 downto 0),
      m20_axis_tvalid => \^m20_axis_tvalid\,
      m22_axis_tdata(127 downto 0) => m22_axis_tdata(127 downto 0),
      m2_axis_aclk => m2_axis_aclk,
      m30_axis_tdata(127 downto 0) => m30_axis_tdata(127 downto 0),
      m30_axis_tvalid => \^m30_axis_tvalid\,
      m32_axis_tdata(127 downto 0) => m32_axis_tdata(127 downto 0),
      m3_axis_aclk => m3_axis_aclk,
      \mem_data_adc0_reg[31]\ => ADC8_R2R_2048_rf_wrapper_i_n_1798,
      \mem_data_adc1_reg[31]\ => ADC8_R2R_2048_rf_wrapper_i_n_1799,
      \mem_data_adc2_reg[31]\ => ADC8_R2R_2048_rf_wrapper_i_n_1800,
      \mem_data_adc3_reg[31]\ => ADC8_R2R_2048_rf_wrapper_i_n_1801,
      p_39_in(7 downto 4) => p_39_in(11 downto 8),
      p_39_in(3 downto 0) => p_39_in(3 downto 0),
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      por_sm_reset_reg_0 => master_reset_reg_n_0,
      \por_timer_count_reg[7]\(0) => dac0_sim_level(0),
      \por_timer_count_reg[7]_0\(0) => dac1_sim_level(0),
      \por_timer_start_val_reg[11]\(1 downto 0) => adc0_sim_level(1 downto 0),
      \por_timer_start_val_reg[11]_0\(1 downto 0) => adc3_sim_level(1 downto 0),
      \por_timer_start_val_reg[11]_1\(1 downto 0) => adc2_sim_level(1 downto 0),
      \por_timer_start_val_reg[11]_2\(1 downto 0) => adc1_sim_level(1 downto 0),
      \por_timer_start_val_reg[18]\(15 downto 0) => startup_delay(15 downto 0),
      \rdata_reg[15]\(10 downto 0) => drp_addr(10 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => drp_di(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(15 downto 0) => dac0_common_stat(15 downto 0),
      s_axi_aclk_1(15 downto 0) => dac1_common_stat(15 downto 0),
      s_axi_aclk_2 => dac0_drdy_mon,
      s_axi_aclk_3 => dac1_drdy_mon,
      sm_reset_pulse0 => sm_reset_pulse0_2,
      sm_reset_pulse0_0 => sm_reset_pulse0_1,
      sm_reset_pulse0_1 => sm_reset_pulse0_0,
      sm_reset_pulse0_2 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      sm_reset_r_10 => sm_reset_r_7,
      sm_reset_r_8 => sm_reset_r_5,
      sm_reset_r_9 => sm_reset_r_6,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \tc_enable_reg[5]\(3 downto 0) => dac1_start_stage(3 downto 0),
      user_dac0_drprdy => dac0_drp_rdy,
      user_dac1_drprdy => dac1_drp_rdy,
      user_drp_drdy_reg => ADC8_R2R_2048_rf_wrapper_i_n_1831,
      user_drp_drdy_reg_0 => ADC8_R2R_2048_rf_wrapper_i_n_1832,
      vin0_01_n => vin0_01_n,
      vin0_01_p => vin0_01_p,
      vin0_23_n => vin0_23_n,
      vin0_23_p => vin0_23_p,
      vin1_01_n => vin1_01_n,
      vin1_01_p => vin1_01_p,
      vin1_23_n => vin1_23_n,
      vin1_23_p => vin1_23_p,
      vin2_01_n => vin2_01_n,
      vin2_01_p => vin2_01_p,
      vin2_23_n => vin2_23_n,
      vin2_23_p => vin2_23_p,
      vin3_01_n => vin3_01_n,
      vin3_01_p => vin3_01_p,
      vin3_23_n => vin3_23_n,
      vin3_23_p => vin3_23_p
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_87,
      Q => IP2Bus_Data(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_77,
      Q => IP2Bus_Data(10),
      R => '0'
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_76,
      Q => IP2Bus_Data(11),
      R => '0'
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_75,
      Q => IP2Bus_Data(12),
      R => '0'
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_74,
      Q => IP2Bus_Data(13),
      R => '0'
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_73,
      Q => IP2Bus_Data(14),
      R => '0'
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_72,
      Q => IP2Bus_Data(15),
      R => '0'
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_71,
      Q => IP2Bus_Data(16),
      R => '0'
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_70,
      Q => IP2Bus_Data(17),
      R => '0'
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_69,
      Q => IP2Bus_Data(18),
      R => '0'
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_68,
      Q => IP2Bus_Data(19),
      R => '0'
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_86,
      Q => IP2Bus_Data(1),
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_67,
      Q => IP2Bus_Data(20),
      R => '0'
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_66,
      Q => IP2Bus_Data(21),
      R => '0'
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_65,
      Q => IP2Bus_Data(22),
      R => '0'
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_64,
      Q => IP2Bus_Data(23),
      R => '0'
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_63,
      Q => IP2Bus_Data(24),
      R => '0'
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_62,
      Q => IP2Bus_Data(25),
      R => '0'
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_61,
      Q => IP2Bus_Data(26),
      R => '0'
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_60,
      Q => IP2Bus_Data(27),
      R => '0'
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_59,
      Q => IP2Bus_Data(28),
      R => '0'
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_58,
      Q => IP2Bus_Data(29),
      R => '0'
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_85,
      Q => IP2Bus_Data(2),
      R => '0'
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_57,
      Q => IP2Bus_Data(30),
      R => '0'
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_56,
      Q => IP2Bus_Data(31),
      R => '0'
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_84,
      Q => IP2Bus_Data(3),
      R => '0'
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_83,
      Q => IP2Bus_Data(4),
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_82,
      Q => IP2Bus_Data(5),
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_81,
      Q => IP2Bus_Data(6),
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_80,
      Q => IP2Bus_Data(7),
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_79,
      Q => IP2Bus_Data(8),
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_78,
      Q => IP2Bus_Data(9),
      R => '0'
    );
adc00_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(141),
      D => s_axi_wdata(0),
      Q => adc00_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc00_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(141),
      D => s_axi_wdata(2),
      Q => adc00_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(0),
      Q => adc00_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(1),
      Q => adc01_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc02_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(143),
      D => s_axi_wdata(0),
      Q => adc02_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc02_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(143),
      D => s_axi_wdata(2),
      Q => adc02_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(2),
      Q => adc02_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(3),
      Q => adc03_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(0),
      Q => adc0_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(10),
      Q => adc0_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(11),
      Q => adc0_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(12),
      Q => adc0_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(13),
      Q => adc0_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(14),
      Q => adc0_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(15),
      Q => adc0_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(1),
      Q => adc0_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(2),
      Q => adc0_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(3),
      Q => adc0_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(4),
      Q => adc0_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(5),
      Q => adc0_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(6),
      Q => adc0_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(7),
      Q => adc0_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(8),
      Q => adc0_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(9),
      Q => adc0_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(4),
      Q => adc0_cmn_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(0),
      Q => adc0_end_stage(0),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(1),
      Q => adc0_end_stage(1),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(2),
      Q => adc0_end_stage(2),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(3),
      Q => adc0_end_stage(3),
      S => adc3_end_stage
    );
\adc0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_126,
      Q => adc0_fifo_disable(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(4),
      Q => irq_enables(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(0),
      Q => adc0_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(10),
      Q => adc0_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(11),
      Q => adc0_ref_clk_freq(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(12),
      Q => adc0_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(13),
      Q => adc0_ref_clk_freq(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(14),
      Q => adc0_ref_clk_freq(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(15),
      Q => adc0_ref_clk_freq(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(16),
      Q => adc0_ref_clk_freq(16),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(17),
      Q => adc0_ref_clk_freq(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(18),
      Q => adc0_ref_clk_freq(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(19),
      Q => adc0_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(1),
      Q => adc0_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(20),
      Q => adc0_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(21),
      Q => adc0_ref_clk_freq(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(22),
      Q => adc0_ref_clk_freq(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(23),
      Q => adc0_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(24),
      Q => adc0_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(25),
      Q => adc0_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(26),
      Q => adc0_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(27),
      Q => adc0_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(28),
      Q => adc0_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(29),
      Q => adc0_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(2),
      Q => adc0_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(30),
      Q => adc0_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(31),
      Q => adc0_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(3),
      Q => adc0_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(4),
      Q => adc0_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(5),
      Q => adc0_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(6),
      Q => adc0_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(7),
      Q => adc0_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(8),
      Q => adc0_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(9),
      Q => adc0_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_reset,
      Q => adc0_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_restart,
      Q => adc0_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(0),
      Q => adc0_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(10),
      Q => adc0_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(11),
      Q => adc0_sample_rate(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(12),
      Q => adc0_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(13),
      Q => adc0_sample_rate(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(14),
      Q => adc0_sample_rate(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(15),
      Q => adc0_sample_rate(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(16),
      Q => adc0_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(17),
      Q => adc0_sample_rate(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(18),
      Q => adc0_sample_rate(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(19),
      Q => adc0_sample_rate(19),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(1),
      Q => adc0_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(20),
      Q => adc0_sample_rate(20),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(21),
      Q => adc0_sample_rate(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(22),
      Q => adc0_sample_rate(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(23),
      Q => adc0_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(24),
      Q => adc0_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(25),
      Q => adc0_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(26),
      Q => adc0_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(27),
      Q => adc0_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(28),
      Q => adc0_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(29),
      Q => adc0_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(2),
      Q => adc0_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(30),
      Q => adc0_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(31),
      Q => adc0_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(3),
      Q => adc0_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(4),
      Q => adc0_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(5),
      Q => adc0_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(6),
      Q => adc0_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(7),
      Q => adc0_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(8),
      Q => adc0_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(9),
      Q => adc0_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(0),
      Q => adc0_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(1),
      Q => adc0_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(14),
      Q => adc0_slice0_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(15),
      Q => adc0_slice0_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(2),
      Q => adc0_slice0_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(3),
      Q => adc0_slice0_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(14),
      Q => adc0_slice1_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(15),
      Q => adc0_slice1_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(2),
      Q => adc0_slice1_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(3),
      Q => adc0_slice1_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(14),
      Q => adc0_slice2_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(15),
      Q => adc0_slice2_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(2),
      Q => adc0_slice2_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(3),
      Q => adc0_slice2_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(14),
      Q => adc0_slice3_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(15),
      Q => adc0_slice3_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(2),
      Q => adc0_slice3_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(3),
      Q => adc0_slice3_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(8),
      Q => adc0_start_stage(0),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(9),
      Q => adc0_start_stage(1),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(10),
      Q => adc0_start_stage(2),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(11),
      Q => adc0_start_stage(3),
      R => adc3_end_stage
    );
adc10_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(141),
      D => s_axi_wdata(0),
      Q => adc10_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc10_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(141),
      D => s_axi_wdata(2),
      Q => adc10_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(0),
      Q => adc10_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(1),
      Q => adc11_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc12_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(143),
      D => s_axi_wdata(0),
      Q => adc12_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc12_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(143),
      D => s_axi_wdata(2),
      Q => adc12_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(2),
      Q => adc12_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(3),
      Q => adc13_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(0),
      Q => adc1_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(10),
      Q => adc1_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(11),
      Q => adc1_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(12),
      Q => adc1_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(13),
      Q => adc1_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(14),
      Q => adc1_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(15),
      Q => adc1_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(1),
      Q => adc1_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(2),
      Q => adc1_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(3),
      Q => adc1_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(4),
      Q => adc1_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(5),
      Q => adc1_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(6),
      Q => adc1_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(7),
      Q => adc1_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(8),
      Q => adc1_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(9),
      Q => adc1_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(4),
      Q => adc1_cmn_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(0),
      Q => p_39_in(0),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(1),
      Q => p_39_in(1),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(2),
      Q => p_39_in(2),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(3),
      Q => p_39_in(3),
      S => adc3_end_stage
    );
\adc1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_125,
      Q => adc1_fifo_disable(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(5),
      Q => irq_enables(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(0),
      Q => adc1_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(10),
      Q => adc1_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(11),
      Q => adc1_ref_clk_freq(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(12),
      Q => adc1_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(13),
      Q => adc1_ref_clk_freq(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(14),
      Q => adc1_ref_clk_freq(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(15),
      Q => adc1_ref_clk_freq(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(16),
      Q => adc1_ref_clk_freq(16),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(17),
      Q => adc1_ref_clk_freq(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(18),
      Q => adc1_ref_clk_freq(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(19),
      Q => adc1_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(1),
      Q => adc1_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(20),
      Q => adc1_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(21),
      Q => adc1_ref_clk_freq(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(22),
      Q => adc1_ref_clk_freq(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(23),
      Q => adc1_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(24),
      Q => adc1_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(25),
      Q => adc1_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(26),
      Q => adc1_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(27),
      Q => adc1_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(28),
      Q => adc1_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(29),
      Q => adc1_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(2),
      Q => adc1_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(30),
      Q => adc1_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(31),
      Q => adc1_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(3),
      Q => adc1_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(4),
      Q => adc1_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(5),
      Q => adc1_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(6),
      Q => adc1_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(7),
      Q => adc1_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(8),
      Q => adc1_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(9),
      Q => adc1_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_reset,
      Q => adc1_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_restart,
      Q => adc1_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(0),
      Q => adc1_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(10),
      Q => adc1_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(11),
      Q => adc1_sample_rate(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(12),
      Q => adc1_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(13),
      Q => adc1_sample_rate(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(14),
      Q => adc1_sample_rate(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(15),
      Q => adc1_sample_rate(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(16),
      Q => adc1_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(17),
      Q => adc1_sample_rate(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(18),
      Q => adc1_sample_rate(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(19),
      Q => adc1_sample_rate(19),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(1),
      Q => adc1_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(20),
      Q => adc1_sample_rate(20),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(21),
      Q => adc1_sample_rate(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(22),
      Q => adc1_sample_rate(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(23),
      Q => adc1_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(24),
      Q => adc1_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(25),
      Q => adc1_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(26),
      Q => adc1_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(27),
      Q => adc1_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(28),
      Q => adc1_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(29),
      Q => adc1_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(2),
      Q => adc1_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(30),
      Q => adc1_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(31),
      Q => adc1_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(3),
      Q => adc1_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(4),
      Q => adc1_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(5),
      Q => adc1_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(6),
      Q => adc1_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(7),
      Q => adc1_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(8),
      Q => adc1_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(9),
      Q => adc1_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(0),
      Q => adc1_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(1),
      Q => adc1_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(14),
      Q => adc1_slice0_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(15),
      Q => adc1_slice0_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(2),
      Q => adc1_slice0_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(3),
      Q => adc1_slice0_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(14),
      Q => adc1_slice1_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(15),
      Q => adc1_slice1_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(2),
      Q => adc1_slice1_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(3),
      Q => adc1_slice1_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(14),
      Q => adc1_slice2_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(15),
      Q => adc1_slice2_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(2),
      Q => adc1_slice2_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(3),
      Q => adc1_slice2_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(14),
      Q => adc1_slice3_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(15),
      Q => adc1_slice3_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(2),
      Q => adc1_slice3_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(3),
      Q => adc1_slice3_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(8),
      Q => p_39_in(8),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(9),
      Q => p_39_in(9),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(10),
      Q => p_39_in(10),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(11),
      Q => p_39_in(11),
      R => adc3_end_stage
    );
adc20_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(141),
      D => s_axi_wdata(0),
      Q => adc20_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc20_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(141),
      D => s_axi_wdata(2),
      Q => adc20_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc20_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(0),
      Q => adc20_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc21_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(1),
      Q => adc21_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc22_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(143),
      D => s_axi_wdata(0),
      Q => adc22_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc22_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(143),
      D => s_axi_wdata(2),
      Q => adc22_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc22_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(2),
      Q => adc22_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc23_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(3),
      Q => adc23_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(0),
      Q => adc2_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(10),
      Q => adc2_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(11),
      Q => adc2_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(12),
      Q => adc2_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(13),
      Q => adc2_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(14),
      Q => adc2_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(15),
      Q => adc2_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(1),
      Q => adc2_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(2),
      Q => adc2_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(3),
      Q => adc2_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(4),
      Q => adc2_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(5),
      Q => adc2_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(6),
      Q => adc2_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(7),
      Q => adc2_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(8),
      Q => adc2_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(9),
      Q => adc2_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc2_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(4),
      Q => adc2_cmn_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(0),
      Q => adc2_end_stage(0),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(1),
      Q => adc2_end_stage(1),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(2),
      Q => adc2_end_stage(2),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(3),
      Q => adc2_end_stage(3),
      S => adc3_end_stage
    );
\adc2_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_124,
      Q => adc2_fifo_disable(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc2_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(6),
      Q => irq_enables(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(0),
      Q => adc2_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(10),
      Q => adc2_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(11),
      Q => adc2_ref_clk_freq(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(12),
      Q => adc2_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(13),
      Q => adc2_ref_clk_freq(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(14),
      Q => adc2_ref_clk_freq(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(15),
      Q => adc2_ref_clk_freq(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(16),
      Q => adc2_ref_clk_freq(16),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(17),
      Q => adc2_ref_clk_freq(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(18),
      Q => adc2_ref_clk_freq(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(19),
      Q => adc2_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(1),
      Q => adc2_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(20),
      Q => adc2_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(21),
      Q => adc2_ref_clk_freq(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(22),
      Q => adc2_ref_clk_freq(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(23),
      Q => adc2_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(24),
      Q => adc2_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(25),
      Q => adc2_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(26),
      Q => adc2_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(27),
      Q => adc2_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(28),
      Q => adc2_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(29),
      Q => adc2_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(2),
      Q => adc2_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(30),
      Q => adc2_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(31),
      Q => adc2_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(3),
      Q => adc2_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(4),
      Q => adc2_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(5),
      Q => adc2_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(6),
      Q => adc2_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(7),
      Q => adc2_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(8),
      Q => adc2_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(9),
      Q => adc2_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc2_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_reset,
      Q => adc2_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc2_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_restart,
      Q => adc2_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(0),
      Q => adc2_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(10),
      Q => adc2_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(11),
      Q => adc2_sample_rate(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(12),
      Q => adc2_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(13),
      Q => adc2_sample_rate(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(14),
      Q => adc2_sample_rate(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(15),
      Q => adc2_sample_rate(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(16),
      Q => adc2_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(17),
      Q => adc2_sample_rate(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(18),
      Q => adc2_sample_rate(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(19),
      Q => adc2_sample_rate(19),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(1),
      Q => adc2_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(20),
      Q => adc2_sample_rate(20),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(21),
      Q => adc2_sample_rate(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(22),
      Q => adc2_sample_rate(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(23),
      Q => adc2_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(24),
      Q => adc2_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(25),
      Q => adc2_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(26),
      Q => adc2_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(27),
      Q => adc2_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(28),
      Q => adc2_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(29),
      Q => adc2_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(2),
      Q => adc2_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(30),
      Q => adc2_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(31),
      Q => adc2_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(3),
      Q => adc2_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(4),
      Q => adc2_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(5),
      Q => adc2_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(6),
      Q => adc2_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(7),
      Q => adc2_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(8),
      Q => adc2_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(9),
      Q => adc2_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(0),
      Q => adc2_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(1),
      Q => adc2_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(14),
      Q => adc2_slice0_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(15),
      Q => adc2_slice0_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(2),
      Q => adc2_slice0_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(3),
      Q => adc2_slice0_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(14),
      Q => adc2_slice1_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(15),
      Q => adc2_slice1_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(2),
      Q => adc2_slice1_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(3),
      Q => adc2_slice1_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(14),
      Q => adc2_slice2_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(15),
      Q => adc2_slice2_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(2),
      Q => adc2_slice2_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(3),
      Q => adc2_slice2_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(14),
      Q => adc2_slice3_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(15),
      Q => adc2_slice3_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(2),
      Q => adc2_slice3_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(3),
      Q => adc2_slice3_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc2_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(8),
      Q => adc2_start_stage(0),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(9),
      Q => adc2_start_stage(1),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(10),
      Q => adc2_start_stage(2),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(11),
      Q => adc2_start_stage(3),
      R => adc3_end_stage
    );
adc30_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(141),
      D => s_axi_wdata(0),
      Q => adc30_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc30_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(141),
      D => s_axi_wdata(2),
      Q => adc30_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc30_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(0),
      Q => adc30_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc31_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(1),
      Q => adc31_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc32_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(143),
      D => s_axi_wdata(0),
      Q => adc32_cal_freeze_reg,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc32_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(143),
      D => s_axi_wdata(2),
      Q => adc32_disable_cal_freeze_input,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc32_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(2),
      Q => adc32_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc33_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(3),
      Q => adc33_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(0),
      Q => adc3_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(10),
      Q => adc3_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(11),
      Q => adc3_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(12),
      Q => adc3_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(13),
      Q => adc3_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(14),
      Q => adc3_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(15),
      Q => adc3_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(1),
      Q => adc3_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(2),
      Q => adc3_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(3),
      Q => adc3_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(4),
      Q => adc3_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(5),
      Q => adc3_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(6),
      Q => adc3_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(7),
      Q => adc3_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(8),
      Q => adc3_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(9),
      Q => adc3_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc3_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(4),
      Q => adc3_cmn_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => master_reset_reg_n_0,
      I1 => s_axi_aresetn,
      O => adc3_end_stage
    );
\adc3_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(0),
      Q => \adc3_end_stage_reg_n_0_[0]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(1),
      Q => \adc3_end_stage_reg_n_0_[1]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(2),
      Q => \adc3_end_stage_reg_n_0_[2]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(3),
      Q => \adc3_end_stage_reg_n_0_[3]\,
      S => adc3_end_stage
    );
\adc3_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_123,
      Q => adc3_fifo_disable(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc3_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(7),
      Q => irq_enables(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(0),
      Q => adc3_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(10),
      Q => adc3_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(11),
      Q => adc3_ref_clk_freq(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(12),
      Q => adc3_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(13),
      Q => adc3_ref_clk_freq(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(14),
      Q => adc3_ref_clk_freq(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(15),
      Q => adc3_ref_clk_freq(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(16),
      Q => adc3_ref_clk_freq(16),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(17),
      Q => adc3_ref_clk_freq(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(18),
      Q => adc3_ref_clk_freq(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(19),
      Q => adc3_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(1),
      Q => adc3_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(20),
      Q => adc3_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(21),
      Q => adc3_ref_clk_freq(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(22),
      Q => adc3_ref_clk_freq(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(23),
      Q => adc3_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(24),
      Q => adc3_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(25),
      Q => adc3_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(26),
      Q => adc3_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(27),
      Q => adc3_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(28),
      Q => adc3_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(29),
      Q => adc3_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(2),
      Q => adc3_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(30),
      Q => adc3_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(31),
      Q => adc3_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(3),
      Q => adc3_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(4),
      Q => adc3_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(5),
      Q => adc3_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(6),
      Q => adc3_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(7),
      Q => adc3_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(8),
      Q => adc3_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(9),
      Q => adc3_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc3_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_reset,
      Q => adc3_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
adc3_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_restart,
      Q => adc3_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(0),
      Q => adc3_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(10),
      Q => adc3_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(11),
      Q => adc3_sample_rate(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(12),
      Q => adc3_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(13),
      Q => adc3_sample_rate(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(14),
      Q => adc3_sample_rate(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(15),
      Q => adc3_sample_rate(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(16),
      Q => adc3_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(17),
      Q => adc3_sample_rate(17),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(18),
      Q => adc3_sample_rate(18),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(19),
      Q => adc3_sample_rate(19),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(1),
      Q => adc3_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(20),
      Q => adc3_sample_rate(20),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(21),
      Q => adc3_sample_rate(21),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(22),
      Q => adc3_sample_rate(22),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(23),
      Q => adc3_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(24),
      Q => adc3_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(25),
      Q => adc3_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(26),
      Q => adc3_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(27),
      Q => adc3_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(28),
      Q => adc3_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(29),
      Q => adc3_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(2),
      Q => adc3_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(30),
      Q => adc3_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(31),
      Q => adc3_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(3),
      Q => adc3_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(4),
      Q => adc3_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(5),
      Q => adc3_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(6),
      Q => adc3_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(7),
      Q => adc3_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(8),
      Q => adc3_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(9),
      Q => adc3_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(0),
      Q => adc3_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(1),
      Q => adc3_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(14),
      Q => adc3_slice0_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(15),
      Q => adc3_slice0_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(2),
      Q => adc3_slice0_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(3),
      Q => adc3_slice0_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(14),
      Q => adc3_slice1_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(15),
      Q => adc3_slice1_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(2),
      Q => adc3_slice1_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(3),
      Q => adc3_slice1_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(14),
      Q => adc3_slice2_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(15),
      Q => adc3_slice2_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(2),
      Q => adc3_slice2_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(3),
      Q => adc3_slice2_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(14),
      Q => adc3_slice3_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(15),
      Q => adc3_slice3_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(2),
      Q => adc3_slice3_irq_en(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(3),
      Q => adc3_slice3_irq_en(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\adc3_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(8),
      Q => adc3_start_stage(0),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(9),
      Q => adc3_start_stage(1),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(10),
      Q => adc3_start_stage(2),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(11),
      Q => adc3_start_stage(3),
      R => adc3_end_stage
    );
axi_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_118,
      Q => axi_RdAck_r,
      R => i_axi_lite_ipif_n_130
    );
axi_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_RdAck0,
      Q => axi_RdAck,
      R => i_axi_lite_ipif_n_130
    );
axi_timeout_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(31),
      Q => irq_enables(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
axi_timeout_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout_r20,
      Q => axi_timeout_r2,
      R => i_ADC8_R2R_2048_irq_req_ack_n_2
    );
axi_timeout_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout,
      Q => axi_timeout_r,
      R => i_ADC8_R2R_2048_irq_req_ack_n_2
    );
cdc_adc0_clk_valid_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out => m0_axis_aclk_val_sync,
      src_clk => '0',
      src_in => m0_axis_aresetn
    );
cdc_adc1_clk_valid_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => m1_axis_aclk_val_sync,
      src_clk => '0',
      src_in => m1_axis_aresetn
    );
cdc_adc2_clk_valid_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => m2_axis_aclk_val_sync,
      src_clk => '0',
      src_in => m2_axis_aresetn
    );
cdc_adc3_clk_valid_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => m3_axis_aclk_val_sync,
      src_clk => '0',
      src_in => m3_axis_aresetn
    );
dac00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(0),
      Q => p_34_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(1),
      Q => p_34_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(2),
      Q => p_34_in(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(3),
      Q => p_34_in(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(0),
      Q => dac0_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(10),
      Q => dac0_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(11),
      Q => dac0_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(12),
      Q => dac0_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(13),
      Q => dac0_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(14),
      Q => dac0_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(15),
      Q => dac0_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(1),
      Q => dac0_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(2),
      Q => dac0_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(3),
      Q => dac0_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(4),
      Q => dac0_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(5),
      Q => dac0_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(6),
      Q => dac0_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(7),
      Q => dac0_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(8),
      Q => dac0_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(9),
      Q => dac0_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(4),
      Q => p_34_in(4),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(0),
      Q => p_44_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(1),
      Q => p_44_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(2),
      Q => p_44_in(2),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(3),
      Q => p_44_in(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_128,
      Q => \dac0_fifo_disable_reg_n_0_[0]\,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(0),
      Q => irq_enables(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(0),
      Q => dac0_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(10),
      Q => dac0_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(11),
      Q => dac0_ref_clk_freq(11),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(12),
      Q => dac0_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(13),
      Q => dac0_ref_clk_freq(13),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(14),
      Q => dac0_ref_clk_freq(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(15),
      Q => dac0_ref_clk_freq(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(16),
      Q => dac0_ref_clk_freq(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(17),
      Q => dac0_ref_clk_freq(17),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(18),
      Q => dac0_ref_clk_freq(18),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(19),
      Q => dac0_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(1),
      Q => dac0_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(20),
      Q => dac0_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(21),
      Q => dac0_ref_clk_freq(21),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(22),
      Q => dac0_ref_clk_freq(22),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(23),
      Q => dac0_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(24),
      Q => dac0_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(25),
      Q => dac0_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(26),
      Q => dac0_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(27),
      Q => dac0_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(28),
      Q => dac0_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(29),
      Q => dac0_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(2),
      Q => dac0_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(30),
      Q => dac0_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(31),
      Q => dac0_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(3),
      Q => dac0_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(4),
      Q => dac0_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(5),
      Q => dac0_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(6),
      Q => dac0_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(7),
      Q => dac0_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(8),
      Q => dac0_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(9),
      Q => dac0_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_reset,
      Q => dac0_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_restart,
      Q => dac0_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(0),
      Q => dac0_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(10),
      Q => dac0_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(11),
      Q => dac0_sample_rate(11),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(12),
      Q => dac0_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(13),
      Q => dac0_sample_rate(13),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(14),
      Q => dac0_sample_rate(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(15),
      Q => dac0_sample_rate(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(16),
      Q => dac0_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(17),
      Q => dac0_sample_rate(17),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(18),
      Q => dac0_sample_rate(18),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(19),
      Q => dac0_sample_rate(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(1),
      Q => dac0_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(20),
      Q => dac0_sample_rate(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(21),
      Q => dac0_sample_rate(21),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(22),
      Q => dac0_sample_rate(22),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(23),
      Q => dac0_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(24),
      Q => dac0_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(25),
      Q => dac0_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(26),
      Q => dac0_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(27),
      Q => dac0_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(28),
      Q => dac0_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(29),
      Q => dac0_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(2),
      Q => dac0_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(30),
      Q => dac0_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(31),
      Q => dac0_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(3),
      Q => dac0_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(4),
      Q => dac0_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(5),
      Q => dac0_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(6),
      Q => dac0_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(7),
      Q => dac0_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(8),
      Q => dac0_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(9),
      Q => dac0_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(0),
      Q => dac0_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(1),
      Q => dac0_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(14),
      Q => dac0_slice0_irq_en(14),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(15),
      Q => dac0_slice0_irq_en(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in0_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in0_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in1_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in1_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in2_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in2_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(8),
      Q => p_44_in(8),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(9),
      Q => p_44_in(9),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(10),
      Q => p_44_in(10),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(11),
      Q => p_44_in(11),
      R => adc3_end_stage
    );
dac10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(0),
      Q => dac10_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(1),
      Q => dac11_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(2),
      Q => dac12_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(3),
      Q => dac13_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(0),
      Q => dac1_cmn_en(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(10),
      Q => dac1_cmn_en(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(11),
      Q => dac1_cmn_en(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(12),
      Q => dac1_cmn_en(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(13),
      Q => dac1_cmn_en(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(14),
      Q => dac1_cmn_en(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(15),
      Q => dac1_cmn_en(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(1),
      Q => dac1_cmn_en(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(2),
      Q => dac1_cmn_en(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(3),
      Q => dac1_cmn_en(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(4),
      Q => dac1_cmn_en(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(5),
      Q => dac1_cmn_en(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(6),
      Q => dac1_cmn_en(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(7),
      Q => dac1_cmn_en(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(8),
      Q => dac1_cmn_en(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(9),
      Q => dac1_cmn_en(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(4),
      Q => dac1_cmn_irq_en,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(0),
      Q => \dac1_end_stage_reg_n_0_[0]\,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(1),
      Q => \dac1_end_stage_reg_n_0_[1]\,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(2),
      Q => \dac1_end_stage_reg_n_0_[2]\,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(3),
      Q => \dac1_end_stage_reg_n_0_[3]\,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_127,
      Q => \dac1_fifo_disable_reg_n_0_[0]\,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(1),
      Q => irq_enables(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(0),
      Q => dac1_ref_clk_freq(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(10),
      Q => dac1_ref_clk_freq(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(11),
      Q => dac1_ref_clk_freq(11),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(12),
      Q => dac1_ref_clk_freq(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(13),
      Q => dac1_ref_clk_freq(13),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(14),
      Q => dac1_ref_clk_freq(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(15),
      Q => dac1_ref_clk_freq(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(16),
      Q => dac1_ref_clk_freq(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(17),
      Q => dac1_ref_clk_freq(17),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(18),
      Q => dac1_ref_clk_freq(18),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(19),
      Q => dac1_ref_clk_freq(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(1),
      Q => dac1_ref_clk_freq(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(20),
      Q => dac1_ref_clk_freq(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(21),
      Q => dac1_ref_clk_freq(21),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(22),
      Q => dac1_ref_clk_freq(22),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(23),
      Q => dac1_ref_clk_freq(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(24),
      Q => dac1_ref_clk_freq(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(25),
      Q => dac1_ref_clk_freq(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(26),
      Q => dac1_ref_clk_freq(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(27),
      Q => dac1_ref_clk_freq(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(28),
      Q => dac1_ref_clk_freq(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(29),
      Q => dac1_ref_clk_freq(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(2),
      Q => dac1_ref_clk_freq(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(30),
      Q => dac1_ref_clk_freq(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(31),
      Q => dac1_ref_clk_freq(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(3),
      Q => dac1_ref_clk_freq(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(4),
      Q => dac1_ref_clk_freq(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(5),
      Q => dac1_ref_clk_freq(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(6),
      Q => dac1_ref_clk_freq(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(7),
      Q => dac1_ref_clk_freq(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(8),
      Q => dac1_ref_clk_freq(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(9),
      Q => dac1_ref_clk_freq(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_reset,
      Q => dac1_reset_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
dac1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_restart,
      Q => dac1_restart_reg_n_0,
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(0),
      Q => dac1_sample_rate(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(10),
      Q => dac1_sample_rate(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(11),
      Q => dac1_sample_rate(11),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(12),
      Q => dac1_sample_rate(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(13),
      Q => dac1_sample_rate(13),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(14),
      Q => dac1_sample_rate(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(15),
      Q => dac1_sample_rate(15),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(16),
      Q => dac1_sample_rate(16),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(17),
      Q => dac1_sample_rate(17),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(18),
      Q => dac1_sample_rate(18),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(19),
      Q => dac1_sample_rate(19),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(1),
      Q => dac1_sample_rate(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(20),
      Q => dac1_sample_rate(20),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(21),
      Q => dac1_sample_rate(21),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(22),
      Q => dac1_sample_rate(22),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(23),
      Q => dac1_sample_rate(23),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(24),
      Q => dac1_sample_rate(24),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(25),
      Q => dac1_sample_rate(25),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(26),
      Q => dac1_sample_rate(26),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(27),
      Q => dac1_sample_rate(27),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(28),
      Q => dac1_sample_rate(28),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(29),
      Q => dac1_sample_rate(29),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(2),
      Q => dac1_sample_rate(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(30),
      Q => dac1_sample_rate(30),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(31),
      Q => dac1_sample_rate(31),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(3),
      Q => dac1_sample_rate(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(4),
      Q => dac1_sample_rate(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(5),
      Q => dac1_sample_rate(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(6),
      Q => dac1_sample_rate(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(7),
      Q => dac1_sample_rate(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(8),
      Q => dac1_sample_rate(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(9),
      Q => dac1_sample_rate(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(0),
      Q => dac1_sim_level(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(1),
      Q => dac1_sim_level(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(14),
      Q => p_0_in3_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(15),
      Q => p_0_in3_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in4_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in4_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in5_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in5_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in6_in(0),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in6_in(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\dac1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(8),
      Q => dac1_start_stage(0),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(9),
      Q => dac1_start_stage(1),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(10),
      Q => dac1_start_stage(2),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(11),
      Q => dac1_start_stage(3),
      R => adc3_end_stage
    );
drp_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_RdAck_r0,
      Q => drp_RdAck_r,
      R => '0'
    );
\drp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(2),
      Q => drp_addr(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_7,
      Q => drp_addr(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(3),
      Q => drp_addr(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(4),
      Q => drp_addr(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(5),
      Q => drp_addr(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(6),
      Q => drp_addr(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(7),
      Q => drp_addr(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(8),
      Q => drp_addr(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(9),
      Q => drp_addr(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(10),
      Q => drp_addr(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(11),
      Q => drp_addr(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => drp_di(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => drp_di(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => drp_di(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => drp_di(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => drp_di(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => drp_di(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => drp_di(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => drp_di(1),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => drp_di(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => drp_di(3),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => drp_di(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => drp_di(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => drp_di(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => drp_di(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => drp_di(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => drp_di(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
got_timeout_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => axi_timeout_r2,
      I1 => irq_enables(31),
      I2 => got_timeout_reg_n_0,
      O => got_timeout_i_1_n_0
    );
got_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => got_timeout_i_1_n_0,
      Q => got_timeout_reg_n_0,
      R => i_ADC8_R2R_2048_irq_req_ack_n_2
    );
i_ADC8_R2R_2048_bufg_gt_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_bufg_gt_ctrl
     port map (
      clk_adc0 => clk_adc0,
      clk_adc0_0 => clk_adc0_i,
      clk_adc1 => clk_adc1,
      clk_adc1_0 => clk_adc1_i,
      clk_adc2 => clk_adc2,
      clk_adc2_0 => clk_adc2_i,
      clk_adc3 => clk_adc3,
      clk_adc3_0 => clk_adc3_i,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
i_ADC8_R2R_2048_irq_req_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_req_ack
     port map (
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      bank0_read(0) => bank0_read(64),
      read_ack_tog_r_reg_0 => i_ADC8_R2R_2048_irq_req_ack_n_1,
      read_ack_tog_reg_0 => i_ADC8_R2R_2048_irq_req_ack_n_0,
      read_ack_tog_reg_1 => i_ADC8_R2R_2048_irq_req_ack_n_2,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_ADC8_R2R_2048_irq_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_irq_sync
     port map (
      \IP2Bus_Data[0]_i_11\(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_11\(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_14\(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_14\(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_19\(3 downto 2) => adc1_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_19\(1 downto 0) => adc1_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_43_0\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_43_0\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_47\(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_53\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[15]_i_30\(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_30\(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_43\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_43\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_55\(1 downto 0) => p_0_in2_in(1 downto 0),
      \IP2Bus_Data[15]_i_68\(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_68\(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_76\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[1]_i_49\(1 downto 0) => p_0_in0_in(1 downto 0),
      \IP2Bus_Data[1]_i_51\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[2]_i_16\(3 downto 2) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_16\(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_34\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_34\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_42\(3 downto 2) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_42\(1 downto 0) => adc2_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_61\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[2]_i_66\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[2]_i_9\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_9\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[3]_i_3\(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[3]_i_3\(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[3]_i_36\(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[3]_i_36\(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[3]_i_46\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[3]_i_46\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      Q(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      Q(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(3 downto 0) => adc00_stat_sync(3 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc00_status(3 downto 2) => \^adc00_status\(15 downto 14),
      adc00_status(1 downto 0) => \^adc00_status\(3 downto 2),
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(0) => adc01_stat_sync(0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc01_status(3 downto 2) => \^adc01_status\(15 downto 14),
      adc01_status(1 downto 0) => \^adc01_status\(3 downto 2),
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(3 downto 0) => adc02_stat_sync(3 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc02_status(3 downto 2) => \^adc02_status\(15 downto 14),
      adc02_status(1 downto 0) => \^adc02_status\(3 downto 2),
      adc03_irq_en => adc03_irq_en,
      adc03_irq_en_reg => i_ADC8_R2R_2048_irq_sync_n_11,
      adc03_irq_sync(3 downto 0) => adc03_stat_sync(3 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc03_status(3 downto 2) => \^adc03_status\(15 downto 14),
      adc03_status(1 downto 0) => \^adc03_status\(3 downto 2),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_master_irq0 => adc0_master_irq0,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      \adc0_slice0_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_13,
      \adc0_slice1_irq_en_reg[14]\ => i_ADC8_R2R_2048_irq_sync_n_15,
      \adc0_slice1_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_17,
      \adc0_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_12,
      \adc0_slice1_irq_en_reg[3]\ => i_ADC8_R2R_2048_irq_sync_n_16,
      \adc0_slice2_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_10,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(3 downto 0) => adc10_stat_sync(3 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc10_status(3 downto 2) => \^adc10_status\(15 downto 14),
      adc10_status(1 downto 0) => \^adc10_status\(3 downto 2),
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(1) => adc11_stat_sync(2),
      adc11_irq_sync(0) => adc11_stat_sync(0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc11_status(3 downto 2) => \^adc11_status\(15 downto 14),
      adc11_status(1 downto 0) => \^adc11_status\(3 downto 2),
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(3 downto 0) => adc12_stat_sync(3 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc12_status(3 downto 2) => \^adc12_status\(15 downto 14),
      adc12_status(1 downto 0) => \^adc12_status\(3 downto 2),
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(3 downto 0) => adc13_stat_sync(3 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc13_status(3 downto 2) => \^adc13_status\(15 downto 14),
      adc13_status(1 downto 0) => \^adc13_status\(3 downto 2),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_master_irq0 => adc1_master_irq0,
      adc1_powerup_state_irq => adc1_powerup_state_irq,
      \adc1_slice0_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_33,
      \adc1_slice1_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_45,
      \adc1_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_31,
      \adc1_slice1_irq_en_reg[3]\ => i_ADC8_R2R_2048_irq_sync_n_44,
      \adc1_slice2_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_32,
      \adc1_slice3_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_30,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(3 downto 0) => adc20_stat_sync(3 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc20_status(3 downto 2) => \^adc20_status\(15 downto 14),
      adc20_status(1 downto 0) => \^adc20_status\(3 downto 2),
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(0) => adc21_stat_sync(0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc21_status(3 downto 2) => \^adc21_status\(15 downto 14),
      adc21_status(1 downto 0) => \^adc21_status\(3 downto 2),
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(3 downto 0) => adc22_stat_sync(3 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc22_status(3 downto 2) => \^adc22_status\(15 downto 14),
      adc22_status(1 downto 0) => \^adc22_status\(3 downto 2),
      adc23_irq_en => adc23_irq_en,
      adc23_irq_en_reg => i_ADC8_R2R_2048_irq_sync_n_51,
      adc23_irq_sync(3 downto 0) => adc23_stat_sync(3 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc23_status(3 downto 2) => \^adc23_status\(15 downto 14),
      adc23_status(1 downto 0) => \^adc23_status\(3 downto 2),
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_master_irq0 => adc2_master_irq0,
      adc2_powerup_state_irq => adc2_powerup_state_irq,
      \adc2_slice0_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_53,
      \adc2_slice1_irq_en_reg[14]\ => i_ADC8_R2R_2048_irq_sync_n_55,
      \adc2_slice1_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_57,
      \adc2_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_52,
      \adc2_slice1_irq_en_reg[3]\ => i_ADC8_R2R_2048_irq_sync_n_56,
      \adc2_slice2_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_50,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_en_reg => i_ADC8_R2R_2048_irq_sync_n_9,
      adc30_irq_sync(3 downto 0) => adc30_stat_sync(3 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc30_status(3 downto 2) => \^adc30_status\(15 downto 14),
      adc30_status(1 downto 0) => \^adc30_status\(3 downto 2),
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(0) => adc31_stat_sync(0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc31_status(3 downto 2) => \^adc31_status\(15 downto 14),
      adc31_status(1 downto 0) => \^adc31_status\(3 downto 2),
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(3 downto 0) => adc32_stat_sync(3 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc32_status(3 downto 2) => \^adc32_status\(15 downto 14),
      adc32_status(1 downto 0) => \^adc32_status\(3 downto 2),
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(2) => adc33_stat_sync(3),
      adc33_irq_sync(1 downto 0) => adc33_stat_sync(1 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc33_status(3 downto 2) => \^adc33_status\(15 downto 14),
      adc33_status(1 downto 0) => \^adc33_status\(3 downto 2),
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_master_irq0 => adc3_master_irq0,
      adc3_powerup_state_irq => adc3_powerup_state_irq,
      \adc3_slice1_irq_en_reg[14]\ => i_ADC8_R2R_2048_irq_sync_n_78,
      \adc3_slice1_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_80,
      \adc3_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_70,
      \adc3_slice1_irq_en_reg[3]\ => i_ADC8_R2R_2048_irq_sync_n_79,
      \adc3_slice2_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_71,
      \adc3_slice3_irq_en_reg[14]\ => i_ADC8_R2R_2048_irq_sync_n_76,
      \adc3_slice3_irq_en_reg[2]\ => i_ADC8_R2R_2048_irq_sync_n_72,
      bank15_read(0) => bank15_read(128),
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac00_status(1 downto 0) => \^dac00_status\(15 downto 14),
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac01_status(1 downto 0) => \^dac01_status\(15 downto 14),
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac02_status(1 downto 0) => \^dac02_status\(15 downto 14),
      dac03_status(1 downto 0) => \^dac03_status\(15 downto 14),
      dac0_irq_en_reg => i_ADC8_R2R_2048_irq_sync_n_2,
      \dac0_slice3_irq_en_reg[14]\ => i_ADC8_R2R_2048_irq_sync_n_106,
      \dac0_slice3_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_105,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_en_reg => i_ADC8_R2R_2048_irq_sync_n_91,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac10_status(1 downto 0) => \^dac10_status\(15 downto 14),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac11_status(1 downto 0) => \^dac11_status\(15 downto 14),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac12_status(1 downto 0) => \^dac12_status\(15 downto 14),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_stat_sync(0),
      dac13_status(1 downto 0) => \^dac13_status\(15 downto 14),
      dac1_master_irq0 => dac1_master_irq0,
      \dac1_slice3_irq_en_reg[15]\ => i_ADC8_R2R_2048_irq_sync_n_94,
      irq => irq,
      irq_0 => got_timeout_reg_n_0,
      irq_INST_0_i_7_0(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      irq_INST_0_i_7_0(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      p_34_in(3 downto 0) => p_34_in(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      \syncstages_ff_reg[4]\ => i_ADC8_R2R_2048_irq_sync_n_3,
      \syncstages_ff_reg[4]_0\ => i_ADC8_R2R_2048_irq_sync_n_4,
      \syncstages_ff_reg[4]_1\ => i_ADC8_R2R_2048_irq_sync_n_89,
      \syncstages_ff_reg[4]_2\ => i_ADC8_R2R_2048_irq_sync_n_90,
      \syncstages_ff_reg[4]_3\ => i_ADC8_R2R_2048_irq_sync_n_92,
      \syncstages_ff_reg[4]_4\ => i_ADC8_R2R_2048_irq_sync_n_103,
      \syncstages_ff_reg[4]_5\ => i_ADC8_R2R_2048_irq_sync_n_104
    );
i_ADC8_R2R_2048_overvol_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_overvol_irq
     port map (
      \IP2Bus_Data[2]_i_44\(0) => adc2_slice1_irq_en(2),
      \IP2Bus_Data[2]_i_74\(0) => adc3_slice1_irq_en(2),
      Q(0) => adc1_slice1_irq_en(2),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc00_irq_sync(0) => adc00_stat_sync(0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_sync(0) => adc01_stat_sync(0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_sync(0) => adc02_stat_sync(0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_sync(0) => adc03_stat_sync(0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_done => \^adc0_done\,
      adc10_irq_sync(0) => adc10_stat_sync(0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_sync(0) => adc11_stat_sync(0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_sync(0) => adc12_stat_sync(0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_sync(0) => adc13_stat_sync(0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_done => \^adc1_done\,
      \adc1_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_overvol_irq_n_4,
      adc20_irq_sync(0) => adc20_stat_sync(0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_sync(0) => adc21_stat_sync(0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_sync(0) => adc22_stat_sync(0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_sync(0) => adc23_stat_sync(0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_done => \^adc2_done\,
      \adc2_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_overvol_irq_n_6,
      adc30_irq_sync(0) => adc30_stat_sync(0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_sync(0) => adc31_stat_sync(0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_sync(0) => adc32_stat_sync(0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_sync(0) => adc33_stat_sync(0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc3_done => \^adc3_done\,
      \adc3_slice1_irq_en_reg[2]\ => i_ADC8_R2R_2048_overvol_irq_n_8,
      axi_RdAck_i_10 => i_ADC8_R2R_2048_powerup_state_irq_n_4,
      axi_RdAck_i_10_0 => i_ADC8_R2R_2048_powerup_state_irq_n_3,
      axi_RdAck_i_4 => i_ADC8_R2R_2048_powerup_state_irq_n_5,
      axi_RdAck_i_4_0 => i_ADC8_R2R_2048_powerup_state_irq_n_6,
      axi_RdAck_i_8 => i_ADC8_R2R_2048_powerup_state_irq_n_8,
      axi_RdAck_i_8_0 => i_ADC8_R2R_2048_powerup_state_irq_n_7,
      axi_RdAck_r => axi_RdAck_r,
      axi_read_req_tog_reg => i_axi_lite_ipif_n_94,
      axi_read_req_tog_reg_0 => i_register_decode_n_17,
      axi_read_req_tog_reg_1 => i_axi_lite_ipif_n_101,
      axi_read_req_tog_reg_2 => i_axi_lite_ipif_n_108,
      axi_read_req_tog_reg_3 => i_axi_lite_ipif_n_115,
      axi_read_req_tog_reg_4 => i_register_decode_n_29,
      bank11_read(3) => bank11_read(136),
      bank11_read(2) => bank11_read(134),
      bank11_read(1) => bank11_read(132),
      bank11_read(0) => bank11_read(130),
      bank13_read(3) => bank13_read(136),
      bank13_read(2) => bank13_read(134),
      bank13_read(1) => bank13_read(132),
      bank13_read(0) => bank13_read(130),
      bank15_read(3) => bank15_read(136),
      bank15_read(2) => bank15_read(134),
      bank15_read(1) => bank15_read(132),
      bank15_read(0) => bank15_read(130),
      bank9_read(3) => bank9_read(136),
      bank9_read(2) => bank9_read(134),
      bank9_read(1) => bank9_read(132),
      bank9_read(0) => bank9_read(130),
      read_ack_tog => read_ack_tog_4,
      read_ack_tog_r => read_ack_tog_r_3,
      read_ack_tog_r_reg => i_ADC8_R2R_2048_overvol_irq_n_1,
      read_ack_tog_r_reg_0 => i_ADC8_R2R_2048_overvol_irq_n_2,
      read_ack_tog_reg => i_ADC8_R2R_2048_overvol_irq_n_3,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_ADC8_R2R_2048_powerup_state_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_powerup_state_irq
     port map (
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_powerup_state_out_reg_0 => ADC8_R2R_2048_rf_wrapper_i_n_1798,
      adc0_powerup_state_out_reg_1 => adc0_restart_reg_n_0,
      adc0_status(0) => \^adc0_status\(3),
      adc1_powerup_state_irq => adc1_powerup_state_irq,
      adc1_powerup_state_out_reg_0 => ADC8_R2R_2048_rf_wrapper_i_n_1799,
      adc1_powerup_state_out_reg_1 => adc1_restart_reg_n_0,
      adc1_status(0) => \^adc1_status\(3),
      adc2_powerup_state_irq => adc2_powerup_state_irq,
      adc2_powerup_state_out_reg_0 => ADC8_R2R_2048_rf_wrapper_i_n_1800,
      adc2_powerup_state_out_reg_1 => adc2_restart_reg_n_0,
      adc2_status(0) => \^adc2_status\(3),
      adc3_powerup_state_irq => adc3_powerup_state_irq,
      adc3_powerup_state_out_reg_0 => ADC8_R2R_2048_rf_wrapper_i_n_1801,
      adc3_powerup_state_out_reg_1 => adc3_restart_reg_n_0,
      adc3_status(0) => \^adc3_status\(3),
      axi_RdAck_reg => i_ADC8_R2R_2048_overvol_irq_n_2,
      axi_RdAck_reg_0 => i_ADC8_R2R_2048_overvol_irq_n_3,
      bank11_read(0) => bank11_read(128),
      bank13_read(0) => bank13_read(128),
      bank15_read(0) => bank15_read(128),
      bank1_read(0) => bank1_read(128),
      bank3_read(0) => bank3_read(128),
      bank9_read(0) => bank9_read(128),
      read_ack_tog => read_ack_tog_4,
      read_ack_tog_r => read_ack_tog_r_3,
      read_ack_tog_r_reg => i_ADC8_R2R_2048_powerup_state_irq_n_0,
      read_ack_tog_r_reg_0 => i_ADC8_R2R_2048_powerup_state_irq_n_4,
      read_ack_tog_r_reg_1 => i_ADC8_R2R_2048_powerup_state_irq_n_6,
      read_ack_tog_r_reg_2 => i_ADC8_R2R_2048_powerup_state_irq_n_8,
      read_ack_tog_reg => i_ADC8_R2R_2048_powerup_state_irq_n_3,
      read_ack_tog_reg_0 => i_ADC8_R2R_2048_powerup_state_irq_n_5,
      read_ack_tog_reg_1 => i_ADC8_R2R_2048_powerup_state_irq_n_7,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc0_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count
     port map (
      Q(7 downto 0) => adc0_reset_cnt(7 downto 0),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc0_sm_reset_i => adc0_sm_reset_i,
      axi_RdAck_reg => i_ADC8_R2R_2048_irq_req_ack_n_1,
      axi_RdAck_reg_0 => i_ADC8_R2R_2048_irq_req_ack_n_0,
      bank9_read(0) => bank9_read(14),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_reg_0 => i_adc0_reset_count_n_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0_2,
      sm_reset_r => sm_reset_r
    );
i_adc1_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_0
     port map (
      Q(7 downto 0) => adc1_reset_cnt(7 downto 0),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc1_sm_reset_i => adc1_sm_reset_i,
      bank11_read(0) => bank11_read(14),
      read_ack_tog_r_reg_0 => i_adc1_reset_count_n_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0_1,
      sm_reset_r => sm_reset_r_5
    );
i_adc2_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_1
     port map (
      Q(7 downto 0) => adc2_reset_cnt(7 downto 0),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc2_sm_reset_i => adc2_sm_reset_i,
      axi_RdAck0 => axi_RdAck0,
      axi_RdAck_reg => i_adc0_reset_count_n_1,
      axi_RdAck_reg_0 => i_ADC8_R2R_2048_overvol_irq_n_1,
      axi_RdAck_reg_1 => i_ADC8_R2R_2048_powerup_state_irq_n_0,
      axi_RdAck_reg_2 => i_adc1_reset_count_n_1,
      bank13_read(0) => bank13_read(14),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0_0,
      sm_reset_r => sm_reset_r_6
    );
i_adc3_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_reset_count_2
     port map (
      Q(7 downto 0) => adc3_reset_cnt(7 downto 0),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      adc3_sm_reset_i => adc3_sm_reset_i,
      axi_read_req_tog_reg_0 => i_axi_lite_ipif_n_94,
      axi_read_req_tog_reg_1 => i_register_decode_n_41,
      bank15_read(0) => bank15_read(14),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r_7
    );
i_axi_lite_ipif: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_axi_lite_ipif
     port map (
      D(0) => i_axi_lite_ipif_n_25,
      \DATA_PHASE_WDT.data_timeout_reg\ => i_axi_lite_ipif_n_54,
      E(0) => dac1_end_stage,
      \FSM_onehot_state_reg[0]\ => i_axi_lite_ipif_n_131,
      \FSM_onehot_state_reg[0]_0\ => i_axi_lite_ipif_n_133,
      \FSM_onehot_state_reg[0]_1\ => i_axi_lite_ipif_n_134,
      \FSM_onehot_state_reg[4]\(0) => i_axi_lite_ipif_n_32,
      \FSM_onehot_state_reg[4]_0\(0) => i_axi_lite_ipif_n_37,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_37,
      \FSM_onehot_state_reg[4]_2\ => i_drp_control_top_n_38,
      \FSM_onehot_state_reg[4]_3\(2) => i_drp_control_top_n_12,
      \FSM_onehot_state_reg[4]_3\(1) => i_drp_control_top_n_13,
      \FSM_onehot_state_reg[4]_3\(0) => i_drp_control_top_n_16,
      \FSM_onehot_state_reg[4]_4\ => \^adc3_dgnt_mon\,
      \FSM_onehot_state_reg[4]_5\ => ADC8_R2R_2048_rf_wrapper_i_n_1832,
      \FSM_onehot_state_reg[4]_6\(2) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[4]_6\(1) => i_drp_control_top_n_18,
      \FSM_onehot_state_reg[4]_6\(0) => i_drp_control_top_n_21,
      \FSM_onehot_state_reg[4]_7\ => \^adc1_dgnt_mon\,
      \FSM_onehot_state_reg[4]_8\ => ADC8_R2R_2048_rf_wrapper_i_n_1831,
      \FSM_sequential_fsm_cs[1]_i_2\(2) => i_drp_control_top_n_32,
      \FSM_sequential_fsm_cs[1]_i_2\(1) => i_drp_control_top_n_33,
      \FSM_sequential_fsm_cs[1]_i_2\(0) => i_drp_control_top_n_36,
      \FSM_sequential_fsm_cs_reg[1]\(3) => i_drp_control_top_n_22,
      \FSM_sequential_fsm_cs_reg[1]\(2) => i_drp_control_top_n_23,
      \FSM_sequential_fsm_cs_reg[1]\(1) => dac0_drp_en,
      \FSM_sequential_fsm_cs_reg[1]\(0) => i_drp_control_top_n_26,
      \FSM_sequential_fsm_cs_reg[1]_0\(3) => i_drp_control_top_n_6,
      \FSM_sequential_fsm_cs_reg[1]_0\(2) => i_drp_control_top_n_7,
      \FSM_sequential_fsm_cs_reg[1]_0\(1) => dac1_drp_en,
      \FSM_sequential_fsm_cs_reg[1]_0\(0) => i_drp_control_top_n_10,
      \FSM_sequential_fsm_cs_reg[1]_1\(2) => i_drp_control_top_n_27,
      \FSM_sequential_fsm_cs_reg[1]_1\(1) => i_drp_control_top_n_28,
      \FSM_sequential_fsm_cs_reg[1]_1\(0) => i_drp_control_top_n_31,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(0) => bank0_read(64),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => i_axi_lite_ipif_n_40,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(5) => bank15_read(136),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(4) => bank15_read(134),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(3) => bank15_read(132),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(2) => bank15_read(130),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(1) => bank15_read(128),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\(0) => bank15_read(14),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ => i_axi_lite_ipif_n_29,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => i_axi_lite_ipif_n_50,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ => i_axi_lite_ipif_n_129,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ => i_axi_lite_ipif_n_132,
      \IP2Bus_Data[0]_i_2\ => adc0_reset_reg_n_0,
      \IP2Bus_Data[0]_i_24\ => dac0_reset_reg_n_0,
      \IP2Bus_Data[0]_i_24_0\ => i_ADC8_R2R_2048_irq_sync_n_4,
      \IP2Bus_Data[0]_i_25\ => i_ADC8_R2R_2048_irq_sync_n_91,
      \IP2Bus_Data[0]_i_27\ => i_ADC8_R2R_2048_irq_sync_n_2,
      \IP2Bus_Data[0]_i_2_0\ => i_ADC8_R2R_2048_irq_sync_n_13,
      \IP2Bus_Data[0]_i_3\ => adc2_reset_reg_n_0,
      \IP2Bus_Data[0]_i_36\ => i_register_decode_n_50,
      \IP2Bus_Data[0]_i_3_0\ => i_ADC8_R2R_2048_irq_sync_n_53,
      \IP2Bus_Data[0]_i_4\ => adc1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_4_0\ => i_ADC8_R2R_2048_irq_sync_n_33,
      \IP2Bus_Data[0]_i_54\ => dac1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_6\ => adc3_reset_reg_n_0,
      \IP2Bus_Data[0]_i_6_0\ => i_ADC8_R2R_2048_irq_sync_n_9,
      \IP2Bus_Data[11]_i_5\(3 downto 0) => adc2_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_6\(3 downto 0) => dac1_start_stage(3 downto 0),
      \IP2Bus_Data[13]_i_12\ => i_register_decode_n_42,
      \IP2Bus_Data[13]_i_25\ => i_register_decode_n_52,
      \IP2Bus_Data[13]_i_42\ => i_register_decode_n_33,
      \IP2Bus_Data[14]_i_10\ => i_ADC8_R2R_2048_irq_sync_n_15,
      \IP2Bus_Data[14]_i_19\ => i_ADC8_R2R_2048_irq_sync_n_76,
      \IP2Bus_Data[14]_i_39\ => i_ADC8_R2R_2048_irq_sync_n_55,
      \IP2Bus_Data[14]_i_5\ => i_ADC8_R2R_2048_irq_sync_n_78,
      \IP2Bus_Data[14]_i_52\ => i_ADC8_R2R_2048_irq_sync_n_106,
      \IP2Bus_Data[15]_i_10\(15 downto 0) => adc3_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_10_0\(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_10_0\(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_11\(15 downto 0) => adc0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_12\(15 downto 0) => adc2_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_13\(3 downto 2) => adc1_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_13\(1 downto 0) => adc1_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_13_0\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_13_0\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_13_1\ => i_ADC8_R2R_2048_irq_sync_n_45,
      \IP2Bus_Data[15]_i_14\(15 downto 0) => adc1_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_14_0\(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_14_0\(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_17\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[15]_i_17_0\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[15]_i_17_1\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[15]_i_2\(15 downto 0) => adc3_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_21\(15 downto 0) => dac0_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_21_0\(15 downto 0) => dac0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_21_1\(1 downto 0) => p_0_in2_in(1 downto 0),
      \IP2Bus_Data[15]_i_21_2\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[15]_i_21_3\ => i_ADC8_R2R_2048_irq_sync_n_105,
      \IP2Bus_Data[15]_i_2_0\(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_2_0\(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_3\(15 downto 0) => adc1_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_35\(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_35\(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_35_0\(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_35_0\(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_35_1\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_35_1\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_35_2\ => i_ADC8_R2R_2048_irq_sync_n_17,
      \IP2Bus_Data[15]_i_36\(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_36\(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_39\(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_39\(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_39_0\(3 downto 2) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_39_0\(1 downto 0) => adc2_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_39_1\(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_39_1\(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_39_2\ => i_ADC8_R2R_2048_irq_sync_n_57,
      \IP2Bus_Data[15]_i_3_0\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_3_0\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_40\(15 downto 0) => adc2_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_40_0\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_40_0\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_5\(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_50\(15 downto 0) => dac1_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_50_0\(15 downto 0) => dac1_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_50_1\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[15]_i_50_2\ => i_ADC8_R2R_2048_irq_sync_n_94,
      \IP2Bus_Data[15]_i_5_0\(1 downto 0) => p_0_in0_in(1 downto 0),
      \IP2Bus_Data[15]_i_8\(3 downto 2) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_8\(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_8_0\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_8_0\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_8_1\ => i_ADC8_R2R_2048_irq_sync_n_80,
      \IP2Bus_Data[16]_i_16\ => i_register_decode_n_53,
      \IP2Bus_Data[16]_i_16_0\ => i_register_decode_n_34,
      \IP2Bus_Data[1]_i_12\ => i_ADC8_R2R_2048_irq_sync_n_52,
      \IP2Bus_Data[1]_i_16\ => i_ADC8_R2R_2048_irq_sync_n_31,
      \IP2Bus_Data[1]_i_19\ => i_ADC8_R2R_2048_irq_sync_n_70,
      \IP2Bus_Data[1]_i_2\(1 downto 0) => adc0_sim_level(1 downto 0),
      \IP2Bus_Data[1]_i_20\ => i_ADC8_R2R_2048_irq_sync_n_104,
      \IP2Bus_Data[1]_i_21\ => i_ADC8_R2R_2048_irq_sync_n_90,
      \IP2Bus_Data[1]_i_21_0\(1 downto 0) => dac1_sim_level(1 downto 0),
      \IP2Bus_Data[1]_i_2_0\ => i_ADC8_R2R_2048_irq_sync_n_12,
      \IP2Bus_Data[1]_i_3\(1 downto 0) => adc2_sim_level(1 downto 0),
      \IP2Bus_Data[1]_i_4\(1 downto 0) => adc1_sim_level(1 downto 0),
      \IP2Bus_Data[1]_i_49\(1 downto 0) => dac0_sim_level(1 downto 0),
      \IP2Bus_Data[1]_i_5\(1 downto 0) => adc3_sim_level(1 downto 0),
      \IP2Bus_Data[29]_i_8\ => i_register_decode_n_4,
      \IP2Bus_Data[29]_i_8_0\ => i_register_decode_n_26,
      \IP2Bus_Data[29]_i_8_1\ => i_register_decode_n_23,
      \IP2Bus_Data[29]_i_8_2\ => i_register_decode_n_22,
      \IP2Bus_Data[29]_i_8_3\ => i_register_decode_n_3,
      \IP2Bus_Data[2]_i_11\ => i_ADC8_R2R_2048_irq_sync_n_32,
      \IP2Bus_Data[2]_i_14\ => i_ADC8_R2R_2048_irq_sync_n_50,
      \IP2Bus_Data[2]_i_14_0\ => i_ADC8_R2R_2048_overvol_irq_n_6,
      \IP2Bus_Data[2]_i_18\ => i_register_decode_n_48,
      \IP2Bus_Data[2]_i_2\ => i_ADC8_R2R_2048_irq_sync_n_10,
      \IP2Bus_Data[2]_i_20\ => i_register_decode_n_38,
      \IP2Bus_Data[2]_i_20_0\ => i_ADC8_R2R_2048_irq_sync_n_3,
      \IP2Bus_Data[2]_i_23\ => i_ADC8_R2R_2048_irq_sync_n_89,
      \IP2Bus_Data[2]_i_35\ => i_ADC8_R2R_2048_overvol_irq_n_4,
      \IP2Bus_Data[2]_i_4\ => i_ADC8_R2R_2048_irq_sync_n_71,
      \IP2Bus_Data[2]_i_49\ => i_ADC8_R2R_2048_overvol_irq_n_8,
      \IP2Bus_Data[30]_i_15\ => i_register_decode_n_15,
      \IP2Bus_Data[31]_i_18\ => i_register_decode_n_21,
      \IP2Bus_Data[31]_i_18_0\ => i_register_decode_n_16,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => dac1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => dac1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => dac0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => dac0_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\ => got_timeout_reg_n_0,
      \IP2Bus_Data[31]_i_4\(31 downto 0) => adc1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_4_0\(31 downto 0) => adc1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_5\(31 downto 0) => adc3_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => adc3_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_5_1\(31 downto 0) => adc2_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_5_2\(31 downto 0) => adc2_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[3]_i_14\ => i_ADC8_R2R_2048_irq_sync_n_16,
      \IP2Bus_Data[3]_i_17\ => i_ADC8_R2R_2048_irq_sync_n_79,
      \IP2Bus_Data[3]_i_17_0\ => i_ADC8_R2R_2048_irq_sync_n_72,
      \IP2Bus_Data[3]_i_18\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_18\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_18\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_18\(0) => \adc3_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[3]_i_2\(3 downto 0) => adc0_end_stage(3 downto 0),
      \IP2Bus_Data[3]_i_20\(3 downto 0) => adc2_end_stage(3 downto 0),
      \IP2Bus_Data[3]_i_21\ => i_ADC8_R2R_2048_irq_sync_n_51,
      \IP2Bus_Data[3]_i_24\ => i_ADC8_R2R_2048_irq_sync_n_103,
      \IP2Bus_Data[3]_i_25\ => i_ADC8_R2R_2048_irq_sync_n_92,
      \IP2Bus_Data[3]_i_41\ => i_ADC8_R2R_2048_irq_sync_n_30,
      \IP2Bus_Data[3]_i_41_0\ => i_ADC8_R2R_2048_irq_sync_n_44,
      \IP2Bus_Data[3]_i_47\ => i_ADC8_R2R_2048_irq_sync_n_56,
      \IP2Bus_Data[3]_i_6\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_6\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_6\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_6\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_41\ => i_register_decode_n_35,
      \IP2Bus_Data[4]_i_41_0\ => i_register_decode_n_11,
      \IP2Bus_Data[4]_i_41_1\ => i_register_decode_n_32,
      \IP2Bus_Data[4]_i_41_2\ => i_register_decode_n_14,
      \IP2Bus_Data[4]_i_41_3\ => i_register_decode_n_45,
      \IP2Bus_Data[4]_i_41_4\ => i_register_decode_n_43,
      \IP2Bus_Data[5]_i_15\ => i_register_decode_n_12,
      \IP2Bus_Data[7]_i_5\(7 downto 0) => adc2_reset_cnt(7 downto 0),
      \IP2Bus_Data[7]_i_5_0\(7 downto 0) => adc1_reset_cnt(7 downto 0),
      \IP2Bus_Data_reg[11]\(3 downto 0) => adc3_start_stage(3 downto 0),
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => adc0_start_stage(3 downto 0),
      \IP2Bus_Data_reg[13]\ => ADC8_R2R_2048_rf_wrapper_i_n_1833,
      \IP2Bus_Data_reg[31]\(31 downto 0) => adc0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => adc0_sample_rate(31 downto 0),
      \IP2Bus_Data_reg[3]\ => i_ADC8_R2R_2048_irq_sync_n_11,
      \IP2Bus_Data_reg[7]\(7 downto 0) => adc3_reset_cnt(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => adc0_reset_cnt(7 downto 0),
      Q(15 downto 0) => startup_delay(15 downto 0),
      SS(0) => i_ADC8_R2R_2048_overvol_irq_n_0,
      STATUS_COMMON(15 downto 0) => adc0_common_stat(15 downto 0),
      access_type => \i_dac1_drp_control/access_type\,
      access_type_0 => \i_adc3_drp_control/access_type\,
      access_type_1 => \i_adc2_drp_control/access_type\,
      access_type_2 => \i_adc1_drp_control/access_type\,
      access_type_3 => \i_adc0_drp_control/access_type\,
      access_type_4 => \i_dac0_drp_control/access_type\,
      access_type_reg => i_axi_lite_ipif_n_135,
      access_type_reg_0 => i_drp_control_top_n_4,
      access_type_reg_1 => i_drp_control_top_n_5,
      access_type_reg_2 => i_drp_control_top_n_3,
      access_type_reg_3 => i_drp_control_top_n_41,
      access_type_reg_4 => i_drp_control_top_n_39,
      access_type_reg_5 => i_drp_control_top_n_1,
      access_type_reg_6 => i_drp_control_top_n_2,
      access_type_reg_7 => i_drp_control_top_n_0,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_stat_sync(3 downto 1),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_disable_cal_freeze_input => adc02_disable_cal_freeze_input,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_stat_sync(3 downto 1),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_stat_sync(3 downto 1),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_bg_cal_off(1) => \^adc02_cal_frozen\,
      adc0_bg_cal_off(0) => \^adc00_cal_frozen\,
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_done => \^adc0_done\,
      adc0_dreq_mon => \^adc0_dreq_mon\,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_master_irq0 => adc0_master_irq0,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_signal_lost(1) => adc02_cal_freeze_reg,
      adc0_signal_lost(0) => adc00_cal_freeze_reg,
      adc0_status(3 downto 0) => \^adc0_status\(3 downto 0),
      adc10_disable_cal_freeze_input => adc10_disable_cal_freeze_input,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_stat_sync(3 downto 1),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(0) => adc11_stat_sync(2),
      adc12_disable_cal_freeze_input => adc12_disable_cal_freeze_input,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_stat_sync(3 downto 1),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_stat_sync(3 downto 1),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_bg_cal_off(1) => \^adc12_cal_frozen\,
      adc1_bg_cal_off(0) => \^adc10_cal_frozen\,
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_done => \^adc1_done\,
      adc1_dreq_mon => \^adc1_dreq_mon\,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_master_irq0 => adc1_master_irq0,
      adc1_powerup_state_irq => adc1_powerup_state_irq,
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_signal_lost(1) => adc12_cal_freeze_reg,
      adc1_signal_lost(0) => adc10_cal_freeze_reg,
      adc1_status(3 downto 0) => \^adc1_status\(3 downto 0),
      adc20_disable_cal_freeze_input => adc20_disable_cal_freeze_input,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_stat_sync(3 downto 1),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc22_disable_cal_freeze_input => adc22_disable_cal_freeze_input,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_stat_sync(3 downto 1),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_stat_sync(3 downto 1),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_bg_cal_off(1) => \^adc22_cal_frozen\,
      adc2_bg_cal_off(0) => \^adc20_cal_frozen\,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(14 downto 13) => \^adc2_do_mon\(15 downto 14),
      adc2_do_mon(12 downto 0) => \^adc2_do_mon\(12 downto 0),
      adc2_done => \^adc2_done\,
      adc2_dreq_mon => \^adc2_dreq_mon\,
      adc2_drp_rdy => adc2_drp_rdy,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_master_irq0 => adc2_master_irq0,
      adc2_powerup_state_irq => adc2_powerup_state_irq,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_signal_lost(1) => adc22_cal_freeze_reg,
      adc2_signal_lost(0) => adc20_cal_freeze_reg,
      adc2_status(3 downto 0) => \^adc2_status\(3 downto 0),
      adc30_disable_cal_freeze_input => adc30_disable_cal_freeze_input,
      adc30_disable_cal_freeze_input_reg => i_register_decode_n_13,
      adc30_irq_sync(2 downto 0) => adc30_stat_sync(3 downto 1),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc32_disable_cal_freeze_input => adc32_disable_cal_freeze_input,
      adc32_disable_cal_freeze_input_reg => i_register_decode_n_46,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_stat_sync(3 downto 1),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(1) => adc33_stat_sync(3),
      adc33_irq_sync(0) => adc33_stat_sync(1),
      adc33_overvol_irq => adc33_overvol_irq,
      adc3_bg_cal_off(1) => \^adc32_cal_frozen\,
      adc3_bg_cal_off(0) => \^adc30_cal_frozen\,
      \adc3_cmn_en_reg[0]\ => i_register_decode_n_44,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => i_register_decode_n_7,
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_done => \^adc3_done\,
      adc3_dreq_mon => \^adc3_dreq_mon\,
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_fifo_disable_reg[0]\ => i_register_decode_n_31,
      adc3_master_irq0 => adc3_master_irq0,
      adc3_powerup_state_irq => adc3_powerup_state_irq,
      \adc3_ref_clk_freq_reg[0]\ => i_register_decode_n_0,
      adc3_reset => adc3_reset,
      adc3_reset_reg => i_register_decode_n_27,
      adc3_restart => adc3_restart,
      adc3_restart_reg => i_register_decode_n_5,
      \adc3_sample_rate_reg[0]\ => i_register_decode_n_2,
      adc3_signal_lost(1) => adc32_cal_freeze_reg,
      adc3_signal_lost(0) => adc30_cal_freeze_reg,
      \adc3_sim_level_reg[0]\ => i_register_decode_n_24,
      \adc3_slice0_irq_en_reg[2]\ => i_register_decode_n_39,
      \adc3_slice1_irq_en_reg[2]\ => i_register_decode_n_8,
      \adc3_slice2_irq_en_reg[2]\ => i_register_decode_n_19,
      \adc3_slice3_irq_en_reg[2]\ => i_register_decode_n_10,
      \adc3_start_stage_reg[0]\ => i_register_decode_n_36,
      adc3_status(3 downto 0) => \^adc3_status\(3 downto 0),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => i_register_decode_n_37,
      axi_RdAck_r_reg_0 => i_register_decode_n_17,
      axi_RdAck_r_reg_1 => i_register_decode_n_29,
      axi_read_req_r_reg => i_register_decode_n_25,
      axi_read_req_r_reg_0 => i_register_decode_n_41,
      axi_read_req_r_reg_1 => i_register_decode_n_28,
      axi_read_req_r_reg_10 => i_register_decode_n_49,
      axi_read_req_r_reg_2 => i_register_decode_n_20,
      axi_read_req_r_reg_3 => i_register_decode_n_18,
      axi_read_req_r_reg_4 => i_register_decode_n_40,
      axi_read_req_r_reg_5 => i_register_decode_n_9,
      axi_read_req_r_reg_6 => i_register_decode_n_1,
      axi_read_req_r_reg_7 => i_register_decode_n_47,
      axi_read_req_r_reg_8 => i_register_decode_n_30,
      axi_read_req_r_reg_9 => i_register_decode_n_51,
      axi_timeout => axi_timeout,
      axi_timeout_en_reg => i_register_decode_n_6,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1) => bank0_write(65),
      bank0_write(0) => bank0_write(2),
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank11_write(11 downto 10) => bank11_write(193 downto 192),
      bank11_write(9) => bank11_write(143),
      bank11_write(8) => bank11_write(141),
      bank11_write(7) => bank11_write(139),
      bank11_write(6) => bank11_write(137),
      bank11_write(5) => bank11_write(135),
      bank11_write(4) => bank11_write(133),
      bank11_write(3) => bank11_write(131),
      bank11_write(2) => bank11_write(129),
      bank11_write(1) => bank11_write(64),
      bank11_write(0) => bank11_write(2),
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank13_write(11 downto 10) => bank13_write(193 downto 192),
      bank13_write(9) => bank13_write(143),
      bank13_write(8) => bank13_write(141),
      bank13_write(7) => bank13_write(139),
      bank13_write(6) => bank13_write(137),
      bank13_write(5) => bank13_write(135),
      bank13_write(4) => bank13_write(133),
      bank13_write(3) => bank13_write(131),
      bank13_write(2) => bank13_write(129),
      bank13_write(1) => bank13_write(64),
      bank13_write(0) => bank13_write(2),
      bank14_write => bank14_write,
      bank15_write(11 downto 10) => bank15_write(193 downto 192),
      bank15_write(9) => bank15_write(143),
      bank15_write(8) => bank15_write(141),
      bank15_write(7) => bank15_write(139),
      bank15_write(6) => bank15_write(137),
      bank15_write(5) => bank15_write(135),
      bank15_write(4) => bank15_write(133),
      bank15_write(3) => bank15_write(131),
      bank15_write(2) => bank15_write(129),
      bank15_write(1) => bank15_write(64),
      bank15_write(0) => bank15_write(2),
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank1_write(9 downto 8) => bank1_write(193 downto 192),
      bank1_write(7) => bank1_write(139),
      bank1_write(6) => bank1_write(137),
      bank1_write(5) => bank1_write(135),
      bank1_write(4) => bank1_write(133),
      bank1_write(3) => bank1_write(131),
      bank1_write(2) => bank1_write(129),
      bank1_write(1) => bank1_write(64),
      bank1_write(0) => bank1_write(2),
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      bank3_write(9 downto 8) => bank3_write(193 downto 192),
      bank3_write(7) => bank3_write(139),
      bank3_write(6) => bank3_write(137),
      bank3_write(5) => bank3_write(135),
      bank3_write(4) => bank3_write(133),
      bank3_write(3) => bank3_write(131),
      bank3_write(2) => bank3_write(129),
      bank3_write(1) => bank3_write(64),
      bank3_write(0) => bank3_write(2),
      bank4_write => bank4_write,
      bank9_write(11 downto 10) => bank9_write(193 downto 192),
      bank9_write(9) => bank9_write(143),
      bank9_write(8) => bank9_write(141),
      bank9_write(7) => bank9_write(139),
      bank9_write(6) => bank9_write(137),
      bank9_write(5) => bank9_write(135),
      bank9_write(4) => bank9_write(133),
      bank9_write(3) => bank9_write(131),
      bank9_write(2) => bank9_write(129),
      bank9_write(1) => bank9_write(64),
      bank9_write(0) => bank9_write(2),
      \bus2ip_addr_reg_reg[11]\ => i_axi_lite_ipif_n_94,
      \bus2ip_addr_reg_reg[12]\(10) => i_axi_lite_ipif_n_7,
      \bus2ip_addr_reg_reg[12]\(9 downto 0) => Bus2IP_Addr(11 downto 2),
      \bus2ip_addr_reg_reg[13]\ => i_axi_lite_ipif_n_130,
      \bus2ip_addr_reg_reg[14]\ => i_axi_lite_ipif_n_22,
      \bus2ip_addr_reg_reg[14]_0\ => i_axi_lite_ipif_n_108,
      \bus2ip_addr_reg_reg[15]\ => i_axi_lite_ipif_n_18,
      \bus2ip_addr_reg_reg[15]_0\(31) => i_axi_lite_ipif_n_56,
      \bus2ip_addr_reg_reg[15]_0\(30) => i_axi_lite_ipif_n_57,
      \bus2ip_addr_reg_reg[15]_0\(29) => i_axi_lite_ipif_n_58,
      \bus2ip_addr_reg_reg[15]_0\(28) => i_axi_lite_ipif_n_59,
      \bus2ip_addr_reg_reg[15]_0\(27) => i_axi_lite_ipif_n_60,
      \bus2ip_addr_reg_reg[15]_0\(26) => i_axi_lite_ipif_n_61,
      \bus2ip_addr_reg_reg[15]_0\(25) => i_axi_lite_ipif_n_62,
      \bus2ip_addr_reg_reg[15]_0\(24) => i_axi_lite_ipif_n_63,
      \bus2ip_addr_reg_reg[15]_0\(23) => i_axi_lite_ipif_n_64,
      \bus2ip_addr_reg_reg[15]_0\(22) => i_axi_lite_ipif_n_65,
      \bus2ip_addr_reg_reg[15]_0\(21) => i_axi_lite_ipif_n_66,
      \bus2ip_addr_reg_reg[15]_0\(20) => i_axi_lite_ipif_n_67,
      \bus2ip_addr_reg_reg[15]_0\(19) => i_axi_lite_ipif_n_68,
      \bus2ip_addr_reg_reg[15]_0\(18) => i_axi_lite_ipif_n_69,
      \bus2ip_addr_reg_reg[15]_0\(17) => i_axi_lite_ipif_n_70,
      \bus2ip_addr_reg_reg[15]_0\(16) => i_axi_lite_ipif_n_71,
      \bus2ip_addr_reg_reg[15]_0\(15) => i_axi_lite_ipif_n_72,
      \bus2ip_addr_reg_reg[15]_0\(14) => i_axi_lite_ipif_n_73,
      \bus2ip_addr_reg_reg[15]_0\(13) => i_axi_lite_ipif_n_74,
      \bus2ip_addr_reg_reg[15]_0\(12) => i_axi_lite_ipif_n_75,
      \bus2ip_addr_reg_reg[15]_0\(11) => i_axi_lite_ipif_n_76,
      \bus2ip_addr_reg_reg[15]_0\(10) => i_axi_lite_ipif_n_77,
      \bus2ip_addr_reg_reg[15]_0\(9) => i_axi_lite_ipif_n_78,
      \bus2ip_addr_reg_reg[15]_0\(8) => i_axi_lite_ipif_n_79,
      \bus2ip_addr_reg_reg[15]_0\(7) => i_axi_lite_ipif_n_80,
      \bus2ip_addr_reg_reg[15]_0\(6) => i_axi_lite_ipif_n_81,
      \bus2ip_addr_reg_reg[15]_0\(5) => i_axi_lite_ipif_n_82,
      \bus2ip_addr_reg_reg[15]_0\(4) => i_axi_lite_ipif_n_83,
      \bus2ip_addr_reg_reg[15]_0\(3) => i_axi_lite_ipif_n_84,
      \bus2ip_addr_reg_reg[15]_0\(2) => i_axi_lite_ipif_n_85,
      \bus2ip_addr_reg_reg[15]_0\(1) => i_axi_lite_ipif_n_86,
      \bus2ip_addr_reg_reg[15]_0\(0) => i_axi_lite_ipif_n_87,
      \bus2ip_addr_reg_reg[15]_1\ => i_axi_lite_ipif_n_115,
      \bus2ip_addr_reg_reg[16]\ => i_axi_lite_ipif_n_24,
      \bus2ip_addr_reg_reg[16]_0\ => i_axi_lite_ipif_n_101,
      \bus2ip_addr_reg_reg[16]_1\ => i_axi_lite_ipif_n_118,
      \bus2ip_addr_reg_reg[16]_2\(0) => IP2Bus_Data0,
      \bus2ip_addr_reg_reg[17]\ => i_axi_lite_ipif_n_35,
      \bus2ip_addr_reg_reg[17]_0\ => i_axi_lite_ipif_n_52,
      \bus2ip_addr_reg_reg[17]_1\ => i_axi_lite_ipif_n_122,
      \bus2ip_addr_reg_reg[4]\(5) => bank13_read(136),
      \bus2ip_addr_reg_reg[4]\(4) => bank13_read(134),
      \bus2ip_addr_reg_reg[4]\(3) => bank13_read(132),
      \bus2ip_addr_reg_reg[4]\(2) => bank13_read(130),
      \bus2ip_addr_reg_reg[4]\(1) => bank13_read(128),
      \bus2ip_addr_reg_reg[4]\(0) => bank13_read(14),
      \bus2ip_addr_reg_reg[4]_0\(5) => bank11_read(136),
      \bus2ip_addr_reg_reg[4]_0\(4) => bank11_read(134),
      \bus2ip_addr_reg_reg[4]_0\(3) => bank11_read(132),
      \bus2ip_addr_reg_reg[4]_0\(2) => bank11_read(130),
      \bus2ip_addr_reg_reg[4]_0\(1) => bank11_read(128),
      \bus2ip_addr_reg_reg[4]_0\(0) => bank11_read(14),
      \bus2ip_addr_reg_reg[4]_1\(5) => bank9_read(136),
      \bus2ip_addr_reg_reg[4]_1\(4) => bank9_read(134),
      \bus2ip_addr_reg_reg[4]_1\(3) => bank9_read(132),
      \bus2ip_addr_reg_reg[4]_1\(2) => bank9_read(130),
      \bus2ip_addr_reg_reg[4]_1\(1) => bank9_read(128),
      \bus2ip_addr_reg_reg[4]_1\(0) => bank9_read(14),
      \bus2ip_addr_reg_reg[7]\(0) => bank3_read(128),
      \bus2ip_addr_reg_reg[7]_0\(0) => bank1_read(128),
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_done => \^dac0_done\,
      dac0_dreq_mon => \^dac0_dreq_mon\,
      dac0_drp_we => dac0_drp_we,
      \dac0_fifo_disable_reg[0]\ => \dac0_fifo_disable_reg_n_0_[0]\,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1) => \^dac0_status\(0),
      dac0_status(0) => \^dac0_status\(1),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_stat_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      dac1_done => \^dac1_done\,
      dac1_dreq_mon => \^dac1_dreq_mon\,
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => master_reset_reg_n_0,
      \dac1_fifo_disable_reg[0]\ => \dac1_fifo_disable_reg_n_0_[0]\,
      dac1_master_irq0 => dac1_master_irq0,
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      dac1_status(1) => \^dac1_status\(0),
      dac1_status(0) => \^dac1_status\(1),
      drp_RdAck_r => drp_RdAck_r,
      \icount_out[11]_i_8\ => \^adc2_dgnt_mon\,
      \icount_out_reg[11]\ => ADC8_R2R_2048_rf_wrapper_i_n_1806,
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => dac0_end_stage,
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_39_in(7 downto 4) => p_39_in(11 downto 8),
      p_39_in(3 downto 0) => p_39_in(3 downto 0),
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(17 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(17 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]\(31 downto 0) => IP2Bus_Data(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => i_axi_lite_ipif_n_124,
      \s_axi_wdata[0]_1\ => i_axi_lite_ipif_n_125,
      \s_axi_wdata[0]_2\ => i_axi_lite_ipif_n_126,
      \s_axi_wdata[0]_3\ => i_axi_lite_ipif_n_127,
      \s_axi_wdata[0]_4\ => i_axi_lite_ipif_n_128,
      s_axi_wdata_0_sp_1 => i_axi_lite_ipif_n_123,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_reg => i_drp_control_top_n_11,
      s_axi_wvalid => s_axi_wvalid,
      user_drp_drdy_reg => i_axi_lite_ipif_n_30
    );
i_drp_control_top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_drp_control_top
     port map (
      D(2) => i_axi_lite_ipif_n_25,
      D(1) => ADC8_R2R_2048_rf_wrapper_i_n_1821,
      D(0) => ADC8_R2R_2048_rf_wrapper_i_n_1822,
      \FSM_onehot_state_reg[0]\ => i_drp_control_top_n_11,
      \FSM_onehot_state_reg[0]_0\ => i_axi_lite_ipif_n_29,
      \FSM_onehot_state_reg[0]_1\ => i_axi_lite_ipif_n_50,
      \FSM_onehot_state_reg[3]\ => \^adc3_dgnt_mon\,
      \FSM_onehot_state_reg[3]_0\ => \^dac0_dgnt_mon\,
      \FSM_onehot_state_reg[3]_1\ => \^adc2_dgnt_mon\,
      \FSM_onehot_state_reg[3]_2\ => \^adc1_dgnt_mon\,
      \FSM_onehot_state_reg[4]\(4) => i_drp_control_top_n_12,
      \FSM_onehot_state_reg[4]\(3) => i_drp_control_top_n_13,
      \FSM_onehot_state_reg[4]\(2) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[4]\(1) => adc3_drp_en,
      \FSM_onehot_state_reg[4]\(0) => i_drp_control_top_n_16,
      \FSM_onehot_state_reg[4]_0\(4) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[4]_0\(3) => i_drp_control_top_n_18,
      \FSM_onehot_state_reg[4]_0\(2) => i_drp_control_top_n_19,
      \FSM_onehot_state_reg[4]_0\(1) => adc1_drp_en,
      \FSM_onehot_state_reg[4]_0\(0) => i_drp_control_top_n_21,
      \FSM_onehot_state_reg[4]_1\(4) => i_drp_control_top_n_22,
      \FSM_onehot_state_reg[4]_1\(3) => i_drp_control_top_n_23,
      \FSM_onehot_state_reg[4]_1\(2) => i_drp_control_top_n_24,
      \FSM_onehot_state_reg[4]_1\(1) => dac0_drp_en,
      \FSM_onehot_state_reg[4]_1\(0) => i_drp_control_top_n_26,
      \FSM_onehot_state_reg[4]_2\(4) => i_drp_control_top_n_27,
      \FSM_onehot_state_reg[4]_2\(3) => i_drp_control_top_n_28,
      \FSM_onehot_state_reg[4]_2\(2) => i_drp_control_top_n_29,
      \FSM_onehot_state_reg[4]_2\(1) => adc2_drp_en,
      \FSM_onehot_state_reg[4]_2\(0) => i_drp_control_top_n_31,
      \FSM_onehot_state_reg[4]_3\(4) => i_drp_control_top_n_32,
      \FSM_onehot_state_reg[4]_3\(3) => i_drp_control_top_n_33,
      \FSM_onehot_state_reg[4]_3\(2) => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[4]_3\(1) => adc0_drp_en,
      \FSM_onehot_state_reg[4]_3\(0) => i_drp_control_top_n_36,
      \FSM_onehot_state_reg[4]_4\(2) => ADC8_R2R_2048_rf_wrapper_i_n_1802,
      \FSM_onehot_state_reg[4]_4\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1803,
      \FSM_onehot_state_reg[4]_4\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1804,
      \FSM_onehot_state_reg[4]_5\(2) => ADC8_R2R_2048_rf_wrapper_i_n_1817,
      \FSM_onehot_state_reg[4]_5\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1818,
      \FSM_onehot_state_reg[4]_5\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1819,
      \FSM_onehot_state_reg[4]_6\(2) => i_axi_lite_ipif_n_37,
      \FSM_onehot_state_reg[4]_6\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1815,
      \FSM_onehot_state_reg[4]_6\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1816,
      \FSM_onehot_state_reg[4]_7\(2) => ADC8_R2R_2048_rf_wrapper_i_n_1811,
      \FSM_onehot_state_reg[4]_7\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1812,
      \FSM_onehot_state_reg[4]_7\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1813,
      \FSM_onehot_state_reg[4]_8\(2) => i_axi_lite_ipif_n_32,
      \FSM_onehot_state_reg[4]_8\(1) => ADC8_R2R_2048_rf_wrapper_i_n_1809,
      \FSM_onehot_state_reg[4]_8\(0) => ADC8_R2R_2048_rf_wrapper_i_n_1810,
      Q(4) => i_drp_control_top_n_6,
      Q(3) => i_drp_control_top_n_7,
      Q(2) => i_drp_control_top_n_8,
      Q(1) => dac1_drp_en,
      Q(0) => i_drp_control_top_n_10,
      access_type_i_4(10 downto 0) => drp_addr(10 downto 0),
      access_type_reg => i_drp_control_top_n_0,
      access_type_reg_0 => i_drp_control_top_n_1,
      access_type_reg_1 => i_drp_control_top_n_2,
      access_type_reg_10 => i_axi_lite_ipif_n_132,
      access_type_reg_11 => i_axi_lite_ipif_n_131,
      access_type_reg_2 => i_drp_control_top_n_3,
      access_type_reg_3 => i_drp_control_top_n_4,
      access_type_reg_4 => i_drp_control_top_n_5,
      access_type_reg_5 => i_axi_lite_ipif_n_54,
      access_type_reg_6 => i_axi_lite_ipif_n_135,
      access_type_reg_7 => i_axi_lite_ipif_n_129,
      access_type_reg_8 => i_axi_lite_ipif_n_134,
      access_type_reg_9 => i_axi_lite_ipif_n_133,
      adc0_dgnt_mon => \^adc0_dgnt_mon\,
      adc0_drp_rdy => adc0_drp_rdy,
      adc1_drp_rdy => adc1_drp_rdy,
      adc2_drp_rdy => adc2_drp_rdy,
      adc3_drp_rdy => adc3_drp_rdy,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      dac1_dgnt_mon => \^dac1_dgnt_mon\,
      \drp_addr_reg[0]\ => i_drp_control_top_n_41,
      \drp_addr_reg[1]\ => i_drp_control_top_n_40,
      \drp_addr_reg[3]\ => i_drp_control_top_n_39,
      \drp_addr_reg[6]\ => i_drp_control_top_n_38,
      s_axi_aclk => s_axi_aclk,
      user_dac0_drprdy => dac0_drp_rdy,
      user_dac1_drprdy => dac1_drp_rdy,
      user_drp_drdy_reg => i_drp_control_top_n_37
    );
i_register_decode: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_register_decode
     port map (
      \adc3_ref_clk_freq_reg[0]\(7 downto 0) => Bus2IP_Addr(9 downto 2),
      \bus2ip_addr_reg_reg[2]\ => i_register_decode_n_3,
      \bus2ip_addr_reg_reg[2]_0\ => i_register_decode_n_11,
      \bus2ip_addr_reg_reg[2]_1\ => i_register_decode_n_14,
      \bus2ip_addr_reg_reg[2]_2\ => i_register_decode_n_26,
      \bus2ip_addr_reg_reg[2]_3\ => i_register_decode_n_30,
      \bus2ip_addr_reg_reg[3]\ => i_register_decode_n_1,
      \bus2ip_addr_reg_reg[3]_0\ => i_register_decode_n_16,
      \bus2ip_addr_reg_reg[3]_1\ => i_register_decode_n_32,
      \bus2ip_addr_reg_reg[4]\ => i_register_decode_n_4,
      \bus2ip_addr_reg_reg[4]_0\ => i_register_decode_n_6,
      \bus2ip_addr_reg_reg[4]_1\ => i_register_decode_n_8,
      \bus2ip_addr_reg_reg[4]_10\ => i_register_decode_n_52,
      \bus2ip_addr_reg_reg[4]_2\ => i_register_decode_n_12,
      \bus2ip_addr_reg_reg[4]_3\ => i_register_decode_n_17,
      \bus2ip_addr_reg_reg[4]_4\ => i_register_decode_n_25,
      \bus2ip_addr_reg_reg[4]_5\ => i_register_decode_n_36,
      \bus2ip_addr_reg_reg[4]_6\ => i_register_decode_n_38,
      \bus2ip_addr_reg_reg[4]_7\ => i_register_decode_n_49,
      \bus2ip_addr_reg_reg[4]_8\ => i_register_decode_n_50,
      \bus2ip_addr_reg_reg[4]_9\ => i_register_decode_n_51,
      \bus2ip_addr_reg_reg[5]\ => i_register_decode_n_15,
      \bus2ip_addr_reg_reg[5]_0\ => i_register_decode_n_20,
      \bus2ip_addr_reg_reg[5]_1\ => i_register_decode_n_21,
      \bus2ip_addr_reg_reg[5]_2\ => i_register_decode_n_33,
      \bus2ip_addr_reg_reg[5]_3\ => i_register_decode_n_43,
      \bus2ip_addr_reg_reg[5]_4\ => i_register_decode_n_45,
      \bus2ip_addr_reg_reg[6]\ => i_register_decode_n_40,
      \bus2ip_addr_reg_reg[6]_0\ => i_register_decode_n_47,
      \bus2ip_addr_reg_reg[7]\ => i_register_decode_n_9,
      \bus2ip_addr_reg_reg[7]_0\ => i_register_decode_n_22,
      \bus2ip_addr_reg_reg[8]\ => i_register_decode_n_5,
      \bus2ip_addr_reg_reg[8]_0\ => i_register_decode_n_27,
      \bus2ip_addr_reg_reg[8]_1\ => i_register_decode_n_34,
      \bus2ip_addr_reg_reg[8]_2\ => i_register_decode_n_48,
      \bus2ip_addr_reg_reg[9]\ => i_register_decode_n_0,
      \bus2ip_addr_reg_reg[9]_0\ => i_register_decode_n_2,
      \bus2ip_addr_reg_reg[9]_1\ => i_register_decode_n_7,
      \bus2ip_addr_reg_reg[9]_10\ => i_register_decode_n_31,
      \bus2ip_addr_reg_reg[9]_11\ => i_register_decode_n_35,
      \bus2ip_addr_reg_reg[9]_12\ => i_register_decode_n_37,
      \bus2ip_addr_reg_reg[9]_13\ => i_register_decode_n_39,
      \bus2ip_addr_reg_reg[9]_14\ => i_register_decode_n_41,
      \bus2ip_addr_reg_reg[9]_15\ => i_register_decode_n_42,
      \bus2ip_addr_reg_reg[9]_16\ => i_register_decode_n_44,
      \bus2ip_addr_reg_reg[9]_17\ => i_register_decode_n_46,
      \bus2ip_addr_reg_reg[9]_18\ => i_register_decode_n_53,
      \bus2ip_addr_reg_reg[9]_2\ => i_register_decode_n_10,
      \bus2ip_addr_reg_reg[9]_3\ => i_register_decode_n_13,
      \bus2ip_addr_reg_reg[9]_4\ => i_register_decode_n_18,
      \bus2ip_addr_reg_reg[9]_5\ => i_register_decode_n_19,
      \bus2ip_addr_reg_reg[9]_6\ => i_register_decode_n_23,
      \bus2ip_addr_reg_reg[9]_7\ => i_register_decode_n_24,
      \bus2ip_addr_reg_reg[9]_8\ => i_register_decode_n_28,
      \bus2ip_addr_reg_reg[9]_9\ => i_register_decode_n_29
    );
master_reset_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_reset,
      Q => master_reset_reg_n_0,
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(0),
      Q => startup_delay(0),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(10),
      Q => startup_delay(10),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(11),
      Q => startup_delay(11),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(12),
      Q => startup_delay(12),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(13),
      Q => startup_delay(13),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(14),
      Q => startup_delay(14),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(15),
      Q => startup_delay(15),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(1),
      Q => startup_delay(1),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(2),
      Q => startup_delay(2),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(3),
      Q => startup_delay(3),
      S => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(4),
      Q => startup_delay(4),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(5),
      Q => startup_delay(5),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(6),
      Q => startup_delay(6),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(7),
      Q => startup_delay(7),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(8),
      Q => startup_delay(8),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
\startup_delay_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(9),
      Q => startup_delay(9),
      R => i_ADC8_R2R_2048_overvol_irq_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    adc2_clk_n : in STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m2_axis_aresetn : in STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    adc3_clk_n : in STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    m3_axis_aresetn : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m20_axis_tvalid : out STD_LOGIC;
    m20_axis_tready : in STD_LOGIC;
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tvalid : out STD_LOGIC;
    m22_axis_tready : in STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m30_axis_tvalid : out STD_LOGIC;
    m30_axis_tready : in STD_LOGIC;
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tvalid : out STD_LOGIC;
    m32_axis_tready : in STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "usp_rf_data_converter_v2_1_2,Vivado 2019.1.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_adc00_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc02_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc10_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc12_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc20_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc22_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc30_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc32_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc20_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc21_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc22_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc23_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc2_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc30_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc31_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc32_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc33_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc3_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of inst : label is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of inst : label is "3'b001";
  attribute adc00_enable : string;
  attribute adc00_enable of inst : label is "1'b1";
  attribute adc00_mixer : string;
  attribute adc00_mixer of inst : label is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of inst : label is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of inst : label is "3'b001";
  attribute adc01_enable : string;
  attribute adc01_enable of inst : label is "1'b1";
  attribute adc01_mixer : string;
  attribute adc01_mixer of inst : label is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of inst : label is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of inst : label is "3'b001";
  attribute adc02_enable : string;
  attribute adc02_enable of inst : label is "1'b1";
  attribute adc02_mixer : string;
  attribute adc02_mixer of inst : label is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of inst : label is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of inst : label is "3'b001";
  attribute adc03_enable : string;
  attribute adc03_enable of inst : label is "1'b1";
  attribute adc03_mixer : string;
  attribute adc03_mixer of inst : label is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of inst : label is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of inst : label is "3'b001";
  attribute adc10_enable : string;
  attribute adc10_enable of inst : label is "1'b1";
  attribute adc10_mixer : string;
  attribute adc10_mixer of inst : label is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of inst : label is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of inst : label is "3'b001";
  attribute adc11_enable : string;
  attribute adc11_enable of inst : label is "1'b1";
  attribute adc11_mixer : string;
  attribute adc11_mixer of inst : label is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of inst : label is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of inst : label is "3'b001";
  attribute adc12_enable : string;
  attribute adc12_enable of inst : label is "1'b1";
  attribute adc12_mixer : string;
  attribute adc12_mixer of inst : label is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of inst : label is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of inst : label is "3'b001";
  attribute adc13_enable : string;
  attribute adc13_enable of inst : label is "1'b1";
  attribute adc13_mixer : string;
  attribute adc13_mixer of inst : label is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of inst : label is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of inst : label is "3'b001";
  attribute adc20_enable : string;
  attribute adc20_enable of inst : label is "1'b1";
  attribute adc20_mixer : string;
  attribute adc20_mixer of inst : label is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of inst : label is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of inst : label is "3'b001";
  attribute adc21_enable : string;
  attribute adc21_enable of inst : label is "1'b1";
  attribute adc21_mixer : string;
  attribute adc21_mixer of inst : label is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of inst : label is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of inst : label is "3'b001";
  attribute adc22_enable : string;
  attribute adc22_enable of inst : label is "1'b1";
  attribute adc22_mixer : string;
  attribute adc22_mixer of inst : label is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of inst : label is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of inst : label is "3'b001";
  attribute adc23_enable : string;
  attribute adc23_enable of inst : label is "1'b1";
  attribute adc23_mixer : string;
  attribute adc23_mixer of inst : label is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of inst : label is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of inst : label is "3'b001";
  attribute adc30_enable : string;
  attribute adc30_enable of inst : label is "1'b1";
  attribute adc30_mixer : string;
  attribute adc30_mixer of inst : label is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of inst : label is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of inst : label is "3'b001";
  attribute adc31_enable : string;
  attribute adc31_enable of inst : label is "1'b1";
  attribute adc31_mixer : string;
  attribute adc31_mixer of inst : label is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of inst : label is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of inst : label is "3'b001";
  attribute adc32_enable : string;
  attribute adc32_enable of inst : label is "1'b1";
  attribute adc32_mixer : string;
  attribute adc32_mixer of inst : label is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of inst : label is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of inst : label is "3'b001";
  attribute adc33_enable : string;
  attribute adc33_enable of inst : label is "1'b1";
  attribute adc33_mixer : string;
  attribute adc33_mixer of inst : label is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of inst : label is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of inst : label is "1'b0";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of inst : label is "3'b000";
  attribute dac00_mixer : string;
  attribute dac00_mixer of inst : label is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of inst : label is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of inst : label is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of inst : label is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of inst : label is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of inst : label is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of inst : label is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of inst : label is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of inst : label is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of inst : label is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of inst : label is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of inst : label is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of inst : label is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of inst : label is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of inst : label is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of inst : label is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of inst : label is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of inst : label is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of inst : label is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of inst : label is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of inst : label is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of inst : label is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of inst : label is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of inst : label is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of inst : label is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of inst : label is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of inst : label is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of inst : label is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of inst : label is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of inst : label is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of inst : label is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of inst : label is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of inst : label is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of inst : label is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of inst : label is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of inst : label is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of inst : label is "1'b0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ADC8_R2R_2048_block
     port map (
      adc00_cal_frozen => NLW_inst_adc00_cal_frozen_UNCONNECTED,
      adc00_int_cal_freeze => '0',
      adc00_status(15 downto 0) => NLW_inst_adc00_status_UNCONNECTED(15 downto 0),
      adc01_status(15 downto 0) => NLW_inst_adc01_status_UNCONNECTED(15 downto 0),
      adc02_cal_frozen => NLW_inst_adc02_cal_frozen_UNCONNECTED,
      adc02_int_cal_freeze => '0',
      adc02_status(15 downto 0) => NLW_inst_adc02_status_UNCONNECTED(15 downto 0),
      adc03_status(15 downto 0) => NLW_inst_adc03_status_UNCONNECTED(15 downto 0),
      adc0_clk_n => adc0_clk_n,
      adc0_clk_p => adc0_clk_p,
      adc0_cmn_control(14 downto 0) => B"000000000000000",
      adc0_daddr_mon(11 downto 0) => NLW_inst_adc0_daddr_mon_UNCONNECTED(11 downto 0),
      adc0_den_mon => NLW_inst_adc0_den_mon_UNCONNECTED,
      adc0_dgnt_mon => NLW_inst_adc0_dgnt_mon_UNCONNECTED,
      adc0_di_mon(15 downto 0) => NLW_inst_adc0_di_mon_UNCONNECTED(15 downto 0),
      adc0_do_mon(15 downto 0) => NLW_inst_adc0_do_mon_UNCONNECTED(15 downto 0),
      adc0_done => NLW_inst_adc0_done_UNCONNECTED,
      adc0_drdy_mon => NLW_inst_adc0_drdy_mon_UNCONNECTED,
      adc0_dreq_mon => NLW_inst_adc0_dreq_mon_UNCONNECTED,
      adc0_dwe_mon => NLW_inst_adc0_dwe_mon_UNCONNECTED,
      adc0_pll_dmon => NLW_inst_adc0_pll_dmon_UNCONNECTED,
      adc0_pll_lock => NLW_inst_adc0_pll_lock_UNCONNECTED,
      adc0_powerup_state => NLW_inst_adc0_powerup_state_UNCONNECTED,
      adc0_status(3 downto 0) => NLW_inst_adc0_status_UNCONNECTED(3 downto 0),
      adc10_cal_frozen => NLW_inst_adc10_cal_frozen_UNCONNECTED,
      adc10_int_cal_freeze => '0',
      adc10_status(15 downto 0) => NLW_inst_adc10_status_UNCONNECTED(15 downto 0),
      adc11_status(15 downto 0) => NLW_inst_adc11_status_UNCONNECTED(15 downto 0),
      adc12_cal_frozen => NLW_inst_adc12_cal_frozen_UNCONNECTED,
      adc12_int_cal_freeze => '0',
      adc12_status(15 downto 0) => NLW_inst_adc12_status_UNCONNECTED(15 downto 0),
      adc13_status(15 downto 0) => NLW_inst_adc13_status_UNCONNECTED(15 downto 0),
      adc1_clk_n => adc1_clk_n,
      adc1_clk_p => adc1_clk_p,
      adc1_cmn_control(14 downto 0) => B"000000000000000",
      adc1_daddr_mon(11 downto 0) => NLW_inst_adc1_daddr_mon_UNCONNECTED(11 downto 0),
      adc1_den_mon => NLW_inst_adc1_den_mon_UNCONNECTED,
      adc1_dgnt_mon => NLW_inst_adc1_dgnt_mon_UNCONNECTED,
      adc1_di_mon(15 downto 0) => NLW_inst_adc1_di_mon_UNCONNECTED(15 downto 0),
      adc1_do_mon(15 downto 0) => NLW_inst_adc1_do_mon_UNCONNECTED(15 downto 0),
      adc1_done => NLW_inst_adc1_done_UNCONNECTED,
      adc1_drdy_mon => NLW_inst_adc1_drdy_mon_UNCONNECTED,
      adc1_dreq_mon => NLW_inst_adc1_dreq_mon_UNCONNECTED,
      adc1_dwe_mon => NLW_inst_adc1_dwe_mon_UNCONNECTED,
      adc1_pll_dmon => NLW_inst_adc1_pll_dmon_UNCONNECTED,
      adc1_pll_lock => NLW_inst_adc1_pll_lock_UNCONNECTED,
      adc1_powerup_state => NLW_inst_adc1_powerup_state_UNCONNECTED,
      adc1_status(3 downto 0) => NLW_inst_adc1_status_UNCONNECTED(3 downto 0),
      adc20_cal_frozen => NLW_inst_adc20_cal_frozen_UNCONNECTED,
      adc20_int_cal_freeze => '0',
      adc20_status(15 downto 0) => NLW_inst_adc20_status_UNCONNECTED(15 downto 0),
      adc21_status(15 downto 0) => NLW_inst_adc21_status_UNCONNECTED(15 downto 0),
      adc22_cal_frozen => NLW_inst_adc22_cal_frozen_UNCONNECTED,
      adc22_int_cal_freeze => '0',
      adc22_status(15 downto 0) => NLW_inst_adc22_status_UNCONNECTED(15 downto 0),
      adc23_status(15 downto 0) => NLW_inst_adc23_status_UNCONNECTED(15 downto 0),
      adc2_clk_n => adc2_clk_n,
      adc2_clk_p => adc2_clk_p,
      adc2_cmn_control(14 downto 0) => B"000000000000000",
      adc2_daddr_mon(11 downto 0) => NLW_inst_adc2_daddr_mon_UNCONNECTED(11 downto 0),
      adc2_den_mon => NLW_inst_adc2_den_mon_UNCONNECTED,
      adc2_dgnt_mon => NLW_inst_adc2_dgnt_mon_UNCONNECTED,
      adc2_di_mon(15 downto 0) => NLW_inst_adc2_di_mon_UNCONNECTED(15 downto 0),
      adc2_do_mon(15 downto 0) => NLW_inst_adc2_do_mon_UNCONNECTED(15 downto 0),
      adc2_done => NLW_inst_adc2_done_UNCONNECTED,
      adc2_drdy_mon => NLW_inst_adc2_drdy_mon_UNCONNECTED,
      adc2_dreq_mon => NLW_inst_adc2_dreq_mon_UNCONNECTED,
      adc2_dwe_mon => NLW_inst_adc2_dwe_mon_UNCONNECTED,
      adc2_pll_dmon => NLW_inst_adc2_pll_dmon_UNCONNECTED,
      adc2_pll_lock => NLW_inst_adc2_pll_lock_UNCONNECTED,
      adc2_powerup_state => NLW_inst_adc2_powerup_state_UNCONNECTED,
      adc2_status(3 downto 0) => NLW_inst_adc2_status_UNCONNECTED(3 downto 0),
      adc30_cal_frozen => NLW_inst_adc30_cal_frozen_UNCONNECTED,
      adc30_int_cal_freeze => '0',
      adc30_status(15 downto 0) => NLW_inst_adc30_status_UNCONNECTED(15 downto 0),
      adc31_status(15 downto 0) => NLW_inst_adc31_status_UNCONNECTED(15 downto 0),
      adc32_cal_frozen => NLW_inst_adc32_cal_frozen_UNCONNECTED,
      adc32_int_cal_freeze => '0',
      adc32_status(15 downto 0) => NLW_inst_adc32_status_UNCONNECTED(15 downto 0),
      adc33_status(15 downto 0) => NLW_inst_adc33_status_UNCONNECTED(15 downto 0),
      adc3_clk_n => adc3_clk_n,
      adc3_clk_p => adc3_clk_p,
      adc3_cmn_control(14 downto 0) => B"000000000000000",
      adc3_daddr_mon(11 downto 0) => NLW_inst_adc3_daddr_mon_UNCONNECTED(11 downto 0),
      adc3_den_mon => NLW_inst_adc3_den_mon_UNCONNECTED,
      adc3_dgnt_mon => NLW_inst_adc3_dgnt_mon_UNCONNECTED,
      adc3_di_mon(15 downto 0) => NLW_inst_adc3_di_mon_UNCONNECTED(15 downto 0),
      adc3_do_mon(15 downto 0) => NLW_inst_adc3_do_mon_UNCONNECTED(15 downto 0),
      adc3_done => NLW_inst_adc3_done_UNCONNECTED,
      adc3_drdy_mon => NLW_inst_adc3_drdy_mon_UNCONNECTED,
      adc3_dreq_mon => NLW_inst_adc3_dreq_mon_UNCONNECTED,
      adc3_dwe_mon => NLW_inst_adc3_dwe_mon_UNCONNECTED,
      adc3_pll_dmon => NLW_inst_adc3_pll_dmon_UNCONNECTED,
      adc3_pll_lock => NLW_inst_adc3_pll_lock_UNCONNECTED,
      adc3_powerup_state => NLW_inst_adc3_powerup_state_UNCONNECTED,
      adc3_status(3 downto 0) => NLW_inst_adc3_status_UNCONNECTED(3 downto 0),
      clk_adc0 => clk_adc0,
      clk_adc1 => clk_adc1,
      clk_adc2 => clk_adc2,
      clk_adc3 => clk_adc3,
      dac00_status(15 downto 0) => NLW_inst_dac00_status_UNCONNECTED(15 downto 0),
      dac01_status(15 downto 0) => NLW_inst_dac01_status_UNCONNECTED(15 downto 0),
      dac02_status(15 downto 0) => NLW_inst_dac02_status_UNCONNECTED(15 downto 0),
      dac03_status(15 downto 0) => NLW_inst_dac03_status_UNCONNECTED(15 downto 0),
      dac0_cmn_control(14 downto 0) => B"000000000000000",
      dac0_daddr_mon(11 downto 0) => NLW_inst_dac0_daddr_mon_UNCONNECTED(11 downto 0),
      dac0_den_mon => NLW_inst_dac0_den_mon_UNCONNECTED,
      dac0_dgnt_mon => NLW_inst_dac0_dgnt_mon_UNCONNECTED,
      dac0_di_mon(15 downto 0) => NLW_inst_dac0_di_mon_UNCONNECTED(15 downto 0),
      dac0_do_mon(15 downto 0) => NLW_inst_dac0_do_mon_UNCONNECTED(15 downto 0),
      dac0_done => NLW_inst_dac0_done_UNCONNECTED,
      dac0_drdy_mon => NLW_inst_dac0_drdy_mon_UNCONNECTED,
      dac0_dreq_mon => NLW_inst_dac0_dreq_mon_UNCONNECTED,
      dac0_dwe_mon => NLW_inst_dac0_dwe_mon_UNCONNECTED,
      dac0_pll_dmon => NLW_inst_dac0_pll_dmon_UNCONNECTED,
      dac0_pll_lock => NLW_inst_dac0_pll_lock_UNCONNECTED,
      dac0_powerup_state => NLW_inst_dac0_powerup_state_UNCONNECTED,
      dac0_status(3 downto 0) => NLW_inst_dac0_status_UNCONNECTED(3 downto 0),
      dac10_status(15 downto 0) => NLW_inst_dac10_status_UNCONNECTED(15 downto 0),
      dac11_status(15 downto 0) => NLW_inst_dac11_status_UNCONNECTED(15 downto 0),
      dac12_status(15 downto 0) => NLW_inst_dac12_status_UNCONNECTED(15 downto 0),
      dac13_status(15 downto 0) => NLW_inst_dac13_status_UNCONNECTED(15 downto 0),
      dac1_cmn_control(14 downto 0) => B"000000000000000",
      dac1_daddr_mon(11 downto 0) => NLW_inst_dac1_daddr_mon_UNCONNECTED(11 downto 0),
      dac1_den_mon => NLW_inst_dac1_den_mon_UNCONNECTED,
      dac1_dgnt_mon => NLW_inst_dac1_dgnt_mon_UNCONNECTED,
      dac1_di_mon(15 downto 0) => NLW_inst_dac1_di_mon_UNCONNECTED(15 downto 0),
      dac1_do_mon(15 downto 0) => NLW_inst_dac1_do_mon_UNCONNECTED(15 downto 0),
      dac1_done => NLW_inst_dac1_done_UNCONNECTED,
      dac1_drdy_mon => NLW_inst_dac1_drdy_mon_UNCONNECTED,
      dac1_dreq_mon => NLW_inst_dac1_dreq_mon_UNCONNECTED,
      dac1_dwe_mon => NLW_inst_dac1_dwe_mon_UNCONNECTED,
      dac1_pll_dmon => NLW_inst_dac1_pll_dmon_UNCONNECTED,
      dac1_pll_lock => NLW_inst_dac1_pll_lock_UNCONNECTED,
      dac1_powerup_state => NLW_inst_dac1_powerup_state_UNCONNECTED,
      dac1_status(3 downto 0) => NLW_inst_dac1_status_UNCONNECTED(3 downto 0),
      irq => irq,
      m00_axis_tdata(127 downto 0) => m00_axis_tdata(127 downto 0),
      m00_axis_tready => m00_axis_tready,
      m00_axis_tvalid => m00_axis_tvalid,
      m02_axis_tdata(127 downto 0) => m02_axis_tdata(127 downto 0),
      m02_axis_tready => m02_axis_tready,
      m02_axis_tvalid => m02_axis_tvalid,
      m0_axis_aclk => m0_axis_aclk,
      m0_axis_aresetn => m0_axis_aresetn,
      m10_axis_tdata(127 downto 0) => m10_axis_tdata(127 downto 0),
      m10_axis_tready => m10_axis_tready,
      m10_axis_tvalid => m10_axis_tvalid,
      m12_axis_tdata(127 downto 0) => m12_axis_tdata(127 downto 0),
      m12_axis_tready => m12_axis_tready,
      m12_axis_tvalid => m12_axis_tvalid,
      m1_axis_aclk => m1_axis_aclk,
      m1_axis_aresetn => m1_axis_aresetn,
      m20_axis_tdata(127 downto 0) => m20_axis_tdata(127 downto 0),
      m20_axis_tready => m20_axis_tready,
      m20_axis_tvalid => m20_axis_tvalid,
      m22_axis_tdata(127 downto 0) => m22_axis_tdata(127 downto 0),
      m22_axis_tready => m22_axis_tready,
      m22_axis_tvalid => m22_axis_tvalid,
      m2_axis_aclk => m2_axis_aclk,
      m2_axis_aresetn => m2_axis_aresetn,
      m30_axis_tdata(127 downto 0) => m30_axis_tdata(127 downto 0),
      m30_axis_tready => m30_axis_tready,
      m30_axis_tvalid => m30_axis_tvalid,
      m32_axis_tdata(127 downto 0) => m32_axis_tdata(127 downto 0),
      m32_axis_tready => m32_axis_tready,
      m32_axis_tvalid => m32_axis_tvalid,
      m3_axis_aclk => m3_axis_aclk,
      m3_axis_aresetn => m3_axis_aresetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(17 downto 0) => s_axi_araddr(17 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(17 downto 0) => s_axi_awaddr(17 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      vin0_01_n => vin0_01_n,
      vin0_01_p => vin0_01_p,
      vin0_23_n => vin0_23_n,
      vin0_23_p => vin0_23_p,
      vin1_01_n => vin1_01_n,
      vin1_01_p => vin1_01_p,
      vin1_23_n => vin1_23_n,
      vin1_23_p => vin1_23_p,
      vin2_01_n => vin2_01_n,
      vin2_01_p => vin2_01_p,
      vin2_23_n => vin2_23_n,
      vin2_23_p => vin2_23_p,
      vin3_01_n => vin3_01_n,
      vin3_01_p => vin3_01_p,
      vin3_23_n => vin3_23_n,
      vin3_23_p => vin3_23_p
    );
end STRUCTURE;
