// Seed: 1990655873
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  genvar id_4;
  assign id_2 = id_4;
  assign {-1, 1, id_1, 1} = id_4;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7
    , id_18, id_19,
    input uwire id_8,
    input wor id_9
    , id_20,
    input wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15,
    input wire id_16
);
  assign id_1 = id_15 ? 1 : -1 ? id_18 : id_13;
  always @(negedge -1 & 1'b0) if (1) id_1 = id_2;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_4
  );
  wire [1 : -1] id_21;
endmodule
