theory memcmp_Why3_ide_VCmemcmp_loop_inv_2_preserved_goal4
  imports "NTP4Verif.NTP4Verif" "Why3STD.Qed_Qed" "../../lib/isabelle/Axiomatic3_Axiomatic3" "Why3STD.Memory_Memory" "Why3STD.Cint_Cint" "../../lib/isabelle/Compound_Compound"
begin
theorem goal4:
  fixes t_1 :: "addr \<Rightarrow> int"
  fixes a_24 :: "addr"
  fixes a_23 :: "addr"
  fixes a_16 :: "addr"
  fixes i :: "int"
  fixes a_5 :: "addr"
  fixes a_4 :: "addr"
  fixes a_3 :: "addr"
  fixes a_2 :: "addr"
  fixes a_11 :: "addr"
  fixes a_10 :: "addr"
  fixes a_9 :: "addr"
  fixes a_8 :: "addr"
  fixes a_15 :: "addr"
  fixes a_14 :: "addr"
  fixes a_25 :: "addr"
  fixes a_26 :: "addr"
  fixes t :: "int \<Rightarrow> int"
  fixes a_17 :: "addr"
  fixes a_19 :: "addr"
  fixes a :: "addr"
  fixes a_1 :: "addr"
  fixes a_6 :: "addr"
  fixes a_7 :: "addr"
  fixes a_18 :: "addr"
  fixes a_20 :: "addr"
  fixes a_13 :: "addr"
  fixes a_12 :: "addr"
  fixes a_21 :: "addr"
  fixes a_22 :: "addr"
  shows "let x :: int = t_1 a_24; x_1 :: int = t_1 a_23; x_2 :: int = offset a_23; x_3 :: int = offset a_16; x_4 :: int = i + x_2 - x_3; a_27 :: addr = shift a_24 (1 :: int) in x = x_1 \<longrightarrow> (base a_5 = base a_4 \<longleftrightarrow> base a_3 = base a_2) \<longrightarrow> (base a_11 = base a_10 \<longleftrightarrow> base a_9 = base a_8) \<longrightarrow> offset a_15 + offset a_24 = offset a_14 + x_2 \<longrightarrow> (0 :: int) < i \<longrightarrow> (0 :: int) \<le> i \<longrightarrow> x_3 \<le> x_2 \<longrightarrow> region (base a_25) \<le> (0 :: int) \<longrightarrow> region (base a_26) \<le> (0 :: int) \<longrightarrow> linked t \<longrightarrow> is_uint64 i \<longrightarrow> addr_le a_17 a_23 \<longrightarrow> addr_le a_19 a_24 \<longrightarrow> is_uint8 x_1 \<longrightarrow> is_uint8 x \<longrightarrow> is_uint64 x_4 \<longrightarrow> valid_rd t (shift a (0 :: int)) x_4 \<longrightarrow> valid_rd t (shift a_1 (0 :: int)) x_4 \<longrightarrow> valid_rd t (shift a_6 (0 :: int)) x_4 \<longrightarrow> valid_rd t (shift a_7 (0 :: int)) x_4 \<longrightarrow> addr_le a_23 (shift a_18 x_4) \<longrightarrow> addr_le a_24 (shift a_20 x_4) \<longrightarrow> (\<forall>(i_1 :: int). (0 :: int) \<le> i_1 \<longrightarrow> i_1 + x_3 < x_2 \<longrightarrow> t_1 (shift a_13 i_1) = t_1 (shift a_12 i_1)) \<longrightarrow> addr_le a_21 a_27 \<and> addr_le a_27 (shift a_22 x_4)"
  sorry
end
