//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2_
.const .align 8 .b8 box_min[24];
.const .align 8 .b8 box_max[24];
.const .align 8 .b8 x[24];
.const .align 8 .f64 sigt;
.const .align 4 .u32 vSize;

.visible .entry _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2_(
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_0,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_1,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_2,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_3,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_4,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_5,
	.param .u64 _Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_6
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<37>;
	.reg .f64 	%fd<153>;
	.reg .b64 	%rd<26>;


	ld.param.u64 	%rd1, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_0];
	ld.param.u64 	%rd2, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_1];
	ld.param.u64 	%rd3, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_2];
	ld.param.u64 	%rd4, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_3];
	ld.param.u64 	%rd5, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_4];
	ld.param.u64 	%rd6, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_5];
	ld.param.u64 	%rd7, [_Z15evalphaseattGPUP7double2PKdS2_S2_S2_S2_S2__param_6];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	ld.const.u32 	%r8, [vSize];
	setp.ge.s32	%p1, %r1, %r8;
	@%p1 bra 	BB0_20;

	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 8;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f64 	%fd1, [%rd10];
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.f64 	%fd2, [%rd12];
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd9;
	ld.global.f64 	%fd3, [%rd14];
	cvta.to.global.u64 	%rd15, %rd5;
	add.s64 	%rd16, %rd15, %rd9;
	cvta.to.global.u64 	%rd17, %rd6;
	add.s64 	%rd18, %rd17, %rd9;
	ld.global.f64 	%fd4, [%rd18];
	cvta.to.global.u64 	%rd19, %rd7;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.f64 	%fd5, [%rd20];
	ld.global.f64 	%fd46, [%rd16];
	setp.gtu.f64	%p2, %fd46, 0d0000000000000000;
	abs.f64 	%fd6, %fd46;
	@%p2 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	ld.const.f64 	%fd48, [box_max];
	ld.const.f64 	%fd142, [x];
	sub.f64 	%fd143, %fd48, %fd142;
	bra.uni 	BB0_4;

BB0_2:
	ld.const.f64 	%fd142, [x];
	ld.const.f64 	%fd47, [box_min];
	sub.f64 	%fd143, %fd142, %fd47;

BB0_4:
	div.rn.f64 	%fd13, %fd143, %fd6;
	abs.f64 	%fd14, %fd4;
	setp.gtu.f64	%p3, %fd4, 0d0000000000000000;
	@%p3 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	ld.const.f64 	%fd50, [box_max+8];
	ld.const.f64 	%fd144, [x+8];
	sub.f64 	%fd145, %fd50, %fd144;
	bra.uni 	BB0_7;

BB0_5:
	ld.const.f64 	%fd144, [x+8];
	ld.const.f64 	%fd49, [box_min+8];
	sub.f64 	%fd145, %fd144, %fd49;

BB0_7:
	div.rn.f64 	%fd21, %fd145, %fd14;
	abs.f64 	%fd22, %fd5;
	setp.gtu.f64	%p4, %fd5, 0d0000000000000000;
	@%p4 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	ld.const.f64 	%fd52, [box_max+16];
	ld.const.f64 	%fd146, [x+16];
	sub.f64 	%fd147, %fd52, %fd146;
	bra.uni 	BB0_10;

BB0_8:
	ld.const.f64 	%fd146, [x+16];
	ld.const.f64 	%fd51, [box_min+16];
	sub.f64 	%fd147, %fd146, %fd51;

BB0_10:
	min.f64 	%fd53, %fd13, %fd21;
	div.rn.f64 	%fd54, %fd147, %fd22;
	min.f64 	%fd55, %fd53, %fd54;
	mul.f64 	%fd56, %fd3, %fd146;
	fma.rn.f64 	%fd57, %fd2, %fd144, %fd56;
	fma.rn.f64 	%fd58, %fd1, %fd142, %fd57;
	mul.f64 	%fd149, %fd58, 0dC000000000000000;
	ld.const.f64 	%fd59, [sigt];
	mul.f64 	%fd30, %fd55, %fd59;
	neg.f64 	%fd60, %fd30;
	mov.f64 	%fd61, 0d4338000000000000;
	mov.f64 	%fd62, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd63, %fd60, %fd62, %fd61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd63;
	}
	mov.f64 	%fd64, 0dC338000000000000;
	add.rn.f64 	%fd65, %fd63, %fd64;
	mov.f64 	%fd66, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd67, %fd65, %fd66, %fd60;
	mov.f64 	%fd68, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd69, %fd65, %fd68, %fd67;
	mov.f64 	%fd70, 0d3E928AF3FCA213EA;
	mov.f64 	%fd71, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd72, %fd71, %fd69, %fd70;
	mov.f64 	%fd73, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd74, %fd72, %fd69, %fd73;
	mov.f64 	%fd75, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd76, %fd74, %fd69, %fd75;
	mov.f64 	%fd77, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd78, %fd76, %fd69, %fd77;
	mov.f64 	%fd79, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd80, %fd78, %fd69, %fd79;
	mov.f64 	%fd81, 0d3F81111111122322;
	fma.rn.f64 	%fd82, %fd80, %fd69, %fd81;
	mov.f64 	%fd83, 0d3FA55555555502A1;
	fma.rn.f64 	%fd84, %fd82, %fd69, %fd83;
	mov.f64 	%fd85, 0d3FC5555555555511;
	fma.rn.f64 	%fd86, %fd84, %fd69, %fd85;
	mov.f64 	%fd87, 0d3FE000000000000B;
	fma.rn.f64 	%fd88, %fd86, %fd69, %fd87;
	mov.f64 	%fd89, 0d3FF0000000000000;
	fma.rn.f64 	%fd90, %fd88, %fd69, %fd89;
	fma.rn.f64 	%fd91, %fd90, %fd69, %fd89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd91;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd91;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd148, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd60;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB0_13;

	setp.gt.f64	%p6, %fd30, 0d8000000000000000;
	mov.f64 	%fd92, 0d7FF0000000000000;
	sub.f64 	%fd93, %fd92, %fd30;
	selp.f64	%fd148, 0d0000000000000000, %fd93, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB0_13;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd94, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd95, {%r20, %r19};
	mul.f64 	%fd148, %fd94, %fd95;

BB0_13:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd149;
	}
	add.s32 	%r22, %r21, %r21;
	setp.lt.u32	%p8, %r22, -2038431743;
	@%p8 bra 	BB0_15;

	mov.f64 	%fd96, 0d0000000000000000;
	mul.rn.f64 	%fd149, %fd149, %fd96;

BB0_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd149;
	}
	add.s32 	%r24, %r23, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd149;
	}
	mov.b64 	%fd97, {%r25, %r24};
	cvt.rni.f64.f64	%fd98, %fd97;
	cvt.rzi.s64.f64	%rd21, %fd98;
	cvt.u32.u64	%r26, %rd21;
	neg.f64 	%fd99, %fd98;
	mov.f64 	%fd100, 0d3FE0000000000000;
	fma.rn.f64 	%fd101, %fd99, %fd100, %fd149;
	mul.f64 	%fd102, %fd101, 0d3CA1A62633145C07;
	mov.f64 	%fd103, 0d400921FB54442D18;
	fma.rn.f64 	%fd104, %fd101, %fd103, %fd102;
	mul.rn.f64 	%fd105, %fd104, %fd104;
	mov.f64 	%fd106, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd107, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd108, %fd107, %fd105, %fd106;
	mov.f64 	%fd109, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd110, %fd108, %fd105, %fd109;
	mov.f64 	%fd111, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd112, %fd110, %fd105, %fd111;
	mov.f64 	%fd113, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd114, %fd112, %fd105, %fd113;
	mov.f64 	%fd115, 0d3FA5555555555551;
	fma.rn.f64 	%fd116, %fd114, %fd105, %fd115;
	mov.f64 	%fd117, 0dBFE0000000000000;
	fma.rn.f64 	%fd118, %fd116, %fd105, %fd117;
	fma.rn.f64 	%fd120, %fd118, %fd105, %fd89;
	mov.f64 	%fd121, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd122, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd123, %fd122, %fd105, %fd121;
	mov.f64 	%fd124, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd125, %fd123, %fd105, %fd124;
	mov.f64 	%fd126, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd127, %fd125, %fd105, %fd126;
	mov.f64 	%fd128, 0d3F81111111110818;
	fma.rn.f64 	%fd129, %fd127, %fd105, %fd128;
	mov.f64 	%fd130, 0dBFC5555555555554;
	fma.rn.f64 	%fd131, %fd129, %fd105, %fd130;
	mov.f64 	%fd132, 0d0000000000000000;
	fma.rn.f64 	%fd133, %fd131, %fd105, %fd132;
	fma.rn.f64 	%fd134, %fd133, %fd104, %fd104;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd134;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd134;
	}
	xor.b32  	%r29, %r27, -2147483648;
	mov.b64 	%fd135, {%r28, %r29};
	and.b64  	%rd22, %rd21, 1;
	setp.eq.b64	%p9, %rd22, 1;
	not.pred 	%p10, %p9;
	selp.f64	%fd150, %fd120, %fd135, %p10;
	selp.f64	%fd152, %fd134, %fd120, %p10;
	and.b32  	%r30, %r26, 2;
	setp.eq.s32	%p11, %r30, 0;
	@%p11 bra 	BB0_17;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd152;
	}
	xor.b32  	%r32, %r31, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd152;
	}
	mov.b64 	%fd152, {%r33, %r32};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd150;
	}
	xor.b32  	%r35, %r34, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd150;
	}
	mov.b64 	%fd150, {%r36, %r35};

BB0_17:
	fma.rn.f64 	%fd43, %fd150, %fd89, %fd132;
	cvt.rzi.f64.f64	%fd138, %fd149;
	setp.neu.f64	%p12, %fd149, %fd138;
	@%p12 bra 	BB0_19;

	mul.rn.f64 	%fd152, %fd149, %fd132;

BB0_19:
	cvta.to.global.u64 	%rd23, %rd1;
	mul.wide.s32 	%rd24, %r1, 16;
	add.s64 	%rd25, %rd23, %rd24;
	mul.f64 	%fd140, %fd148, %fd152;
	mul.f64 	%fd141, %fd148, %fd43;
	st.global.v2.f64 	[%rd25], {%fd141, %fd140};

BB0_20:
	ret;
}


