[
	{
		"original_line": "just_finished=1;", 
		"bug_line": "just_finished=1",
		"error_description": "Missing semicolon at end of assignment statement. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "         tnext_high = tnext_high + tsettle;", 
		"bug_line": "         tnext_high = tnext_high tsettle;",
		"error_description": "Missing operator between 'tnext_high' and 'tsettle'"
	},
	{
		"original_line": "         bucket[(code_val[i])] = bucket[(code_val[i])] + 1;", 
		"bug_line": "         bucket[(code_val[i])] = bucket[(code_val[i])] + 1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "         code_val[conv] = 0;", 
		"bug_line": "         code_val[conv = 0;",
		"error_description": "Missing closing bracket ']' in array index. The expression 'conv = 0' is incorrectly placed inside the index brackets without proper termination."
	},
	{
		"original_line": "   integer i;", 
		"bug_line": "   integer i",
		"error_description": "Missing semicolon at the end of the integer declaration. This causes a syntax error as the following 'real' declaration becomes unparsable without proper statement termination."
	},
	{
		"original_line": "   real vclk_val;", 
		"bug_line": "   reel vclk_val;",
		"error_description": "Misspelled keyword 'real' as 'reel' which is not a valid VerilogA data type"
	},
	{
		"original_line": "      if (just_finished) begin  // calculate the dnl function", 
		"bug_line": "      if (just_finished begin  // calculate the dnl function",
		"error_description": "Missing closing parenthesis ')' in conditional expression"
	},
	{
		"original_line": "tnext_low = tsettle;", 
		"bug_line": "tnext_low = tsettle",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "         for (i=0; i < `NUM_OF_CODES; i = i + 1) begin", 
		"bug_line": "         for (i=0; i < `NUM_OF_CODES i = i + 1) begin",
		"error_description": "Missing semicolon between condition and increment in for-loop declaration"
	},
	{
		"original_line": "   real tnext_high;", 
		"bug_line": "   real tnext_high",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as the following 'real' keyword becomes unexpected after the identifier."
	},
	{
		"original_line": "dnl[i] = width[i] - 1;", 
		"bug_line": "dnl[i] = width[i] - 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'if' becomes part of an invalid expression."
	},
	{
		"original_line": "vclk_val   = vlogic_high;", 
		"bug_line": "vclk_val   = vlogic_high",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "         tnext_high = tnext_high + tsettle;", 
		"bug_line": "         tnext_high = tnext_high ++ tsettle;",
		"error_description": "Invalid use of '++' operator instead of '+' for addition. The '++' operator doesn't exist in VerilogA and causes a syntax error."
	},
	{
		"original_line": "code_val[conv] = 0;", 
		"bug_line": "code_val[conv] = 0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "   real vout_val;", 
		"bug_line": "   reel vout_val;",
		"error_description": "Misspelled keyword 'real' as invalid 'reel' causing undefined data type error"
	},
	{
		"original_line": "integer conv;	// conversion number", 
		"bug_line": "integer conv	// conversion number",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declarations."
	},
	{
		"original_line": "parameter integer log_to_file = 0;", 
		"bug_line": "parameter integer log_to_file 0;",
		"error_description": "Missing assignment operator '=' between parameter identifier and its default value"
	},
	{
		"original_line": "         vtrans = vlogic_high/2;", 
		"bug_line": "         vtrans = vlogic_high/(2;",
		"error_description": "Unmatched parentheses in expression: missing closing parenthesis for the division operation."
	},
	{
		"original_line": "parameter real vstart=0.0;", 
		"bug_line": "parameter real vstart=0.0",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all parameter statements to be terminated with a semicolon."
	},
	{
		"original_line": "   real tnext_high;", 
		"bug_line": "   real tnext_high",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	}
]