#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d348223e60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d3482c1d10_0 .net "PC", 31 0, v000001d34825da70_0;  1 drivers
v000001d3482c0550_0 .var "clk", 0 0;
v000001d3482c0b90_0 .net "clkout", 0 0, L_000001d34830a150;  1 drivers
v000001d3482c0230_0 .net "cycles_consumed", 31 0, v000001d3482bd530_0;  1 drivers
v000001d3482c07d0_0 .var "rst", 0 0;
S_000001d3481c6490 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001d348223e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d348242950 .param/l "RType" 0 4 2, C4<000000>;
P_000001d348242988 .param/l "add" 0 4 5, C4<100000>;
P_000001d3482429c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d3482429f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d348242a30 .param/l "and_" 0 4 5, C4<100100>;
P_000001d348242a68 .param/l "andi" 0 4 8, C4<001100>;
P_000001d348242aa0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d348242ad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d348242b10 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d348242b48 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d348242b80 .param/l "j" 0 4 12, C4<000010>;
P_000001d348242bb8 .param/l "jal" 0 4 12, C4<000011>;
P_000001d348242bf0 .param/l "jr" 0 4 6, C4<001000>;
P_000001d348242c28 .param/l "lw" 0 4 8, C4<100011>;
P_000001d348242c60 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d348242c98 .param/l "or_" 0 4 5, C4<100101>;
P_000001d348242cd0 .param/l "ori" 0 4 8, C4<001101>;
P_000001d348242d08 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d348242d40 .param/l "sll" 0 4 6, C4<000000>;
P_000001d348242d78 .param/l "slt" 0 4 5, C4<101010>;
P_000001d348242db0 .param/l "slti" 0 4 8, C4<101010>;
P_000001d348242de8 .param/l "srl" 0 4 6, C4<000010>;
P_000001d348242e20 .param/l "sub" 0 4 5, C4<100010>;
P_000001d348242e58 .param/l "subu" 0 4 5, C4<100011>;
P_000001d348242e90 .param/l "sw" 0 4 8, C4<101011>;
P_000001d348242ec8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d348242f00 .param/l "xori" 0 4 8, C4<001110>;
L_000001d3482077c0 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a2a0 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830af50 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830abd0 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a770 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a5b0 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a540 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a460 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a150 .functor OR 1, v000001d3482c0550_0, v000001d348227f20_0, C4<0>, C4<0>;
L_000001d34830a930 .functor OR 1, L_000001d3482c11d0, L_000001d3482c02d0, C4<0>, C4<0>;
L_000001d34830ac40 .functor AND 1, L_000001d3482c0e10, L_000001d3482c0f50, C4<1>, C4<1>;
L_000001d34830a690 .functor NOT 1, v000001d3482c07d0_0, C4<0>, C4<0>, C4<0>;
L_000001d34830a8c0 .functor OR 1, L_000001d34831df00, L_000001d34831e220, C4<0>, C4<0>;
L_000001d34830aaf0 .functor OR 1, L_000001d34830a8c0, L_000001d34831eea0, C4<0>, C4<0>;
L_000001d34830a620 .functor OR 1, L_000001d34831d1e0, L_000001d34831d5a0, C4<0>, C4<0>;
L_000001d34830a700 .functor AND 1, L_000001d34831e040, L_000001d34830a620, C4<1>, C4<1>;
L_000001d34830a070 .functor OR 1, L_000001d34831d3c0, L_000001d34831d500, C4<0>, C4<0>;
L_000001d34830a7e0 .functor AND 1, L_000001d34831da00, L_000001d34830a070, C4<1>, C4<1>;
L_000001d34830a0e0 .functor NOT 1, L_000001d34830a150, C4<0>, C4<0>, C4<0>;
v000001d34825cfd0_0 .net "ALUOp", 3 0, v000001d348227b60_0;  1 drivers
v000001d34825c670_0 .net "ALUResult", 31 0, v000001d3482b87f0_0;  1 drivers
v000001d34825c530_0 .net "ALUSrc", 0 0, v000001d348226d00_0;  1 drivers
v000001d34825d390_0 .net "ALUin2", 31 0, L_000001d34831d140;  1 drivers
v000001d34825c8f0_0 .net "MemReadEn", 0 0, v000001d348227c00_0;  1 drivers
v000001d34825c170_0 .net "MemWriteEn", 0 0, v000001d348227d40_0;  1 drivers
v000001d34825c990_0 .net "MemtoReg", 0 0, v000001d348226b20_0;  1 drivers
v000001d34825cd50_0 .net "PC", 31 0, v000001d34825da70_0;  alias, 1 drivers
v000001d34825cc10_0 .net "PCPlus1", 31 0, L_000001d3482c0eb0;  1 drivers
v000001d34825d6b0_0 .net "PCsrc", 1 0, v000001d3482b8bb0_0;  1 drivers
v000001d34825ca30_0 .net "RegDst", 0 0, v000001d348227160_0;  1 drivers
v000001d34825ccb0_0 .net "RegWriteEn", 0 0, v000001d348226940_0;  1 drivers
v000001d34825c210_0 .net "WriteRegister", 4 0, L_000001d34831d960;  1 drivers
v000001d34825c7b0_0 .net *"_ivl_0", 0 0, L_000001d3482077c0;  1 drivers
L_000001d3482c2060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d34825c490_0 .net/2u *"_ivl_10", 4 0, L_000001d3482c2060;  1 drivers
L_000001d3482c2450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34825d1b0_0 .net *"_ivl_101", 15 0, L_000001d3482c2450;  1 drivers
v000001d34825cdf0_0 .net *"_ivl_102", 31 0, L_000001d3482c0410;  1 drivers
L_000001d3482c2498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34825db10_0 .net *"_ivl_105", 25 0, L_000001d3482c2498;  1 drivers
L_000001d3482c24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34825d930_0 .net/2u *"_ivl_106", 31 0, L_000001d3482c24e0;  1 drivers
v000001d34825ce90_0 .net *"_ivl_108", 0 0, L_000001d3482c0e10;  1 drivers
L_000001d3482c2528 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d34825c2b0_0 .net/2u *"_ivl_110", 5 0, L_000001d3482c2528;  1 drivers
v000001d34825c850_0 .net *"_ivl_112", 0 0, L_000001d3482c0f50;  1 drivers
v000001d34825cad0_0 .net *"_ivl_115", 0 0, L_000001d34830ac40;  1 drivers
v000001d34825cf30_0 .net *"_ivl_116", 47 0, L_000001d3482c0ff0;  1 drivers
L_000001d3482c2570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34825d750_0 .net *"_ivl_119", 15 0, L_000001d3482c2570;  1 drivers
L_000001d3482c20a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d34825d070_0 .net/2u *"_ivl_12", 5 0, L_000001d3482c20a8;  1 drivers
v000001d34825c710_0 .net *"_ivl_120", 47 0, L_000001d3482c1270;  1 drivers
L_000001d3482c25b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d34825d110_0 .net *"_ivl_123", 15 0, L_000001d3482c25b8;  1 drivers
v000001d34825d250_0 .net *"_ivl_125", 0 0, L_000001d3482c1310;  1 drivers
v000001d34825d2f0_0 .net *"_ivl_126", 31 0, L_000001d3482c1450;  1 drivers
v000001d34825d7f0_0 .net *"_ivl_128", 47 0, L_000001d3482c14f0;  1 drivers
v000001d34825c350_0 .net *"_ivl_130", 47 0, L_000001d3482c1630;  1 drivers
v000001d34825c5d0_0 .net *"_ivl_132", 47 0, L_000001d3482c16d0;  1 drivers
v000001d34825d430_0 .net *"_ivl_134", 47 0, L_000001d3482c1770;  1 drivers
L_000001d3482c2600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d34825d4d0_0 .net/2u *"_ivl_138", 1 0, L_000001d3482c2600;  1 drivers
v000001d34825d570_0 .net *"_ivl_14", 0 0, L_000001d3482c05f0;  1 drivers
v000001d34825d9d0_0 .net *"_ivl_140", 0 0, L_000001d3482c1950;  1 drivers
L_000001d3482c2648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d34825dbb0_0 .net/2u *"_ivl_142", 1 0, L_000001d3482c2648;  1 drivers
v000001d34825dc50_0 .net *"_ivl_144", 0 0, L_000001d3482c19f0;  1 drivers
L_000001d3482c2690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d34825dcf0_0 .net/2u *"_ivl_146", 1 0, L_000001d3482c2690;  1 drivers
v000001d34825dd90_0 .net *"_ivl_148", 0 0, L_000001d34831e5e0;  1 drivers
L_000001d3482c26d8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d34825de30_0 .net/2u *"_ivl_150", 31 0, L_000001d3482c26d8;  1 drivers
L_000001d3482c2720 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d34825c0d0_0 .net/2u *"_ivl_152", 31 0, L_000001d3482c2720;  1 drivers
v000001d34825c030_0 .net *"_ivl_154", 31 0, L_000001d34831e2c0;  1 drivers
v000001d34825c3f0_0 .net *"_ivl_156", 31 0, L_000001d34831d280;  1 drivers
L_000001d3482c20f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d3482bc920_0 .net/2u *"_ivl_16", 4 0, L_000001d3482c20f0;  1 drivers
v000001d3482bbac0_0 .net *"_ivl_160", 0 0, L_000001d34830a690;  1 drivers
L_000001d3482c27b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bc100_0 .net/2u *"_ivl_162", 31 0, L_000001d3482c27b0;  1 drivers
L_000001d3482c2888 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d3482bbf20_0 .net/2u *"_ivl_166", 5 0, L_000001d3482c2888;  1 drivers
v000001d3482bc740_0 .net *"_ivl_168", 0 0, L_000001d34831df00;  1 drivers
L_000001d3482c28d0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d3482bc2e0_0 .net/2u *"_ivl_170", 5 0, L_000001d3482c28d0;  1 drivers
v000001d3482bb660_0 .net *"_ivl_172", 0 0, L_000001d34831e220;  1 drivers
v000001d3482bb340_0 .net *"_ivl_175", 0 0, L_000001d34830a8c0;  1 drivers
L_000001d3482c2918 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d3482bce20_0 .net/2u *"_ivl_176", 5 0, L_000001d3482c2918;  1 drivers
v000001d3482bc600_0 .net *"_ivl_178", 0 0, L_000001d34831eea0;  1 drivers
v000001d3482bbb60_0 .net *"_ivl_181", 0 0, L_000001d34830aaf0;  1 drivers
L_000001d3482c2960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bca60_0 .net/2u *"_ivl_182", 15 0, L_000001d3482c2960;  1 drivers
v000001d3482bb5c0_0 .net *"_ivl_184", 31 0, L_000001d34831d640;  1 drivers
v000001d3482bc380_0 .net *"_ivl_187", 0 0, L_000001d34831ea40;  1 drivers
v000001d3482bbfc0_0 .net *"_ivl_188", 15 0, L_000001d34831e360;  1 drivers
v000001d3482bcec0_0 .net *"_ivl_19", 4 0, L_000001d3482c1ef0;  1 drivers
v000001d3482bb700_0 .net *"_ivl_190", 31 0, L_000001d34831d0a0;  1 drivers
v000001d3482bcd80_0 .net *"_ivl_194", 31 0, L_000001d34831dfa0;  1 drivers
L_000001d3482c29a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bc1a0_0 .net *"_ivl_197", 25 0, L_000001d3482c29a8;  1 drivers
L_000001d3482c29f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bcb00_0 .net/2u *"_ivl_198", 31 0, L_000001d3482c29f0;  1 drivers
L_000001d3482c2018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bb480_0 .net/2u *"_ivl_2", 5 0, L_000001d3482c2018;  1 drivers
v000001d3482bb8e0_0 .net *"_ivl_20", 4 0, L_000001d3482c0690;  1 drivers
v000001d3482bcba0_0 .net *"_ivl_200", 0 0, L_000001d34831e040;  1 drivers
L_000001d3482c2a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bbc00_0 .net/2u *"_ivl_202", 5 0, L_000001d3482c2a38;  1 drivers
v000001d3482bcce0_0 .net *"_ivl_204", 0 0, L_000001d34831d1e0;  1 drivers
L_000001d3482c2a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d3482bb980_0 .net/2u *"_ivl_206", 5 0, L_000001d3482c2a80;  1 drivers
v000001d3482bbde0_0 .net *"_ivl_208", 0 0, L_000001d34831d5a0;  1 drivers
v000001d3482bc420_0 .net *"_ivl_211", 0 0, L_000001d34830a620;  1 drivers
v000001d3482bb160_0 .net *"_ivl_213", 0 0, L_000001d34830a700;  1 drivers
L_000001d3482c2ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d3482bb7a0_0 .net/2u *"_ivl_214", 5 0, L_000001d3482c2ac8;  1 drivers
v000001d3482bb520_0 .net *"_ivl_216", 0 0, L_000001d34831e180;  1 drivers
L_000001d3482c2b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d3482bb200_0 .net/2u *"_ivl_218", 31 0, L_000001d3482c2b10;  1 drivers
v000001d3482bcc40_0 .net *"_ivl_220", 31 0, L_000001d34831ec20;  1 drivers
v000001d3482bb2a0_0 .net *"_ivl_224", 31 0, L_000001d34831e400;  1 drivers
L_000001d3482c2b58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bb020_0 .net *"_ivl_227", 25 0, L_000001d3482c2b58;  1 drivers
L_000001d3482c2ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bb0c0_0 .net/2u *"_ivl_228", 31 0, L_000001d3482c2ba0;  1 drivers
v000001d3482bc4c0_0 .net *"_ivl_230", 0 0, L_000001d34831da00;  1 drivers
L_000001d3482c2be8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bbca0_0 .net/2u *"_ivl_232", 5 0, L_000001d3482c2be8;  1 drivers
v000001d3482bc7e0_0 .net *"_ivl_234", 0 0, L_000001d34831d3c0;  1 drivers
L_000001d3482c2c30 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d3482bb840_0 .net/2u *"_ivl_236", 5 0, L_000001d3482c2c30;  1 drivers
v000001d3482bc880_0 .net *"_ivl_238", 0 0, L_000001d34831d500;  1 drivers
v000001d3482bba20_0 .net *"_ivl_24", 0 0, L_000001d34830af50;  1 drivers
v000001d3482bb3e0_0 .net *"_ivl_241", 0 0, L_000001d34830a070;  1 drivers
v000001d3482bc560_0 .net *"_ivl_243", 0 0, L_000001d34830a7e0;  1 drivers
L_000001d3482c2c78 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d3482bbd40_0 .net/2u *"_ivl_244", 5 0, L_000001d3482c2c78;  1 drivers
v000001d3482bbe80_0 .net *"_ivl_246", 0 0, L_000001d34831daa0;  1 drivers
v000001d3482bc060_0 .net *"_ivl_248", 31 0, L_000001d34831db40;  1 drivers
L_000001d3482c2138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d3482bc240_0 .net/2u *"_ivl_26", 4 0, L_000001d3482c2138;  1 drivers
v000001d3482bc6a0_0 .net *"_ivl_29", 4 0, L_000001d3482c1bd0;  1 drivers
v000001d3482bc9c0_0 .net *"_ivl_32", 0 0, L_000001d34830abd0;  1 drivers
L_000001d3482c2180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d3482beed0_0 .net/2u *"_ivl_34", 4 0, L_000001d3482c2180;  1 drivers
v000001d3482bdfd0_0 .net *"_ivl_37", 4 0, L_000001d3482c18b0;  1 drivers
v000001d3482bd850_0 .net *"_ivl_40", 0 0, L_000001d34830a770;  1 drivers
L_000001d3482c21c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bdad0_0 .net/2u *"_ivl_42", 15 0, L_000001d3482c21c8;  1 drivers
v000001d3482bec50_0 .net *"_ivl_45", 15 0, L_000001d3482c09b0;  1 drivers
v000001d3482bd8f0_0 .net *"_ivl_48", 0 0, L_000001d34830a5b0;  1 drivers
v000001d3482bd0d0_0 .net *"_ivl_5", 5 0, L_000001d3482c1a90;  1 drivers
L_000001d3482c2210 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bda30_0 .net/2u *"_ivl_50", 36 0, L_000001d3482c2210;  1 drivers
L_000001d3482c2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bd170_0 .net/2u *"_ivl_52", 31 0, L_000001d3482c2258;  1 drivers
v000001d3482be070_0 .net *"_ivl_55", 4 0, L_000001d3482c0af0;  1 drivers
v000001d3482bd210_0 .net *"_ivl_56", 36 0, L_000001d3482c00f0;  1 drivers
v000001d3482bd5d0_0 .net *"_ivl_58", 36 0, L_000001d3482c0730;  1 drivers
v000001d3482be250_0 .net *"_ivl_62", 0 0, L_000001d34830a540;  1 drivers
L_000001d3482c22a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bd670_0 .net/2u *"_ivl_64", 5 0, L_000001d3482c22a0;  1 drivers
v000001d3482bdb70_0 .net *"_ivl_67", 5 0, L_000001d3482c0870;  1 drivers
v000001d3482be6b0_0 .net *"_ivl_70", 0 0, L_000001d34830a460;  1 drivers
L_000001d3482c22e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482be2f0_0 .net/2u *"_ivl_72", 57 0, L_000001d3482c22e8;  1 drivers
L_000001d3482c2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482bd710_0 .net/2u *"_ivl_74", 31 0, L_000001d3482c2330;  1 drivers
v000001d3482be390_0 .net *"_ivl_77", 25 0, L_000001d3482c0cd0;  1 drivers
v000001d3482be610_0 .net *"_ivl_78", 57 0, L_000001d3482c0190;  1 drivers
v000001d3482bee30_0 .net *"_ivl_8", 0 0, L_000001d34830a2a0;  1 drivers
v000001d3482bd3f0_0 .net *"_ivl_80", 57 0, L_000001d3482c0c30;  1 drivers
L_000001d3482c2378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d3482bdc10_0 .net/2u *"_ivl_84", 31 0, L_000001d3482c2378;  1 drivers
L_000001d3482c23c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d3482bd2b0_0 .net/2u *"_ivl_88", 5 0, L_000001d3482c23c0;  1 drivers
v000001d3482bd030_0 .net *"_ivl_90", 0 0, L_000001d3482c11d0;  1 drivers
L_000001d3482c2408 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d3482bd350_0 .net/2u *"_ivl_92", 5 0, L_000001d3482c2408;  1 drivers
v000001d3482bd990_0 .net *"_ivl_94", 0 0, L_000001d3482c02d0;  1 drivers
v000001d3482be430_0 .net *"_ivl_97", 0 0, L_000001d34830a930;  1 drivers
v000001d3482be4d0_0 .net *"_ivl_98", 47 0, L_000001d3482c0370;  1 drivers
v000001d3482bdcb0_0 .net "adderResult", 31 0, L_000001d3482c1810;  1 drivers
v000001d3482bd490_0 .net "address", 31 0, L_000001d3482c0d70;  1 drivers
v000001d3482be890_0 .net "clk", 0 0, L_000001d34830a150;  alias, 1 drivers
v000001d3482bd530_0 .var "cycles_consumed", 31 0;
o000001d348281048 .functor BUFZ 1, C4<z>; HiZ drive
v000001d3482bd7b0_0 .net "excep_flag", 0 0, o000001d348281048;  0 drivers
v000001d3482bdd50_0 .net "extImm", 31 0, L_000001d34831d320;  1 drivers
v000001d3482bddf0_0 .net "funct", 5 0, L_000001d3482c1090;  1 drivers
v000001d3482bde90_0 .net "hlt", 0 0, v000001d348227f20_0;  1 drivers
v000001d3482becf0_0 .net "imm", 15 0, L_000001d3482c0a50;  1 drivers
v000001d3482bdf30_0 .net "immediate", 31 0, L_000001d34831d6e0;  1 drivers
v000001d3482be110_0 .net "input_clk", 0 0, v000001d3482c0550_0;  1 drivers
v000001d3482bebb0_0 .net "instruction", 31 0, L_000001d34831e7c0;  1 drivers
v000001d3482be1b0_0 .net "memoryReadData", 31 0, v000001d3482ba190_0;  1 drivers
v000001d3482be570_0 .net "nextPC", 31 0, L_000001d34831ef40;  1 drivers
v000001d3482be750_0 .net "opcode", 5 0, L_000001d3482c1e50;  1 drivers
v000001d3482be7f0_0 .net "rd", 4 0, L_000001d3482c1db0;  1 drivers
v000001d3482be930_0 .net "readData1", 31 0, L_000001d34830a4d0;  1 drivers
v000001d3482be9d0_0 .net "readData1_w", 31 0, L_000001d34831eb80;  1 drivers
v000001d3482bed90_0 .net "readData2", 31 0, L_000001d34830aee0;  1 drivers
v000001d3482bea70_0 .net "rs", 4 0, L_000001d3482c1590;  1 drivers
v000001d3482beb10_0 .net "rst", 0 0, v000001d3482c07d0_0;  1 drivers
v000001d3482c1130_0 .net "rt", 4 0, L_000001d3482c0050;  1 drivers
v000001d3482c13b0_0 .net "shamt", 31 0, L_000001d3482c1c70;  1 drivers
v000001d3482c1b30_0 .net "wire_instruction", 31 0, L_000001d34830a1c0;  1 drivers
v000001d3482c04b0_0 .net "writeData", 31 0, L_000001d34831dbe0;  1 drivers
v000001d3482c0910_0 .net "zero", 0 0, L_000001d34831e4a0;  1 drivers
L_000001d3482c1a90 .part L_000001d34831e7c0, 26, 6;
L_000001d3482c1e50 .functor MUXZ 6, L_000001d3482c1a90, L_000001d3482c2018, L_000001d3482077c0, C4<>;
L_000001d3482c05f0 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c20a8;
L_000001d3482c1ef0 .part L_000001d34831e7c0, 11, 5;
L_000001d3482c0690 .functor MUXZ 5, L_000001d3482c1ef0, L_000001d3482c20f0, L_000001d3482c05f0, C4<>;
L_000001d3482c1db0 .functor MUXZ 5, L_000001d3482c0690, L_000001d3482c2060, L_000001d34830a2a0, C4<>;
L_000001d3482c1bd0 .part L_000001d34831e7c0, 21, 5;
L_000001d3482c1590 .functor MUXZ 5, L_000001d3482c1bd0, L_000001d3482c2138, L_000001d34830af50, C4<>;
L_000001d3482c18b0 .part L_000001d34831e7c0, 16, 5;
L_000001d3482c0050 .functor MUXZ 5, L_000001d3482c18b0, L_000001d3482c2180, L_000001d34830abd0, C4<>;
L_000001d3482c09b0 .part L_000001d34831e7c0, 0, 16;
L_000001d3482c0a50 .functor MUXZ 16, L_000001d3482c09b0, L_000001d3482c21c8, L_000001d34830a770, C4<>;
L_000001d3482c0af0 .part L_000001d34831e7c0, 6, 5;
L_000001d3482c00f0 .concat [ 5 32 0 0], L_000001d3482c0af0, L_000001d3482c2258;
L_000001d3482c0730 .functor MUXZ 37, L_000001d3482c00f0, L_000001d3482c2210, L_000001d34830a5b0, C4<>;
L_000001d3482c1c70 .part L_000001d3482c0730, 0, 32;
L_000001d3482c0870 .part L_000001d34831e7c0, 0, 6;
L_000001d3482c1090 .functor MUXZ 6, L_000001d3482c0870, L_000001d3482c22a0, L_000001d34830a540, C4<>;
L_000001d3482c0cd0 .part L_000001d34831e7c0, 0, 26;
L_000001d3482c0190 .concat [ 26 32 0 0], L_000001d3482c0cd0, L_000001d3482c2330;
L_000001d3482c0c30 .functor MUXZ 58, L_000001d3482c0190, L_000001d3482c22e8, L_000001d34830a460, C4<>;
L_000001d3482c0d70 .part L_000001d3482c0c30, 0, 32;
L_000001d3482c0eb0 .arith/sum 32, v000001d34825da70_0, L_000001d3482c2378;
L_000001d3482c11d0 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c23c0;
L_000001d3482c02d0 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c2408;
L_000001d3482c0370 .concat [ 32 16 0 0], L_000001d3482c0d70, L_000001d3482c2450;
L_000001d3482c0410 .concat [ 6 26 0 0], L_000001d3482c1e50, L_000001d3482c2498;
L_000001d3482c0e10 .cmp/eq 32, L_000001d3482c0410, L_000001d3482c24e0;
L_000001d3482c0f50 .cmp/eq 6, L_000001d3482c1090, L_000001d3482c2528;
L_000001d3482c0ff0 .concat [ 32 16 0 0], L_000001d34830a4d0, L_000001d3482c2570;
L_000001d3482c1270 .concat [ 32 16 0 0], v000001d34825da70_0, L_000001d3482c25b8;
L_000001d3482c1310 .part L_000001d3482c0a50, 15, 1;
LS_000001d3482c1450_0_0 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_4 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_8 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_12 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_16 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_20 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_24 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_0_28 .concat [ 1 1 1 1], L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310, L_000001d3482c1310;
LS_000001d3482c1450_1_0 .concat [ 4 4 4 4], LS_000001d3482c1450_0_0, LS_000001d3482c1450_0_4, LS_000001d3482c1450_0_8, LS_000001d3482c1450_0_12;
LS_000001d3482c1450_1_4 .concat [ 4 4 4 4], LS_000001d3482c1450_0_16, LS_000001d3482c1450_0_20, LS_000001d3482c1450_0_24, LS_000001d3482c1450_0_28;
L_000001d3482c1450 .concat [ 16 16 0 0], LS_000001d3482c1450_1_0, LS_000001d3482c1450_1_4;
L_000001d3482c14f0 .concat [ 16 32 0 0], L_000001d3482c0a50, L_000001d3482c1450;
L_000001d3482c1630 .arith/sum 48, L_000001d3482c1270, L_000001d3482c14f0;
L_000001d3482c16d0 .functor MUXZ 48, L_000001d3482c1630, L_000001d3482c0ff0, L_000001d34830ac40, C4<>;
L_000001d3482c1770 .functor MUXZ 48, L_000001d3482c16d0, L_000001d3482c0370, L_000001d34830a930, C4<>;
L_000001d3482c1810 .part L_000001d3482c1770, 0, 32;
L_000001d3482c1950 .cmp/eq 2, v000001d3482b8bb0_0, L_000001d3482c2600;
L_000001d3482c19f0 .cmp/eq 2, v000001d3482b8bb0_0, L_000001d3482c2648;
L_000001d34831e5e0 .cmp/eq 2, v000001d3482b8bb0_0, L_000001d3482c2690;
L_000001d34831e2c0 .functor MUXZ 32, L_000001d3482c2720, L_000001d3482c26d8, L_000001d34831e5e0, C4<>;
L_000001d34831d280 .functor MUXZ 32, L_000001d34831e2c0, L_000001d3482c1810, L_000001d3482c19f0, C4<>;
L_000001d34831ef40 .functor MUXZ 32, L_000001d34831d280, L_000001d3482c0eb0, L_000001d3482c1950, C4<>;
L_000001d34831e7c0 .functor MUXZ 32, L_000001d34830a1c0, L_000001d3482c27b0, L_000001d34830a690, C4<>;
L_000001d34831df00 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c2888;
L_000001d34831e220 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c28d0;
L_000001d34831eea0 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c2918;
L_000001d34831d640 .concat [ 16 16 0 0], L_000001d3482c0a50, L_000001d3482c2960;
L_000001d34831ea40 .part L_000001d3482c0a50, 15, 1;
LS_000001d34831e360_0_0 .concat [ 1 1 1 1], L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40;
LS_000001d34831e360_0_4 .concat [ 1 1 1 1], L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40;
LS_000001d34831e360_0_8 .concat [ 1 1 1 1], L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40;
LS_000001d34831e360_0_12 .concat [ 1 1 1 1], L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40, L_000001d34831ea40;
L_000001d34831e360 .concat [ 4 4 4 4], LS_000001d34831e360_0_0, LS_000001d34831e360_0_4, LS_000001d34831e360_0_8, LS_000001d34831e360_0_12;
L_000001d34831d0a0 .concat [ 16 16 0 0], L_000001d3482c0a50, L_000001d34831e360;
L_000001d34831d320 .functor MUXZ 32, L_000001d34831d0a0, L_000001d34831d640, L_000001d34830aaf0, C4<>;
L_000001d34831dfa0 .concat [ 6 26 0 0], L_000001d3482c1e50, L_000001d3482c29a8;
L_000001d34831e040 .cmp/eq 32, L_000001d34831dfa0, L_000001d3482c29f0;
L_000001d34831d1e0 .cmp/eq 6, L_000001d3482c1090, L_000001d3482c2a38;
L_000001d34831d5a0 .cmp/eq 6, L_000001d3482c1090, L_000001d3482c2a80;
L_000001d34831e180 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c2ac8;
L_000001d34831ec20 .functor MUXZ 32, L_000001d34831d320, L_000001d3482c2b10, L_000001d34831e180, C4<>;
L_000001d34831d6e0 .functor MUXZ 32, L_000001d34831ec20, L_000001d3482c1c70, L_000001d34830a700, C4<>;
L_000001d34831e400 .concat [ 6 26 0 0], L_000001d3482c1e50, L_000001d3482c2b58;
L_000001d34831da00 .cmp/eq 32, L_000001d34831e400, L_000001d3482c2ba0;
L_000001d34831d3c0 .cmp/eq 6, L_000001d3482c1090, L_000001d3482c2be8;
L_000001d34831d500 .cmp/eq 6, L_000001d3482c1090, L_000001d3482c2c30;
L_000001d34831daa0 .cmp/eq 6, L_000001d3482c1e50, L_000001d3482c2c78;
L_000001d34831db40 .functor MUXZ 32, L_000001d34830a4d0, v000001d34825da70_0, L_000001d34831daa0, C4<>;
L_000001d34831eb80 .functor MUXZ 32, L_000001d34831db40, L_000001d34830aee0, L_000001d34830a7e0, C4<>;
S_000001d3481c6620 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d348236960 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34830a9a0 .functor NOT 1, v000001d348226d00_0, C4<0>, C4<0>, C4<0>;
v000001d348227020_0 .net *"_ivl_0", 0 0, L_000001d34830a9a0;  1 drivers
v000001d348227660_0 .net "in1", 31 0, L_000001d34830aee0;  alias, 1 drivers
v000001d348228380_0 .net "in2", 31 0, L_000001d34831d6e0;  alias, 1 drivers
v000001d3482268a0_0 .net "out", 31 0, L_000001d34831d140;  alias, 1 drivers
v000001d348227ac0_0 .net "s", 0 0, v000001d348226d00_0;  alias, 1 drivers
L_000001d34831d140 .functor MUXZ 32, L_000001d34831d6e0, L_000001d34830aee0, L_000001d34830a9a0, C4<>;
S_000001d348259c10 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d3482b80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d3482b80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d3482b8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d3482b8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d3482b8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d3482b81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d3482b81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d3482b8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d3482b8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d3482b8298 .param/l "j" 0 4 12, C4<000010>;
P_000001d3482b82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d3482b8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d3482b8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d3482b8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d3482b83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d3482b83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d3482b8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d3482b8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d3482b8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d3482b84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d3482b8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d3482b8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d3482b8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d3482b85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d3482b85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d3482b8618 .param/l "xori" 0 4 8, C4<001110>;
v000001d348227b60_0 .var "ALUOp", 3 0;
v000001d348226d00_0 .var "ALUSrc", 0 0;
v000001d348227c00_0 .var "MemReadEn", 0 0;
v000001d348227d40_0 .var "MemWriteEn", 0 0;
v000001d348226b20_0 .var "MemtoReg", 0 0;
v000001d348227160_0 .var "RegDst", 0 0;
v000001d348226940_0 .var "RegWriteEn", 0 0;
v000001d3482284c0_0 .net "funct", 5 0, L_000001d3482c1090;  alias, 1 drivers
v000001d348227f20_0 .var "hlt", 0 0;
v000001d3482281a0_0 .net "opcode", 5 0, L_000001d3482c1e50;  alias, 1 drivers
v000001d348228240_0 .net "rst", 0 0, v000001d3482c07d0_0;  alias, 1 drivers
E_000001d348236a20 .event anyedge, v000001d348228240_0, v000001d3482281a0_0, v000001d3482284c0_0;
S_000001d348259da0 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d348237320 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d34830a1c0 .functor BUFZ 32, L_000001d34831d460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d348228420_0 .net "Data_Out", 31 0, L_000001d34830a1c0;  alias, 1 drivers
v000001d3482269e0 .array "InstMem", 0 1023, 31 0;
v000001d348226a80_0 .net *"_ivl_0", 31 0, L_000001d34831d460;  1 drivers
v000001d348226bc0_0 .net *"_ivl_3", 9 0, L_000001d34831e720;  1 drivers
v000001d348226c60_0 .net *"_ivl_4", 11 0, L_000001d34831e0e0;  1 drivers
L_000001d3482c2768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3482051a0_0 .net *"_ivl_7", 1 0, L_000001d3482c2768;  1 drivers
v000001d348205ec0_0 .net "addr", 31 0, v000001d34825da70_0;  alias, 1 drivers
v000001d3482ba370_0 .var/i "i", 31 0;
L_000001d34831d460 .array/port v000001d3482269e0, L_000001d34831e0e0;
L_000001d34831e720 .part v000001d34825da70_0, 0, 10;
L_000001d34831e0e0 .concat [ 10 2 0 0], L_000001d34831e720, L_000001d3482c2768;
S_000001d3481729c0 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d34830a4d0 .functor BUFZ 32, L_000001d34831d820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d34830aee0 .functor BUFZ 32, L_000001d34831de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3482b9150_0 .net *"_ivl_0", 31 0, L_000001d34831d820;  1 drivers
v000001d3482b9ab0_0 .net *"_ivl_10", 6 0, L_000001d34831d8c0;  1 drivers
L_000001d3482c2840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3482b9970_0 .net *"_ivl_13", 1 0, L_000001d3482c2840;  1 drivers
v000001d3482b93d0_0 .net *"_ivl_2", 6 0, L_000001d34831eae0;  1 drivers
L_000001d3482c27f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3482b8ed0_0 .net *"_ivl_5", 1 0, L_000001d3482c27f8;  1 drivers
v000001d3482b90b0_0 .net *"_ivl_8", 31 0, L_000001d34831de60;  1 drivers
v000001d3482b8750_0 .net "clk", 0 0, L_000001d34830a150;  alias, 1 drivers
v000001d3482b8d90_0 .var/i "i", 31 0;
v000001d3482b8930_0 .net "readData1", 31 0, L_000001d34830a4d0;  alias, 1 drivers
v000001d3482b8a70_0 .net "readData2", 31 0, L_000001d34830aee0;  alias, 1 drivers
v000001d3482b8f70_0 .net "readRegister1", 4 0, L_000001d3482c1590;  alias, 1 drivers
v000001d3482b9d30_0 .net "readRegister2", 4 0, L_000001d3482c0050;  alias, 1 drivers
v000001d3482b9f10 .array "registers", 31 0, 31 0;
v000001d3482b9470_0 .net "rst", 0 0, v000001d3482c07d0_0;  alias, 1 drivers
v000001d3482b9a10_0 .net "we", 0 0, v000001d348226940_0;  alias, 1 drivers
v000001d3482ba550_0 .net "writeData", 31 0, L_000001d34831dbe0;  alias, 1 drivers
v000001d3482ba230_0 .net "writeRegister", 4 0, L_000001d34831d960;  alias, 1 drivers
E_000001d348236820/0 .event negedge, v000001d348228240_0;
E_000001d348236820/1 .event posedge, v000001d3482b8750_0;
E_000001d348236820 .event/or E_000001d348236820/0, E_000001d348236820/1;
L_000001d34831d820 .array/port v000001d3482b9f10, L_000001d34831eae0;
L_000001d34831eae0 .concat [ 5 2 0 0], L_000001d3482c1590, L_000001d3482c27f8;
L_000001d34831de60 .array/port v000001d3482b9f10, L_000001d34831d8c0;
L_000001d34831d8c0 .concat [ 5 2 0 0], L_000001d3482c0050, L_000001d3482c2840;
S_000001d348172b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d3481729c0;
 .timescale 0 0;
v000001d3482b8b10_0 .var/i "i", 31 0;
S_000001d3481dcf90 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d348236be0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d34830ae70 .functor NOT 1, v000001d348227160_0, C4<0>, C4<0>, C4<0>;
v000001d3482b9010_0 .net *"_ivl_0", 0 0, L_000001d34830ae70;  1 drivers
v000001d3482ba410_0 .net "in1", 4 0, L_000001d3482c0050;  alias, 1 drivers
v000001d3482b9c90_0 .net "in2", 4 0, L_000001d3482c1db0;  alias, 1 drivers
v000001d3482ba4b0_0 .net "out", 4 0, L_000001d34831d960;  alias, 1 drivers
v000001d3482b9830_0 .net "s", 0 0, v000001d348227160_0;  alias, 1 drivers
L_000001d34831d960 .functor MUXZ 5, L_000001d3482c1db0, L_000001d3482c0050, L_000001d34830ae70, C4<>;
S_000001d3481dd120 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d348237660 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d34830a850 .functor NOT 1, v000001d348226b20_0, C4<0>, C4<0>, C4<0>;
v000001d3482b91f0_0 .net *"_ivl_0", 0 0, L_000001d34830a850;  1 drivers
v000001d3482b9b50_0 .net "in1", 31 0, v000001d3482b87f0_0;  alias, 1 drivers
v000001d3482b9bf0_0 .net "in2", 31 0, v000001d3482ba190_0;  alias, 1 drivers
v000001d3482b98d0_0 .net "out", 31 0, L_000001d34831dbe0;  alias, 1 drivers
v000001d3482b9650_0 .net "s", 0 0, v000001d348226b20_0;  alias, 1 drivers
L_000001d34831dbe0 .functor MUXZ 32, v000001d3482ba190_0, v000001d3482b87f0_0, L_000001d34830a850, C4<>;
S_000001d3481c4b40 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d3481c4cd0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d3481c4d08 .param/l "AND" 0 9 12, C4<0010>;
P_000001d3481c4d40 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d3481c4d78 .param/l "OR" 0 9 12, C4<0011>;
P_000001d3481c4db0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d3481c4de8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d3481c4e20 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d3481c4e58 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d3481c4e90 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d3481c4ec8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d3481c4f00 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d3481c4f38 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d3482c2cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3482b86b0_0 .net/2u *"_ivl_0", 31 0, L_000001d3482c2cc0;  1 drivers
v000001d3482b9fb0_0 .net "opSel", 3 0, v000001d348227b60_0;  alias, 1 drivers
v000001d3482b9290_0 .net "operand1", 31 0, L_000001d34831eb80;  alias, 1 drivers
v000001d3482b9330_0 .net "operand2", 31 0, L_000001d34831d140;  alias, 1 drivers
v000001d3482b87f0_0 .var "result", 31 0;
v000001d3482b8890_0 .net "zero", 0 0, L_000001d34831e4a0;  alias, 1 drivers
E_000001d3482369a0 .event anyedge, v000001d348227b60_0, v000001d3482b9290_0, v000001d3482268a0_0;
L_000001d34831e4a0 .cmp/eq 32, v000001d3482b87f0_0, L_000001d3482c2cc0;
S_000001d3481addc0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d3482ba670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d3482ba6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d3482ba6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d3482ba718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d3482ba750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d3482ba788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d3482ba7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d3482ba7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d3482ba830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d3482ba868 .param/l "j" 0 4 12, C4<000010>;
P_000001d3482ba8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d3482ba8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d3482ba910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d3482ba948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d3482ba980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d3482ba9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d3482ba9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d3482baa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d3482baa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d3482baa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d3482baad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d3482bab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d3482bab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d3482bab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d3482babb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d3482babe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d3482b8bb0_0 .var "PCsrc", 1 0;
v000001d3482b8c50_0 .net "excep_flag", 0 0, o000001d348281048;  alias, 0 drivers
v000001d3482b9510_0 .net "funct", 5 0, L_000001d3482c1090;  alias, 1 drivers
v000001d3482b95b0_0 .net "opcode", 5 0, L_000001d3482c1e50;  alias, 1 drivers
v000001d3482ba050_0 .net "operand1", 31 0, L_000001d34830a4d0;  alias, 1 drivers
v000001d3482b89d0_0 .net "operand2", 31 0, L_000001d34831d140;  alias, 1 drivers
v000001d3482ba0f0_0 .net "rst", 0 0, v000001d3482c07d0_0;  alias, 1 drivers
E_000001d348236da0/0 .event anyedge, v000001d348228240_0, v000001d3482b8c50_0, v000001d3482281a0_0, v000001d3482b8930_0;
E_000001d348236da0/1 .event anyedge, v000001d3482268a0_0, v000001d3482284c0_0;
E_000001d348236da0 .event/or E_000001d348236da0/0, E_000001d348236da0/1;
S_000001d3481adf50 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d3482b9dd0 .array "DataMem", 0 1023, 31 0;
v000001d3482b96f0_0 .net "address", 31 0, v000001d3482b87f0_0;  alias, 1 drivers
v000001d3482b9790_0 .net "clock", 0 0, L_000001d34830a0e0;  1 drivers
v000001d3482b8cf0_0 .net "data", 31 0, L_000001d34830aee0;  alias, 1 drivers
v000001d3482b9e70_0 .var/i "i", 31 0;
v000001d3482ba190_0 .var "q", 31 0;
v000001d3482ba2d0_0 .net "rden", 0 0, v000001d348227c00_0;  alias, 1 drivers
v000001d34825bf90_0 .net "wren", 0 0, v000001d348227d40_0;  alias, 1 drivers
E_000001d348237560 .event posedge, v000001d3482b9790_0;
S_000001d3482bac30 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000001d3481c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d348236a60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d34825d610_0 .net "PCin", 31 0, L_000001d34831ef40;  alias, 1 drivers
v000001d34825da70_0 .var "PCout", 31 0;
v000001d34825cb70_0 .net "clk", 0 0, L_000001d34830a150;  alias, 1 drivers
v000001d34825d890_0 .net "rst", 0 0, v000001d3482c07d0_0;  alias, 1 drivers
    .scope S_000001d3481addc0;
T_0 ;
    %wait E_000001d348236da0;
    %load/vec4 v000001d3482ba0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3482b8bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d3482b8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d3482b8bb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d3482b95b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d3482ba050_0;
    %load/vec4 v000001d3482b89d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d3482b95b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d3482ba050_0;
    %load/vec4 v000001d3482b89d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d3482b95b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d3482b95b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d3482b95b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d3482b9510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d3482b8bb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3482b8bb0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d3482bac30;
T_1 ;
    %wait E_000001d348236820;
    %load/vec4 v000001d34825d890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d34825da70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d34825d610_0;
    %assign/vec4 v000001d34825da70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d348259da0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3482ba370_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d3482ba370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3482ba370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %load/vec4 v000001d3482ba370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3482ba370_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482269e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d348259c10;
T_3 ;
    %wait E_000001d348236a20;
    %load/vec4 v000001d348228240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d348227f20_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d348226940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d348227d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d348226b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d348227c00_0, 0;
    %assign/vec4 v000001d348227160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d348227f20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d348227b60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d348226d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d348226940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d348227d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d348226b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d348227c00_0, 0, 1;
    %store/vec4 v000001d348227160_0, 0, 1;
    %load/vec4 v000001d3482281a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348227f20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348227160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %load/vec4 v000001d3482284c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348227160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d348227160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348227c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226b20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348227d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d348226d00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d348227b60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d3481729c0;
T_4 ;
    %wait E_000001d348236820;
    %fork t_1, S_000001d348172b50;
    %jmp t_0;
    .scope S_000001d348172b50;
t_1 ;
    %load/vec4 v000001d3482b9470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3482b8b10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d3482b8b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3482b8b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9f10, 0, 4;
    %load/vec4 v000001d3482b8b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3482b8b10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d3482b9a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d3482ba550_0;
    %load/vec4 v000001d3482ba230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9f10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9f10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d3481729c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d3481729c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3482b8d90_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d3482b8d90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d3482b8d90_0;
    %ix/getv/s 4, v000001d3482b8d90_0;
    %load/vec4a v000001d3482b9f10, 4;
    %ix/getv/s 4, v000001d3482b8d90_0;
    %load/vec4a v000001d3482b9f10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d3482b8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3482b8d90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d3481c4b40;
T_6 ;
    %wait E_000001d3482369a0;
    %load/vec4 v000001d3482b9fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %add;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %sub;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %and;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %or;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %xor;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %or;
    %inv;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d3482b9290_0;
    %load/vec4 v000001d3482b9330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d3482b9330_0;
    %load/vec4 v000001d3482b9290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d3482b9290_0;
    %ix/getv 4, v000001d3482b9330_0;
    %shiftl 4;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d3482b9290_0;
    %ix/getv 4, v000001d3482b9330_0;
    %shiftr 4;
    %assign/vec4 v000001d3482b87f0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d3481adf50;
T_7 ;
    %wait E_000001d348237560;
    %load/vec4 v000001d3482ba2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d3482b96f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d3482b9dd0, 4;
    %assign/vec4 v000001d3482ba190_0, 0;
T_7.0 ;
    %load/vec4 v000001d34825bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d3482b8cf0_0;
    %ix/getv 3, v000001d3482b96f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d3481adf50;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3482b9dd0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d3481adf50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3482b9e70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d3482b9e70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d3482b9e70_0;
    %load/vec4a v000001d3482b9dd0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001d3482b9e70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d3482b9e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3482b9e70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d3481c6490;
T_10 ;
    %wait E_000001d348236820;
    %load/vec4 v000001d3482beb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d3482bd530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d3482bd530_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d3482bd530_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d348223e60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3482c0550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3482c07d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d348223e60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d3482c0550_0;
    %inv;
    %assign/vec4 v000001d3482c0550_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d348223e60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3482c07d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3482c07d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d3482c0230_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
