# Return_Of_The_Snake
Implemented the Retro SNAKE Game on Nexys4 DDR Artix 7 FPGA board using Verilog and displayed it onto a VGA compatible monitor.

## Abstract
This repo presents a fully hardware-implemented version of the classic Snake game, designed and synthesized entirely using Verilog HDL on the Nexys4 DDR Artix-7 FPGA platform. This project goes beyond simple game recreation‚Äîit serves as a foundational proof-of-concept for implementing core graphical processing functions in hardware, effectively acting as a minimalist GPU (Graphics Processing Unit) built from the ground up. By leveraging the deterministic, parallel-processing capabilities of FPGAs, this system simulates frame-based rendering, pixel scanning, dynamic object drawing, and text overlay functionalities‚Äîfundamentals that mirror operations performed within commercial GPUs. What makes this project particularly significant is its relevance in a landscape lacking widely accessible open-source GPU designs. Most commercial GPUs are proprietary and abstracted away from hardware-level access. This design demonstrates that FPGAs can bridge that gap, offering a tangible educational platform to explore low-level graphics processing, display timing, and peripheral interfacing.

In essence, Return of the Snake is not just a game‚Äîit is a compact, functional prototype of how FPGA-based systems can replicate essential GPU behavior, opening doors to hands-on graphics system development for students, hobbyists, and researchers alike.



## Introduction
The Snake game, a classic arcade game that originated in the late 1970s, has been widely used as a pedagogical tool to introduce concepts in algorithm design and embedded system development. Traditionally, implementations of the Snake game have utilized microcontrollers or software platforms. However, with advancements in hardware description languages (HDLs) and FPGA technology, there has been a shift towards hardware-only implementations to exploit the parallel processing capabilities of FPGAs.

In this project, we present an FPGA-based implementation of the Snake game using Verilog HDL on the Nexys4 DDR Artix-7 FPGA board. This approach emphasizes a hardware-centric design, leveraging the FPGA's resources to handle real-time game logic, video output, and user input processing. By utilizing the FPGA's parallelism, we achieve a responsive gaming experience without the need for a traditional microprocessor or external memory modules.

The motivation behind this project is twofold: firstly, to demonstrate the feasibility and advantages of implementing complex real-time systems solely in hardware; and secondly, to provide an educational platform for understanding digital design concepts such as finite state machines (FSMs), VGA signal generation, and peripheral interfacing. Similar projects have been undertaken using different FPGA platforms, highlighting the versatility and educational value of such implementations.

## Literature Review
The implementation of classic games like Snake on FPGAs has been explored in various academic and hobbyist projects, each highlighting unique challenges and solutions.

Singla and Narula demonstrated the feasibility of implementing the Snake game using Verilog HDL on an FPGA platform. Their work emphasized the educational value of such projects in understanding digital design concepts. However, they noted limitations in scalability and modularity, which could hinder the addition of advanced features.

Lovegrove et al. developed a version of Snake on the Altera DE2 Cyclone IV board, utilizing VGA output and PS/2 keyboard input. They faced challenges in VGA signal generation and keyboard interfacing, which required meticulous timing control and synchronization.

Du's project introduced an innovative control mechanism using camera-based hand gesture recognition for the Snake game on FPGA. While this approach enhanced interactivity, it introduced complexities in real-time image processing and resource management on the FPGA.

Geier et al. presented 'Syntroids,' a space shooter game synthesized from Temporal Stream Logic specifications. Their work highlighted the potential of high-level synthesis in game development on FPGAs but also pointed out the challenges in achieving optimal performance compared to manual HDL coding.

Scherlis discussed issues encountered in his FPGA-based Snake game, such as bus contention due to multiple always blocks driving the same signal, inefficient memory usage leading to resource constraints, and inaccuracies in collision detection logic.

These studies underscore common challenges in FPGA-based game development, including:

- **Resource Constraints**: Limited logic elements and memory on FPGAs necessitate efficient design strategies.
- **Timing and Synchronization**: Ensuring precise timing for video output and input handling is critical.
- **Modularity and Scalability**: Designing modular components facilitates easier integration of additional features.
- **Debugging Complexity**: Hardware debugging is inherently more complex than software debugging, requiring specialized tools and methodologies.


Our project builds upon these insights by adopting a modular design approach, optimizing resource utilization, and integrating advanced features such as real-time sound effects, dynamic obstacle generation, and enhanced collision detection mechanisms.

## Objectives

The primary objective of this project is to develop a real-time, fully hardware-based implementation of the classic Snake game on the Nexys4 DDR Artix-7 FPGA platform using Verilog HDL. The key goals of the project include:

- **Design and implement a modular and scalable Snake game architecture in Verilog HDL**:  
  Emphasis is placed on reusability, hierarchy, and readability of code, which is a best practice in digital system design.

- **Utilize pushbutton-based user inputs for direction control**:  
  This involves debouncing logic and edge detection mechanisms to ensure accurate and responsive control, which is critical in interactive systems.

- **Generate real-time VGA signals for graphical game rendering**:  
  Design a custom VGA controller to drive a 640√ó480 resolution display using standard 25.175 MHz pixel timing and color encoding techniques. This aligns with hardware VGA protocols detailed in FPGA application literature.

- **Implement collision detection and dynamic game logic in hardware**:  
  This includes FSM-based tracking of the snake‚Äôs position, detecting interactions with boundaries and self, and adjusting the game state accordingly in real-time.

- **Integrate a 7-segment display and on-screen overlay for score tracking**:  
  Convert binary score values into visual outputs using time-multiplexed control logic for user feedback.

- **Enhance gameplay experience with audio output using PWM**:  
  Implement a basic sound system that plays a tone whenever the snake consumes an apple, adding sensory interaction to the hardware game loop.

- **Explore FPGA-based system design for educational purposes**:  
  This project provides hands-on experience with finite state machines, synchronization, timing analysis, memory mapping, and peripheral interfacing, aligning with common learning goals in undergraduate digital design curricula.

## Methodology

The implementation of the Snake game on the Nexys4 DDR Artix-7 FPGA board is centered around rendering directly to a VGA-compatible display at a resolution of 640√ó480 pixels. Unlike traditional software-based grid logic, this design operates entirely using pixel coordinates mapped in real-time, providing direct control over video output signals and graphical elements.

### Pixel-Based Rendering on VGA

The VGA display is driven at a resolution of 640√ó480 using a pixel clock of 25.175 MHz, as specified by VGA standards. The VGA controller module generates the horizontal and vertical synchronization (HSYNC and VSYNC) signals, along with real-time tracking of pixel positions using horizontal and vertical counters. Game elements such as the snake, apples, and boundaries are rendered by comparing these pixel counters against stored coordinate data, allowing each object to be displayed as a group of colored blocks on the screen.

### Snake Representation and Movement

The snake is represented using a collection of square pixel blocks (typically 8√ó8 or 16√ó16 pixels per block) whose head and body segment positions are updated each clock cycle based on user input. The snake‚Äôs movement direction is captured from debounced pushbutton inputs and stored in state registers. As the snake moves, each body segment updates its location by inheriting the position of the segment ahead of it. These pixel coordinates are then used to match against the current pixel counters during VGA rendering to color the snake appropriately (e.g., yellow for the head, red for the body).

### Apple Placement using LFSR

To simulate randomness in the game, apples are placed at arbitrary pixel-aligned coordinates using a Linear Feedback Shift Register (LFSR) [^5]. The LFSR generates pseudo-random binary sequences which are scaled to valid pixel positions that align with the snake‚Äôs body block size. This ensures apples appear visibly distinct and do not overlap with partial pixels.

### Collision Detection and Game Logic

Collision detection is handled by comparing the head position of the snake with the positions of its body segments and the display boundaries. If a match occurs, a 'Game Over' state is triggered. The FSM governing the game states transitions between idle, running, and game-over modes based on these real-time comparisons.

### Scoring and Display

Each time the snake consumes an apple (i.e., its head coordinates match the apple‚Äôs coordinates), a scoring module increments the player's score. This score is then displayed both on the VGA output and on the board's 7-segment display. The segment controller converts binary values into the appropriate control signals for the display anodes and cathodes.

### Sound Feedback using PWM

An additional enhancement is the use of sound feedback whenever the snake consumes an apple. A PWM module generates a square wave at an audible frequency which drives a speaker connected to the board. The tone is triggered by a flag that is set during the apple consumption event, providing immediate sensory feedback.

### Modular HDL Design

Each component in the system‚Äîinput decoder, position tracker, VGA controller, LFSR-based apple generator, score display, and sound module‚Äîis encapsulated in its own Verilog module. This modularity facilitates parallel development, debugging, and potential scalability for future features such as dynamic walls or multiplayer support.

## Implementation

The Snake game was implemented using a structured modular design methodology in Verilog HDL. Each module was created to handle a dedicated function, ensuring the system remained scalable, easy to debug, and logically compartmentalized. Below is a detailed description of each critical subsystem.

### Top-Level Module: `snake_top.v`

This module acts as the backbone of the system, integrating and interfacing all submodules. It manages the global reset signal, distributes system and pixel clocks, routes directional inputs from pushbuttons, and ensures synchronized data flow between the VGA controller, game logic, and peripherals.

Responsibilities include:

- Button debouncing and direction decoding  
- Signal routing for video, audio, and display control  
- FSM coordination for game states (e.g., playing, reset, game over)

### Clock Management: `Clock_Divider_2.v`

The 100 MHz onboard clock is divided to create:

- A 25 MHz pixel clock for VGA rendering at 640√ó480 @ 60 Hz  
- A slower "tick" clock (a few Hz) to control snake movement speed

This separation ensures flicker-free graphics and smooth gameplay timing.

### Random Apple Generation: `Random_Generator.v`

A 20-bit Linear Feedback Shift Register (LFSR) is used for pseudo-random apple placement. The output is scaled and aligned to grid positions, ensuring apples appear fully within the playable area without overlapping the snake.

![rg_sim](https://github.com/user-attachments/assets/13681ddc-a13e-4b21-9320-6bf5c4d15355)

*Figure: Simulation waveform showing randomly generated apple positions*

### Snake Position Control: `Snake_Position_Controller.v`

Handles snake movement, growth, and collision logic using two parallel coordinate arrays (X and Y). Key functions:

- Shift-based movement propagation  
- Collision detection with body and wall boundaries  
- Snake growth management  
- State flags: `collision`, `growth_trigger`, and `game_over`

### VGA Signal Generation & Rendering: `vgacontroller.v`

Generates VGA timing signals (HSYNC, VSYNC) and renders all visible elements:

- Snake head: Yellow  
- Snake body: Green  
- Apples: Red  
- Background: Black  
- Optional walls: White

![proposed_layout](https://github.com/user-attachments/assets/904f0c6d-251f-473b-b414-11138637b30e)

*Figure: The initial design of the proposed snake game playing field layout.*

#### Embedded Text Display Modules

- `textgenerator.v`: Displays current and high scores in ASCII format  
- `go_generator.v`: Renders a large "GAME OVER" text overlay on the VGA display

These enhance usability and game status visibility.

### Score Display System: `disp_7_seg.v`, `seg_mapping.v`, `anode_sel.v`

Provides real-time score feedback on the board's 7-segment display:

- `disp_7_seg.v`: Converts binary score to BCD  
- `seg_mapping.v`: Encodes BCD to 7-segment patterns  
- `anode_sel.v`: Time-multiplexes digit display at high frequency

This works in tandem with the on-screen score.

### Sound Generation: `play_sound.v`

Generates an audible tone when the snake consumes an apple using PWM:

- Triggered by a flag from the position controller  
- Drives the `AUD_PWM` output pin  
- Produces clear, short sound for enhanced feedback

---

Each module was simulated, verified, and tested incrementally on hardware before final top-level integration. The final design offers real-time VGA rendering, responsive control, and audiovisual feedback‚Äîall in fully-synthesizable Verilog HDL.


## Hardware Implementation

The Snake game is implemented on the **Nexys4 DDR Artix-7 FPGA** board, leveraging several onboard peripherals. Each component is interfaced through Verilog HDL modules to create a cohesive, real-time gaming system.

### Nexys4 DDR Board Overview

![Nexys_4](https://github.com/user-attachments/assets/4f43fb8a-8bf2-4b65-8722-49e64d609c1b)
![Nexys4_features](https://github.com/user-attachments/assets/ad05c96c-bdc0-4833-b186-0fd888db0f06)

*Figure: Nexys4 DDR Artix-7 FPGA Board and its features*

### Utilized Hardware Components

#### üîò Pushbuttons (`BTNU`, `BTND`, `BTNL`, `BTNR`)
These directional pushbuttons are used to control the snake‚Äôs movement. They are connected to dedicated input pins on the FPGA, as specified in the board's constraints file. The Verilog design includes edge detection and debouncing logic to ensure clean signal transitions for directional changes.

#### üîÄ Switches (`SW0`)
Switch SW0 is configured as a system reset control. It is used to reinitialize the game state, including score, snake length, and apple position. This switch is directly monitored by the top-level control module and triggers a synchronous reset when asserted.

#### üéÆ VGA Output (`J15‚ÄìP17`)
The VGA interface on the Nexys4 DDR board provides a 12-bit color output (4 bits per R, G, and B channel), along with HSYNC and VSYNC signals. The Verilog VGA controller module drives these outputs, producing a 640√ó480 resolution display at 60 Hz refresh rate. The timing parameters follow standard VGA protocol and are implemented using horizontal and vertical counters.

![VGA display controller block diagram](https://github.com/user-attachments/assets/a3ac16d9-f2f7-434d-9380-99edeff083ec)

*Figure: VGA display controller block diagram*

![Signal timings for a 640-pixel by 480 row display using a 25MHz pixel clock and 60Hz vertical refresh](https://github.com/user-attachments/assets/177ebda2-84b7-4b2b-8395-35d5c07180d0)

*Figure: Signal timings for a 640-pixel by 480 row display using a 25MHz pixel clock and 60Hz vertical refresh*

![VGA Horizontal Synchronization](https://github.com/user-attachments/assets/14f3c0a2-d303-468c-9adf-15c5920114e7)

*Figure: VGA Horizontal Synchronization*

#### üßÆ 7-Segment Display (`AN0‚ÄìAN7`)
Displays current and high scores using multiplexed scanning:

- `disp_7_seg.v`: Converts binary score to BCD  
- `seg_mapping.v`: Encodes digits into 7-segment format  
- `anode_sel.v`: Selects each digit rapidly to simulate full display

![Common anode circuit node](https://github.com/user-attachments/assets/1ecfe939-1390-4215-bbd0-43776486c97b)

*Figure: Common anode circuit node*

![Four digit scanning display controller timing diagram](https://github.com/user-attachments/assets/4346a6cc-0d60-45b8-a2a9-e3d3449c9657)

*Figure: Four digit scanning display controller timing diagram*

#### üîä Audio Output (`AUD_PWM`)
Plays a tone when an apple is eaten. Uses PWM to generate an audible square wave:

- Connected to a 3.5mm mono audio jack through a low-pass filter
- Driven by `play_sound.v` module on event trigger

![Sallen-Key Butterworth Low Pass 4th Order Fliter](https://github.com/user-attachments/assets/1f6c4b03-0cf3-4129-98f9-ce3d42c0e376)

*Figure: Sallen-Key Butterworth Low Pass 4th Order Fliter*

![Simple Waveform represented as PWM](https://github.com/user-attachments/assets/b7102e66-8902-430f-8e88-53fa753f188e)

*Figure: Simple Waveform represented as PWM*

#### üí° LED Indicators (`LD0‚ÄìLD15`)
Optional debugging or status indicators:

- Can show paused state, game levels, or signal activity  
- Configured via simple Verilog assignments

---

All modules are designed to interface directly with the Nexys4 DDR board‚Äôs hardware in a modular and resource-efficient manner. This highlights the FPGA‚Äôs versatility for building real-time, interactive embedded systems.


## Milestones

The development of the Snake game on the **Nexys4 DDR Artix-7 FPGA** board was structured around a series of progressive milestones. Each phase added new features and increased complexity, ultimately resulting in a feature-rich, interactive game. Below is a chronological list of these milestones with corresponding video demonstrations:

---

### 1. üü¢ Initial Snake Movement and Apple Generation
- Implemented directional snake movement via pushbuttons.
- Apples generated at random positions using a **Linear Feedback Shift Register (LFSR)**.
- Established the core game loop.

üé• [Video Demonstration](https://drive.google.com/file/d/1VH5fjJU-sfb0p0TpvSgG0Nv5H6BvyFm1/view?usp=drive_link)

---

### 2. üêç Snake Growing in Length
- Added logic to increase snake length upon apple consumption.
- Managed dynamic memory to update the snake‚Äôs body segments efficiently.

üé• [Video Demonstration](https://drive.google.com/file/d/1xdp1eKV_1xwMywKhjtfWEIcs2qsyNAic/view?usp=drive_link)

---

### 3. üß± IEEE Logo and Boundary Walls
- Rendered the **IEEE logo** on the VGA display.
- Introduced boundary walls to define game limits.
- Involved precise pixel mapping and VGA sync.

üé• [Video Demonstration](https://drive.google.com/file/d/1Qann0qEGrsj_azzYh4T0ib6a-huPfXWe/view?usp=drive_link)

---

### 4. üí• Collision Detection with Walls
- Implemented logic to detect when the snake collides with boundary walls.
- Triggered a game-over condition upon collision.

üé• [Video Demonstration](https://drive.google.com/file/d/1XGfSrXy0BKy5ta1vG-pEFUObs2jib9ro/view?usp=drive_link)

---

### 5. üîÅ Collision Detection with Snake Body
- Extended collision detection to include **self-collision**.
- Required continuous tracking of the snake's head and body segments.

üé• [Video Demonstration](https://drive.google.com/file/d/1oMd6vG7P0cxDGLl5jPVyTlT8j-74UkCm/view?usp=drive_link)

---

### 6. üöß Dynamic Walls Integration
- Added moving walls within the playfield to increase difficulty.
- Controlled wall motion using additional state machines.
- Collision logic updated to handle dynamic obstacles.

üé• [Video Demonstration](https://drive.google.com/file/d/1wKyrR0TC6HxF4wR5of-MWGj9ViFcm6Q8/view?usp=drive_link)

---

### 7. üì∫ On-Screen Score Display and Game Over Message
- Real-time score rendered directly on VGA output.
- Game Over message shown on snake death.

![go_imp](https://github.com/user-attachments/assets/8bde42ba-cd0a-4986-a927-6b61d8c2d82a)

*Figure: GAME OVER message being displayed on the screen after the snake
collides with the wall.*

---

### 8. üîä Sound Effects with PWM
- Added audio feedback when snake consumes an apple.
- Used **Pulse Width Modulation (PWM)** to generate tones via the FPGA‚Äôs audio output.

---

These milestones reflect the incremental progress made during development, with each stage tested and demonstrated in real hardware using the Nexys4 DDR board.

## Results

The Snake game was successfully implemented and tested on the Nexys4 DDR Artix-7 FPGA board. Each core module was validated both in simulation and on hardware to verify functional correctness and performance. The results demonstrate the system's real-time responsiveness, effective visual output, and overall stability. The key observations are as follows:

- **Gameplay Experience:**  
  The snake responds instantly to user inputs via the onboard pushbuttons with minimal latency. Direction changes are registered accurately, and the snake continues to move autonomously in the chosen direction until altered by the user. The modular FSM design ensures stable state transitions and consistent gameplay logic throughout the session.

- **VGA Output and Display Quality:**  
  The VGA controller generated a stable and flicker-free output at a resolution of 640√ó480 pixels, conforming to standard VGA timing specifications. The snake (colored red/yellow), apples (green), walls (white), and background (black) were clearly visible. Real-time updates of the snake‚Äôs motion and apple placements rendered seamlessly, confirming the effectiveness of pixel-matching logic and color encoding.

- **Score Tracking and Visualization:**  
  The scoring module correctly incremented the player's score for each apple consumed. This score was simultaneously displayed on the VGA screen and multiplexed to the onboard 7-segment displays using dynamic segment control. A high score register tracked the maximum score achieved within a session and displayed it upon game termination.

- **Collision Detection Robustness:**  
  Self-collision and boundary collisions were accurately detected by comparing the snake‚Äôs head position against all body segments and wall coordinates. These checks effectively transitioned the game into a terminal state with a ‚ÄúGame Over‚Äù display and final score output.

- **Apple Generation Validity:**  
  The pseudo-random generation of apple coordinates using LFSR ensured uniform distribution across the playfield. Apple positions were validated to avoid overlaps with the snake‚Äôs current body, ensuring fair and playable scenarios.

- **Audio Feedback:**  
  A sound pulse generated via the PWM module played a short beep sound through the audio output whenever an apple was consumed. This audio cue served as an engaging feedback mechanism, enhancing the user experience and confirming game events in real-time.

- **System Stability and Resource Utilization:**  
  The system operated consistently under sustained gameplay without glitches, reset triggers, or logic race conditions. Resource utilization was efficient‚Äîusing a fraction of the available LUTs, flip-flops, and BRAMs on the Artix-7 FPGA‚Äîleaving sufficient headroom for future enhancements such as difficulty levels or multiplayer support.

---

## Conclusion

This project presents a comprehensive hardware-only implementation of the classic Snake game on the Nexys4 DDR Artix-7 FPGA platform, demonstrating the real-time capabilities and flexibility of FPGA-based digital design. Through the use of Verilog HDL, we successfully integrated key subsystems including user input processing, VGA signal generation, scoring mechanisms, collision detection, and PWM-based audio feedback.

The modular architecture employed throughout the project allowed for efficient development, testing, and future extensibility. Each component, from the FSM-based movement controller to the LFSR-based apple generator, was encapsulated in independently testable Verilog modules. This structure not only improved maintainability but also reflected best practices in digital hardware development.

Real-time responsiveness was achieved through precise timing synchronization and clock division, while the VGA controller provided a flicker-free graphical representation of the game at a resolution of 640√ó480. The successful rendering of game elements‚Äîalong with score tracking and audio output‚Äîdemonstrates the practical application of theoretical digital design concepts such as register management, memory mapping, pixel-level rendering, and FSM transitions.

The project reinforces the educational and prototyping potential of FPGA platforms in embedded system curricula. By avoiding reliance on embedded processors or external software, this implementation exemplifies how pure hardware design can be leveraged to build complete, interactive applications.

Moreover, the efficient utilization of the Artix-7‚Äôs hardware resources showcases the scalability of this approach. The final design leaves significant unused FPGA capacity, allowing for future additions like dynamic walls, increasing difficulty levels, multiplayer modes, and alternative control mechanisms such as PS/2 or USB interfaces.

Ultimately, this project bridges the gap between theoretical digital logic and real-world system integration, providing a tangible demonstration of the power, responsiveness, and customizability of FPGA-based game development.

---

## Future Work

To expand on the current game, the following features can be considered:

1. **Dynamic Difficulty Levels:**  
   Increase snake speed, reduce apple durations, or add new obstacles dynamically as the game progresses.

2. **PS/2 Keyboard and Joystick Support:**  
   Support keyboard and joystick input using PS/2 interfaces for enhanced control.

3. **Timed Game and Countdown Modes:**  
   Implement time-based game modes to challenge players to score as much as possible under time constraints.

4. **Graphical Enhancements:**  
   Add background themes, gradient fills, and pixel animations for visual richness.

5. **Bonus Items and Power-Ups:**  
   Include special apples that offer additional points, speed boosts, or temporary invincibility.

6. **Moving Obstacles and Dynamic Walls:**  
   Add moving or periodically appearing obstacles for added challenge.

7. **Multiplayer Mode:**  
   Add two-player gameplay with separate controls and collision logic.

8. **Persistent High Score Storage:**  
   Save scores to flash or EEPROM for long-term storage even after power off.

9. **Customizable Game Settings:**  
   Allow player to configure difficulty, speed, controls, and graphics at startup.

10. **Enhanced Audio Feedback:**  
    Different sound effects for apples, collisions, game over, and special items.

11. **Debug/Educational Overlay Mode:**  
    Show FSM states, coordinates, or score registers on screen for learning purposes.

---



## References


- [Nexys4 DDR FPGA Board Manual](https://digilent.com/reference/_media/nexys4-ddr%3Anexys4ddr_rm.pdf)
- [Nexys A7-100T Master XDC File](https://github.com/Digilent/Nexys-A7-100T-Keyboard/blob/master/src%2Fconstraints%2FNexys-A7-100T-Master.xdc)
- [Singla, N. & Narula, M.S., "FPGA Implementation of Snake Game Using Verilog HDL", IRJET 2018](https://www.irjet.net/archives/V5/i5/IRJET-V5I5287.pdf)
- [Snake Game for Cyclone IV](https://habr.com/en/articles/431226/)
- [Snake on an FPGA - Instructables](https://www.instructables.com/Snake-on-an-FPGA-Verilog/)
- [Snake Game for FPGA ‚Äì Tom Scherlis](https://tomscherlis.com/otw-portfolio/snake-game-for-fpga/)
- [Nandland ‚Äì LFSR for FPGA](https://nandland.com/lfsr-linear-feedback-shift-register/)
- [Arora et al., "FPGA-Based Multifunction Interface", ICAC3, Springer](https://link.springer.com/chapter/10.1007/978-94-007-1864-7_4)
- [FPGA Cat Invaders ‚Äì Columbia University](https://www.cs.columbia.edu/~sedwards/classes/2024/4840-spring/designs/FPGA-Cat-Invaders.pdf)
- [Project F ‚Äì Beginning FPGA Graphics](https://projectf.io/posts/fpga-graphics/)





