#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 23 14:24:45 2024
# Process ID: 2140
# Current directory: C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1
# Command line: vivado.exe -log design_1_boolean_sevensegment_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_boolean_sevensegment_0_0.tcl
# Log file: C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0.vds
# Journal file: C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1\vivado.jou
# Running On: Wheatley, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
source design_1_boolean_sevensegment_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 452.484 ; gain = 182.891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_boolean_sevensegment_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 747ffeab73d2d83e to dir: C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip/2023.2/7/4/747ffeab73d2d83e/design_1_boolean_sevensegment_0_0.dcp to C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip/2023.2/7/4/747ffeab73d2d83e/design_1_boolean_sevensegment_0_0_sim_netlist.v to C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip/2023.2/7/4/747ffeab73d2d83e/design_1_boolean_sevensegment_0_0_sim_netlist.vhdl to C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip/2023.2/7/4/747ffeab73d2d83e/design_1_boolean_sevensegment_0_0_stub.v to C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.cache/ip/2023.2/7/4/747ffeab73d2d83e/design_1_boolean_sevensegment_0_0_stub.vhdl to C:/02_PXL/2023/Digitale_Systemen_PXL_2023/VHDL/Labo/Oef1_1/Labo_week_1_Oef_1.runs/design_1_boolean_sevensegment_0_0_synth_1/design_1_boolean_sevensegment_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_boolean_sevensegment_0_0, cache-ID = 747ffeab73d2d83e.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 14:24:53 2024...
