<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_AUR_RX_DEC_BPContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z009637.htm">U_AUR_RX_DEC_BP</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg9638"/><hr/><table>
  <tr l="514" lnk="__HDL_srcfile_1.htm#514" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="514" lnk="__HDL_srcfile_1.htm#514" z="        if (USER_RST) begin" k="9638_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="519" lnk="__HDL_srcfile_1.htm#519" z="        end else begin" k="9638_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9639"/><hr/><table>
  <tr l="528" lnk="__HDL_srcfile_1.htm#528" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="528" lnk="__HDL_srcfile_1.htm#528" z="        if (USER_RST) begin" k="9639_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="531" lnk="__HDL_srcfile_1.htm#531" z="            if (r_AUR_RX_SOP) begin" k="9639_1$009637" h="270" c="g"/>
  <tr cr="c" t="T" l="533" lnk="__HDL_srcfile_1.htm#533" z="            end else if (r_AUR_RX_DVLD) begin" k="9639_2$009637" h="3330" c="g"/>
  <tr cr="c" t="A" l="528" lnk="__HDL_srcfile_1.htm#528" z="        if (USER_RST) begin" k="9639_3$009637" h="36558" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9640"/><hr/><table>
  <tr l="540" lnk="__HDL_srcfile_1.htm#540" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="540" lnk="__HDL_srcfile_1.htm#540" z="        if (USER_RST) begin" k="9640_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="543" lnk="__HDL_srcfile_1.htm#543" z="            if (s_AUR_PL_SOP1) begin" k="9640_1$009637" h="270" c="g"/>
  <tr cr="c" t="T" l="545" lnk="__HDL_srcfile_1.htm#545" z="            end else if (r_AUR_RX_DVLD) begin" k="9640_2$009637" h="3330" c="g"/>
  <tr cr="c" t="A" l="540" lnk="__HDL_srcfile_1.htm#540" z="        if (USER_RST) begin" k="9640_3$009637" h="36558" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9641"/><hr/><table>
  <tr l="572" lnk="__HDL_srcfile_1.htm#572" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="572" lnk="__HDL_srcfile_1.htm#572" z="        if (USER_RST) begin" k="9641_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="587" lnk="__HDL_srcfile_1.htm#587" z="        end else begin" k="9641_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9642"/><hr/><table>
  <tr l="588" lnk="__HDL_srcfile_1.htm#588" z="            if ( s_TYPE_INI_PK == 1'b1 )    r_INI_PK_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="588" lnk="__HDL_srcfile_1.htm#588" z="            if ( s_TYPE_INI_PK == 1'b1 )    r_INI_PK_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="588" lnk="__HDL_srcfile_1.htm#588" z="            if ( s_TYPE_INI_PK == 1'b1 )    r_INI_PK_SEL   &lt;= 1..." k="9642_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="588" lnk="__HDL_srcfile_1.htm#588" z="            if ( s_TYPE_INI_PK == 1'b1 )    r_INI_PK_SEL   &lt;= 1..." k="9642_2$009637" h="39888" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9643"/><hr/><table>
  <tr l="589" lnk="__HDL_srcfile_1.htm#589" z="            if ( s_TYPE_REG_RD == 1'b1 )    r_REG_RD_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="589" lnk="__HDL_srcfile_1.htm#589" z="            if ( s_TYPE_REG_RD == 1'b1 )    r_REG_RD_SEL   &lt;= 1..." k="9643_0$009637" h="150" c="g"/>
  <tr cr="c" t="T" l="589" lnk="__HDL_srcfile_1.htm#589" z="            if ( s_TYPE_REG_RD == 1'b1 )    r_REG_RD_SEL   &lt;= 1..." k="9643_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="589" lnk="__HDL_srcfile_1.htm#589" z="            if ( s_TYPE_REG_RD == 1'b1 )    r_REG_RD_SEL   &lt;= 1..." k="9643_2$009637" h="39738" c="g"/>
  </table>
  </div><div><a name="cvg9644"/><hr/><table>
  <tr l="590" lnk="__HDL_srcfile_1.htm#590" z="            if ( s_TYPE_REG_RC == 1'b1 )    r_REG_RC_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="590" lnk="__HDL_srcfile_1.htm#590" z="            if ( s_TYPE_REG_RC == 1'b1 )    r_REG_RC_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="590" lnk="__HDL_srcfile_1.htm#590" z="            if ( s_TYPE_REG_RC == 1'b1 )    r_REG_RC_SEL   &lt;= 1..." k="9644_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="590" lnk="__HDL_srcfile_1.htm#590" z="            if ( s_TYPE_REG_RC == 1'b1 )    r_REG_RC_SEL   &lt;= 1..." k="9644_2$009637" h="39888" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9645"/><hr/><table>
  <tr l="591" lnk="__HDL_srcfile_1.htm#591" z="            if ( s_TYPE_REG_WR == 1'b1 )    r_REG_WR_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="591" lnk="__HDL_srcfile_1.htm#591" z="            if ( s_TYPE_REG_WR == 1'b1 )    r_REG_WR_SEL   &lt;= 1..." k="9645_0$009637" h="40" c="g"/>
  <tr cr="c" t="T" l="591" lnk="__HDL_srcfile_1.htm#591" z="            if ( s_TYPE_REG_WR == 1'b1 )    r_REG_WR_SEL   &lt;= 1..." k="9645_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="591" lnk="__HDL_srcfile_1.htm#591" z="            if ( s_TYPE_REG_WR == 1'b1 )    r_REG_WR_SEL   &lt;= 1..." k="9645_2$009637" h="39848" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9646"/><hr/><table>
  <tr l="592" lnk="__HDL_srcfile_1.htm#592" z="            if ( s_TYPE_RAM_RD == 1'b1 )    r_RAM_RD_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="592" lnk="__HDL_srcfile_1.htm#592" z="            if ( s_TYPE_RAM_RD == 1'b1 )    r_RAM_RD_SEL   &lt;= 1..." k="9646_0$009637" h="20" c="g"/>
  <tr cr="c" t="T" l="592" lnk="__HDL_srcfile_1.htm#592" z="            if ( s_TYPE_RAM_RD == 1'b1 )    r_RAM_RD_SEL   &lt;= 1..." k="9646_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="592" lnk="__HDL_srcfile_1.htm#592" z="            if ( s_TYPE_RAM_RD == 1'b1 )    r_RAM_RD_SEL   &lt;= 1..." k="9646_2$009637" h="39868" c="g"/>
  </table>
  </div><div><a name="cvg9647"/><hr/><table>
  <tr l="593" lnk="__HDL_srcfile_1.htm#593" z="            if ( s_TYPE_RAM_RC == 1'b1 )    r_RAM_RC_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="593" lnk="__HDL_srcfile_1.htm#593" z="            if ( s_TYPE_RAM_RC == 1'b1 )    r_RAM_RC_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="593" lnk="__HDL_srcfile_1.htm#593" z="            if ( s_TYPE_RAM_RC == 1'b1 )    r_RAM_RC_SEL   &lt;= 1..." k="9647_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="593" lnk="__HDL_srcfile_1.htm#593" z="            if ( s_TYPE_RAM_RC == 1'b1 )    r_RAM_RC_SEL   &lt;= 1..." k="9647_2$009637" h="39888" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9648"/><hr/><table>
  <tr l="594" lnk="__HDL_srcfile_1.htm#594" z="            if ( s_TYPE_RAM_WR == 1'b1 )    r_RAM_WR_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="594" lnk="__HDL_srcfile_1.htm#594" z="            if ( s_TYPE_RAM_WR == 1'b1 )    r_RAM_WR_SEL   &lt;= 1..." k="9648_0$009637" h="20" c="g"/>
  <tr cr="c" t="T" l="594" lnk="__HDL_srcfile_1.htm#594" z="            if ( s_TYPE_RAM_WR == 1'b1 )    r_RAM_WR_SEL   &lt;= 1..." k="9648_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="594" lnk="__HDL_srcfile_1.htm#594" z="            if ( s_TYPE_RAM_WR == 1'b1 )    r_RAM_WR_SEL   &lt;= 1..." k="9648_2$009637" h="39868" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9649"/><hr/><table>
  <tr l="595" lnk="__HDL_srcfile_1.htm#595" z="            if ( s_TYPE_DDR_RD == 1'b1 )    r_DDR_RD_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="595" lnk="__HDL_srcfile_1.htm#595" z="            if ( s_TYPE_DDR_RD == 1'b1 )    r_DDR_RD_SEL   &lt;= 1..." k="9649_0$009637" h="20" c="g"/>
  <tr cr="c" t="T" l="595" lnk="__HDL_srcfile_1.htm#595" z="            if ( s_TYPE_DDR_RD == 1'b1 )    r_DDR_RD_SEL   &lt;= 1..." k="9649_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="595" lnk="__HDL_srcfile_1.htm#595" z="            if ( s_TYPE_DDR_RD == 1'b1 )    r_DDR_RD_SEL   &lt;= 1..." k="9649_2$009637" h="39868" c="g"/>
  </table>
  </div><div><a name="cvg9650"/><hr/><table>
  <tr l="596" lnk="__HDL_srcfile_1.htm#596" z="            if ( s_TYPE_DDR_RC == 1'b1 )    r_DDR_RC_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="596" lnk="__HDL_srcfile_1.htm#596" z="            if ( s_TYPE_DDR_RC == 1'b1 )    r_DDR_RC_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="596" lnk="__HDL_srcfile_1.htm#596" z="            if ( s_TYPE_DDR_RC == 1'b1 )    r_DDR_RC_SEL   &lt;= 1..." k="9650_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="596" lnk="__HDL_srcfile_1.htm#596" z="            if ( s_TYPE_DDR_RC == 1'b1 )    r_DDR_RC_SEL   &lt;= 1..." k="9650_2$009637" h="39888" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9651"/><hr/><table>
  <tr l="597" lnk="__HDL_srcfile_1.htm#597" z="            if ( s_TYPE_DDR_WR == 1'b1 )    r_DDR_WR_SEL   &lt;= 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="597" lnk="__HDL_srcfile_1.htm#597" z="            if ( s_TYPE_DDR_WR == 1'b1 )    r_DDR_WR_SEL   &lt;= 1..." k="9651_0$009637" h="20" c="g"/>
  <tr cr="c" t="T" l="597" lnk="__HDL_srcfile_1.htm#597" z="            if ( s_TYPE_DDR_WR == 1'b1 )    r_DDR_WR_SEL   &lt;= 1..." k="9651_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="597" lnk="__HDL_srcfile_1.htm#597" z="            if ( s_TYPE_DDR_WR == 1'b1 )    r_DDR_WR_SEL   &lt;= 1..." k="9651_2$009637" h="39868" c="g"/>
  </table>
  </div><div><a name="cvg9652"/><hr/><table>
  <tr l="598" lnk="__HDL_srcfile_1.htm#598" z="            if ( s_TYPE_CFG_WR == 1'b1 )    r_CFG_WR_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="598" lnk="__HDL_srcfile_1.htm#598" z="            if ( s_TYPE_CFG_WR == 1'b1 )    r_CFG_WR_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="598" lnk="__HDL_srcfile_1.htm#598" z="            if ( s_TYPE_CFG_WR == 1'b1 )    r_CFG_WR_SEL   &lt;= 1..." k="9652_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="598" lnk="__HDL_srcfile_1.htm#598" z="            if ( s_TYPE_CFG_WR == 1'b1 )    r_CFG_WR_SEL   &lt;= 1..." k="9652_2$009637" h="39888" c="g"/>
  </table>
  </div><div><a name="cvg9653"/><hr/><table>
  <tr l="599" lnk="__HDL_srcfile_1.htm#599" z="            if ( s_TYPE_EXD_RD == 1'b1 )    r_EXD_RD_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="599" lnk="__HDL_srcfile_1.htm#599" z="            if ( s_TYPE_EXD_RD == 1'b1 )    r_EXD_RD_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="599" lnk="__HDL_srcfile_1.htm#599" z="            if ( s_TYPE_EXD_RD == 1'b1 )    r_EXD_RD_SEL   &lt;= 1..." k="9653_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="599" lnk="__HDL_srcfile_1.htm#599" z="            if ( s_TYPE_EXD_RD == 1'b1 )    r_EXD_RD_SEL   &lt;= 1..." k="9653_2$009637" h="39888" c="g"/>
  </table>
  </div><div><a name="cvg9654"/><hr/><table>
  <tr l="600" lnk="__HDL_srcfile_1.htm#600" z="            if ( s_TYPE_EXD_WR == 1'b1 )    r_EXD_WR_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="600" lnk="__HDL_srcfile_1.htm#600" z="            if ( s_TYPE_EXD_WR == 1'b1 )    r_EXD_WR_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="600" lnk="__HDL_srcfile_1.htm#600" z="            if ( s_TYPE_EXD_WR == 1'b1 )    r_EXD_WR_SEL   &lt;= 1..." k="9654_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="600" lnk="__HDL_srcfile_1.htm#600" z="            if ( s_TYPE_EXD_WR == 1'b1 )    r_EXD_WR_SEL   &lt;= 1..." k="9654_2$009637" h="39888" c="g"/>
  </table>
  </div><div><a name="cvg9655"/><hr/><table>
  <tr l="601" lnk="__HDL_srcfile_1.htm#601" z="            if ( s_TYPE_CMD_RX == 1'b1 )    r_CMD_RX_SEL   &lt;= 1..." c="Y" p="66.66"/><tr/>
  <tr cr="m" t="I" l="601" lnk="__HDL_srcfile_1.htm#601" z="            if ( s_TYPE_CMD_RX == 1'b1 )    r_CMD_RX_SEL   &lt;= 1..." h="0" c="r"/>
  <tr cr="c" t="T" l="601" lnk="__HDL_srcfile_1.htm#601" z="            if ( s_TYPE_CMD_RX == 1'b1 )    r_CMD_RX_SEL   &lt;= 1..." k="9655_1$009637" h="270" c="g"/>
  <tr cr="c" t="A" l="601" lnk="__HDL_srcfile_1.htm#601" z="            if ( s_TYPE_CMD_RX == 1'b1 )    r_CMD_RX_SEL   &lt;= 1..." k="9655_2$009637" h="39888" c="g"/>
  </table>
  </div><div><a name="cvg9656"/><hr/><table>
  <tr l="612" lnk="__HDL_srcfile_1.htm#612" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="612" lnk="__HDL_srcfile_1.htm#612" z="        if (USER_RST) begin" k="9656_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="617" lnk="__HDL_srcfile_1.htm#617" z="            if (s_TYPE_INI_PK) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="612" lnk="__HDL_srcfile_1.htm#612" z="        if (USER_RST) begin" k="9656_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9657"/><hr/><table>
  <tr l="626" lnk="__HDL_srcfile_1.htm#626" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="626" lnk="__HDL_srcfile_1.htm#626" z="        if (USER_RST) begin" k="9657_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="631" lnk="__HDL_srcfile_1.htm#631" z="        end else begin" k="9657_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9658"/><hr/><table>
  <tr l="646" lnk="__HDL_srcfile_1.htm#646" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="646" lnk="__HDL_srcfile_1.htm#646" z="        if (USER_RST) begin" k="9658_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="651" lnk="__HDL_srcfile_1.htm#651" z="            if (s_TYPE_REG_RD) begin" k="9658_1$009637" h="150" c="g"/>
  <tr cr="c" t="A" l="646" lnk="__HDL_srcfile_1.htm#646" z="        if (USER_RST) begin" k="9658_2$009637" h="40008" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9659"/><hr/><table>
  <tr l="660" lnk="__HDL_srcfile_1.htm#660" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="660" lnk="__HDL_srcfile_1.htm#660" z="        if (USER_RST) begin" k="9659_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="663" lnk="__HDL_srcfile_1.htm#663" z="            if (r_REG_RD_SEL &amp; s_AUR_PL_SOP1) begin" k="9659_1$009637" h="150" c="g"/>
  <tr cr="c" t="A" l="660" lnk="__HDL_srcfile_1.htm#660" z="        if (USER_RST) begin" k="9659_2$009637" h="40008" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9660"/><hr/><table>
  <tr l="670" lnk="__HDL_srcfile_1.htm#670" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="670" lnk="__HDL_srcfile_1.htm#670" z="        if (USER_RST) begin" k="9660_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="672" lnk="__HDL_srcfile_1.htm#672" z="        end else begin" k="9660_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9661"/><hr/><table>
  <tr l="684" lnk="__HDL_srcfile_1.htm#684" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="684" lnk="__HDL_srcfile_1.htm#684" z="        if (USER_RST) begin" k="9661_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="689" lnk="__HDL_srcfile_1.htm#689" z="            if (s_TYPE_REG_RC) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="684" lnk="__HDL_srcfile_1.htm#684" z="        if (USER_RST) begin" k="9661_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9662"/><hr/><table>
  <tr l="698" lnk="__HDL_srcfile_1.htm#698" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="698" lnk="__HDL_srcfile_1.htm#698" z="        if (USER_RST) begin" k="9662_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="701" lnk="__HDL_srcfile_1.htm#701" z="            if (r_REG_RC_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="698" lnk="__HDL_srcfile_1.htm#698" z="        if (USER_RST) begin" k="9662_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9663"/><hr/><table>
  <tr l="708" lnk="__HDL_srcfile_1.htm#708" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="708" lnk="__HDL_srcfile_1.htm#708" z="        if (USER_RST) begin" k="9663_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="711" lnk="__HDL_srcfile_1.htm#711" z="            if (r_REG_RC_SEL &amp; s_AUR_PL_SOP2) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="708" lnk="__HDL_srcfile_1.htm#708" z="        if (USER_RST) begin" k="9663_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9664"/><hr/><table>
  <tr l="718" lnk="__HDL_srcfile_1.htm#718" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="718" lnk="__HDL_srcfile_1.htm#718" z="        if (USER_RST) begin" k="9664_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="720" lnk="__HDL_srcfile_1.htm#720" z="        end else begin" k="9664_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9665"/><hr/><table>
  <tr l="732" lnk="__HDL_srcfile_1.htm#732" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="732" lnk="__HDL_srcfile_1.htm#732" z="        if (USER_RST) begin" k="9665_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="737" lnk="__HDL_srcfile_1.htm#737" z="            if (s_TYPE_REG_WR) begin" k="9665_1$009637" h="40" c="g"/>
  <tr cr="c" t="A" l="732" lnk="__HDL_srcfile_1.htm#732" z="        if (USER_RST) begin" k="9665_2$009637" h="40118" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9666"/><hr/><table>
  <tr l="746" lnk="__HDL_srcfile_1.htm#746" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="746" lnk="__HDL_srcfile_1.htm#746" z="        if (USER_RST) begin" k="9666_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="749" lnk="__HDL_srcfile_1.htm#749" z="            if (r_REG_WR_SEL &amp; s_AUR_PL_SOP1) begin" k="9666_1$009637" h="40" c="g"/>
  <tr cr="c" t="A" l="746" lnk="__HDL_srcfile_1.htm#746" z="        if (USER_RST) begin" k="9666_2$009637" h="40118" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9667"/><hr/><table>
  <tr l="756" lnk="__HDL_srcfile_1.htm#756" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="756" lnk="__HDL_srcfile_1.htm#756" z="        if (USER_RST) begin" k="9667_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="759" lnk="__HDL_srcfile_1.htm#759" z="            if (r_REG_WR_SEL &amp; s_AUR_PL_SOP2) begin" k="9667_1$009637" h="40" c="g"/>
  <tr cr="c" t="A" l="756" lnk="__HDL_srcfile_1.htm#756" z="        if (USER_RST) begin" k="9667_2$009637" h="40118" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9668"/><hr/><table>
  <tr l="766" lnk="__HDL_srcfile_1.htm#766" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="766" lnk="__HDL_srcfile_1.htm#766" z="        if (USER_RST) begin" k="9668_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="768" lnk="__HDL_srcfile_1.htm#768" z="        end else begin" k="9668_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9669"/><hr/><table>
  <tr l="780" lnk="__HDL_srcfile_1.htm#780" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="780" lnk="__HDL_srcfile_1.htm#780" z="        if (USER_RST) begin" k="9669_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="785" lnk="__HDL_srcfile_1.htm#785" z="            if (s_TYPE_RAM_RD) begin" k="9669_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="780" lnk="__HDL_srcfile_1.htm#780" z="        if (USER_RST) begin" k="9669_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9670"/><hr/><table>
  <tr l="794" lnk="__HDL_srcfile_1.htm#794" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="794" lnk="__HDL_srcfile_1.htm#794" z="        if (USER_RST) begin" k="9670_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="799" lnk="__HDL_srcfile_1.htm#799" z="            if (r_RAM_RD_SEL &amp; s_AUR_PL_SOP1) begin" k="9670_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="794" lnk="__HDL_srcfile_1.htm#794" z="        if (USER_RST) begin" k="9670_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9671"/><hr/><table>
  <tr l="808" lnk="__HDL_srcfile_1.htm#808" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="808" lnk="__HDL_srcfile_1.htm#808" z="        if (USER_RST) begin" k="9671_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="810" lnk="__HDL_srcfile_1.htm#810" z="        end else begin" k="9671_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9672"/><hr/><table>
  <tr l="822" lnk="__HDL_srcfile_1.htm#822" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="822" lnk="__HDL_srcfile_1.htm#822" z="        if (USER_RST) begin" k="9672_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="827" lnk="__HDL_srcfile_1.htm#827" z="            if (s_TYPE_RAM_RC) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="822" lnk="__HDL_srcfile_1.htm#822" z="        if (USER_RST) begin" k="9672_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9673"/><hr/><table>
  <tr l="836" lnk="__HDL_srcfile_1.htm#836" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="836" lnk="__HDL_srcfile_1.htm#836" z="        if (USER_RST) begin" k="9673_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="841" lnk="__HDL_srcfile_1.htm#841" z="            if (r_RAM_RC_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="836" lnk="__HDL_srcfile_1.htm#836" z="        if (USER_RST) begin" k="9673_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9674"/><hr/><table>
  <tr l="850" lnk="__HDL_srcfile_1.htm#850" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="850" lnk="__HDL_srcfile_1.htm#850" z="        if (USER_RST) begin" k="9674_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="852" lnk="__HDL_srcfile_1.htm#852" z="        end else begin" k="9674_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9675"/><hr/><table>
  <tr l="858" lnk="__HDL_srcfile_1.htm#858" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="858" lnk="__HDL_srcfile_1.htm#858" z="        if (USER_RST) begin" k="9675_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="860" lnk="__HDL_srcfile_1.htm#860" z="        end else begin" k="9675_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9676"/><hr/><table>
  <tr l="866" lnk="__HDL_srcfile_1.htm#866" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="866" lnk="__HDL_srcfile_1.htm#866" z="        if (USER_RST) begin" k="9676_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="868" lnk="__HDL_srcfile_1.htm#868" z="        end else begin" k="9676_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9677"/><hr/><table>
  <tr l="874" lnk="__HDL_srcfile_1.htm#874" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="874" lnk="__HDL_srcfile_1.htm#874" z="        if (USER_RST) begin" k="9677_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="877" lnk="__HDL_srcfile_1.htm#877" z="        end else begin" k="9677_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9678"/><hr/><table>
  <tr l="890" lnk="__HDL_srcfile_1.htm#890" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="890" lnk="__HDL_srcfile_1.htm#890" z="        if (USER_RST) begin" k="9678_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="895" lnk="__HDL_srcfile_1.htm#895" z="            if (s_TYPE_RAM_WR) begin" k="9678_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="890" lnk="__HDL_srcfile_1.htm#890" z="        if (USER_RST) begin" k="9678_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9679"/><hr/><table>
  <tr l="904" lnk="__HDL_srcfile_1.htm#904" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="904" lnk="__HDL_srcfile_1.htm#904" z="        if (USER_RST) begin" k="9679_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="909" lnk="__HDL_srcfile_1.htm#909" z="            if (r_RAM_WR_SEL &amp; s_AUR_PL_SOP1) begin" k="9679_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="904" lnk="__HDL_srcfile_1.htm#904" z="        if (USER_RST) begin" k="9679_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9680"/><hr/><table>
  <tr l="918" lnk="__HDL_srcfile_1.htm#918" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="918" lnk="__HDL_srcfile_1.htm#918" z="        if (USER_RST) begin" k="9680_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="920" lnk="__HDL_srcfile_1.htm#920" z="        end else begin" k="9680_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9681"/><hr/><table>
  <tr l="926" lnk="__HDL_srcfile_1.htm#926" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="926" lnk="__HDL_srcfile_1.htm#926" z="        if (USER_RST) begin" k="9681_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="928" lnk="__HDL_srcfile_1.htm#928" z="        end else begin" k="9681_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9682"/><hr/><table>
  <tr l="934" lnk="__HDL_srcfile_1.htm#934" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="934" lnk="__HDL_srcfile_1.htm#934" z="        if (USER_RST) begin" k="9682_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="936" lnk="__HDL_srcfile_1.htm#936" z="        end else begin" k="9682_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9683"/><hr/><table>
  <tr l="942" lnk="__HDL_srcfile_1.htm#942" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="942" lnk="__HDL_srcfile_1.htm#942" z="        if (USER_RST) begin" k="9683_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="945" lnk="__HDL_srcfile_1.htm#945" z="        end else begin" k="9683_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9684"/><hr/><table>
  <tr l="958" lnk="__HDL_srcfile_1.htm#958" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="958" lnk="__HDL_srcfile_1.htm#958" z="        if (USER_RST) begin" k="9684_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="963" lnk="__HDL_srcfile_1.htm#963" z="            if (s_TYPE_DDR_RD) begin" k="9684_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="958" lnk="__HDL_srcfile_1.htm#958" z="        if (USER_RST) begin" k="9684_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9685"/><hr/><table>
  <tr l="972" lnk="__HDL_srcfile_1.htm#972" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="972" lnk="__HDL_srcfile_1.htm#972" z="        if (USER_RST) begin" k="9685_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="976" lnk="__HDL_srcfile_1.htm#976" z="            if (r_DDR_RD_SEL &amp; s_AUR_PL_SOP1) begin" k="9685_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="972" lnk="__HDL_srcfile_1.htm#972" z="        if (USER_RST) begin" k="9685_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9686"/><hr/><table>
  <tr l="984" lnk="__HDL_srcfile_1.htm#984" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="984" lnk="__HDL_srcfile_1.htm#984" z="        if (USER_RST) begin" k="9686_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="986" lnk="__HDL_srcfile_1.htm#986" z="        end else begin" k="9686_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9687"/><hr/><table>
  <tr l="998" lnk="__HDL_srcfile_1.htm#998" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="998" lnk="__HDL_srcfile_1.htm#998" z="        if (USER_RST) begin" k="9687_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1003" lnk="__HDL_srcfile_1.htm#1003" z="            if (s_TYPE_DDR_RC) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="998" lnk="__HDL_srcfile_1.htm#998" z="        if (USER_RST) begin" k="9687_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9688"/><hr/><table>
  <tr l="1012" lnk="__HDL_srcfile_1.htm#1012" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1012" lnk="__HDL_srcfile_1.htm#1012" z="        if (USER_RST) begin" k="9688_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1016" lnk="__HDL_srcfile_1.htm#1016" z="            if (r_DDR_RC_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1012" lnk="__HDL_srcfile_1.htm#1012" z="        if (USER_RST) begin" k="9688_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9689"/><hr/><table>
  <tr l="1024" lnk="__HDL_srcfile_1.htm#1024" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1024" lnk="__HDL_srcfile_1.htm#1024" z="        if (USER_RST) begin" k="9689_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1026" lnk="__HDL_srcfile_1.htm#1026" z="        end else begin" k="9689_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9690"/><hr/><table>
  <tr l="1032" lnk="__HDL_srcfile_1.htm#1032" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1032" lnk="__HDL_srcfile_1.htm#1032" z="        if (USER_RST) begin" k="9690_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1034" lnk="__HDL_srcfile_1.htm#1034" z="        end else begin" k="9690_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9691"/><hr/><table>
  <tr l="1040" lnk="__HDL_srcfile_1.htm#1040" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1040" lnk="__HDL_srcfile_1.htm#1040" z="        if (USER_RST) begin" k="9691_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1042" lnk="__HDL_srcfile_1.htm#1042" z="        end else begin" k="9691_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9692"/><hr/><table>
  <tr l="1048" lnk="__HDL_srcfile_1.htm#1048" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1048" lnk="__HDL_srcfile_1.htm#1048" z="        if (USER_RST) begin" k="9692_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1051" lnk="__HDL_srcfile_1.htm#1051" z="        end else begin" k="9692_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9693"/><hr/><table>
  <tr l="1064" lnk="__HDL_srcfile_1.htm#1064" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1064" lnk="__HDL_srcfile_1.htm#1064" z="        if (USER_RST) begin" k="9693_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="1069" lnk="__HDL_srcfile_1.htm#1069" z="            if (s_TYPE_DDR_WR) begin" k="9693_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="1064" lnk="__HDL_srcfile_1.htm#1064" z="        if (USER_RST) begin" k="9693_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9694"/><hr/><table>
  <tr l="1078" lnk="__HDL_srcfile_1.htm#1078" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1078" lnk="__HDL_srcfile_1.htm#1078" z="        if (USER_RST) begin" k="9694_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="1082" lnk="__HDL_srcfile_1.htm#1082" z="            if (r_DDR_WR_SEL &amp; s_AUR_PL_SOP1) begin" k="9694_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="1078" lnk="__HDL_srcfile_1.htm#1078" z="        if (USER_RST) begin" k="9694_2$009637" h="40138" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9695"/><hr/><table>
  <tr l="1090" lnk="__HDL_srcfile_1.htm#1090" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1090" lnk="__HDL_srcfile_1.htm#1090" z="        if (USER_RST) begin" k="9695_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1092" lnk="__HDL_srcfile_1.htm#1092" z="        end else begin" k="9695_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9696"/><hr/><table>
  <tr l="1098" lnk="__HDL_srcfile_1.htm#1098" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1098" lnk="__HDL_srcfile_1.htm#1098" z="        if (USER_RST) begin" k="9696_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1100" lnk="__HDL_srcfile_1.htm#1100" z="        end else begin" k="9696_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9697"/><hr/><table>
  <tr l="1106" lnk="__HDL_srcfile_1.htm#1106" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1106" lnk="__HDL_srcfile_1.htm#1106" z="        if (USER_RST) begin" k="9697_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1108" lnk="__HDL_srcfile_1.htm#1108" z="        end else begin" k="9697_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9698"/><hr/><table>
  <tr l="1114" lnk="__HDL_srcfile_1.htm#1114" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1114" lnk="__HDL_srcfile_1.htm#1114" z="        if (USER_RST) begin" k="9698_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1117" lnk="__HDL_srcfile_1.htm#1117" z="        end else begin" k="9698_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9699"/><hr/><table>
  <tr l="1130" lnk="__HDL_srcfile_1.htm#1130" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1130" lnk="__HDL_srcfile_1.htm#1130" z="        if (USER_RST) begin" k="9699_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1135" lnk="__HDL_srcfile_1.htm#1135" z="            if (s_TYPE_CMD_RX) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1130" lnk="__HDL_srcfile_1.htm#1130" z="        if (USER_RST) begin" k="9699_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9700"/><hr/><table>
  <tr l="1144" lnk="__HDL_srcfile_1.htm#1144" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1144" lnk="__HDL_srcfile_1.htm#1144" z="        if (USER_RST) begin" k="9700_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1146" lnk="__HDL_srcfile_1.htm#1146" z="        end else begin" k="9700_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9701"/><hr/><table>
  <tr l="1152" lnk="__HDL_srcfile_1.htm#1152" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1152" lnk="__HDL_srcfile_1.htm#1152" z="        if (USER_RST) begin" k="9701_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1154" lnk="__HDL_srcfile_1.htm#1154" z="        end else begin" k="9701_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9702"/><hr/><table>
  <tr l="1160" lnk="__HDL_srcfile_1.htm#1160" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1160" lnk="__HDL_srcfile_1.htm#1160" z="        if (USER_RST) begin" k="9702_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1162" lnk="__HDL_srcfile_1.htm#1162" z="        end else begin" k="9702_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9703"/><hr/><table>
  <tr l="1168" lnk="__HDL_srcfile_1.htm#1168" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1168" lnk="__HDL_srcfile_1.htm#1168" z="        if (USER_RST) begin" k="9703_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1170" lnk="__HDL_srcfile_1.htm#1170" z="        end else begin" k="9703_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9704"/><hr/><table>
  <tr l="1182" lnk="__HDL_srcfile_1.htm#1182" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1182" lnk="__HDL_srcfile_1.htm#1182" z="        if (USER_RST) begin" k="9704_0$009637" h="268" c="g"/>
  <tr cr="c" t="T" l="1187" lnk="__HDL_srcfile_1.htm#1187" z="            if (s_TYPE_DDR_WR) begin" k="9704_1$009637" h="20" c="g"/>
  <tr cr="c" t="A" l="1182" lnk="__HDL_srcfile_1.htm#1182" z="        if (USER_RST) begin" k="9704_2$009637" h="40138" c="g"/>
  </table>
  </div><div><a name="cvg9705"/><hr/><table>
  <tr l="1196" lnk="__HDL_srcfile_1.htm#1196" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1196" lnk="__HDL_srcfile_1.htm#1196" z="        if (USER_RST) begin" k="9705_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1200" lnk="__HDL_srcfile_1.htm#1200" z="            if (r_CFG_WR_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1196" lnk="__HDL_srcfile_1.htm#1196" z="        if (USER_RST) begin" k="9705_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9706"/><hr/><table>
  <tr l="1208" lnk="__HDL_srcfile_1.htm#1208" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1208" lnk="__HDL_srcfile_1.htm#1208" z="        if (USER_RST) begin" k="9706_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1210" lnk="__HDL_srcfile_1.htm#1210" z="        end else begin" k="9706_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9707"/><hr/><table>
  <tr l="1216" lnk="__HDL_srcfile_1.htm#1216" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1216" lnk="__HDL_srcfile_1.htm#1216" z="        if (USER_RST) begin" k="9707_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1218" lnk="__HDL_srcfile_1.htm#1218" z="        end else begin" k="9707_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9708"/><hr/><table>
  <tr l="1224" lnk="__HDL_srcfile_1.htm#1224" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1224" lnk="__HDL_srcfile_1.htm#1224" z="        if (USER_RST) begin" k="9708_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1226" lnk="__HDL_srcfile_1.htm#1226" z="        end else begin" k="9708_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9709"/><hr/><table>
  <tr l="1232" lnk="__HDL_srcfile_1.htm#1232" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1232" lnk="__HDL_srcfile_1.htm#1232" z="        if (USER_RST) begin" k="9709_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1235" lnk="__HDL_srcfile_1.htm#1235" z="        end else begin" k="9709_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9710"/><hr/><table>
  <tr l="1248" lnk="__HDL_srcfile_1.htm#1248" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1248" lnk="__HDL_srcfile_1.htm#1248" z="        if (USER_RST) begin" k="9710_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1253" lnk="__HDL_srcfile_1.htm#1253" z="            if (s_TYPE_EXD_RD) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1248" lnk="__HDL_srcfile_1.htm#1248" z="        if (USER_RST) begin" k="9710_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9711"/><hr/><table>
  <tr l="1262" lnk="__HDL_srcfile_1.htm#1262" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1262" lnk="__HDL_srcfile_1.htm#1262" z="        if (USER_RST) begin" k="9711_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1267" lnk="__HDL_srcfile_1.htm#1267" z="            if (r_EXD_RD_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1262" lnk="__HDL_srcfile_1.htm#1262" z="        if (USER_RST) begin" k="9711_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9712"/><hr/><table>
  <tr l="1276" lnk="__HDL_srcfile_1.htm#1276" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1276" lnk="__HDL_srcfile_1.htm#1276" z="        if (USER_RST) begin" k="9712_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1278" lnk="__HDL_srcfile_1.htm#1278" z="        end else begin" k="9712_1$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9713"/><hr/><table>
  <tr l="1290" lnk="__HDL_srcfile_1.htm#1290" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1290" lnk="__HDL_srcfile_1.htm#1290" z="        if (USER_RST) begin" k="9713_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1295" lnk="__HDL_srcfile_1.htm#1295" z="            if (s_TYPE_EXD_WR) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1290" lnk="__HDL_srcfile_1.htm#1290" z="        if (USER_RST) begin" k="9713_2$009637" h="40158" c="g"/>
  </table>
  </div><div><a name="cvg9714"/><hr/><table>
  <tr l="1304" lnk="__HDL_srcfile_1.htm#1304" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="1304" lnk="__HDL_srcfile_1.htm#1304" z="        if (USER_RST) begin" k="9714_0$009637" h="268" c="g"/>
  <tr cr="m" t="T" l="1309" lnk="__HDL_srcfile_1.htm#1309" z="            if (r_EXD_WR_SEL &amp; s_AUR_PL_SOP1) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1304" lnk="__HDL_srcfile_1.htm#1304" z="        if (USER_RST) begin" k="9714_2$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9715"/><hr/><table>
  <tr l="1318" lnk="__HDL_srcfile_1.htm#1318" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1318" lnk="__HDL_srcfile_1.htm#1318" z="        if (USER_RST) begin" k="9715_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1320" lnk="__HDL_srcfile_1.htm#1320" z="        end else begin" k="9715_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9716"/><hr/><table>
  <tr l="1326" lnk="__HDL_srcfile_1.htm#1326" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1326" lnk="__HDL_srcfile_1.htm#1326" z="        if (USER_RST) begin" k="9716_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1328" lnk="__HDL_srcfile_1.htm#1328" z="        end else begin" k="9716_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9717"/><hr/><table>
  <tr l="1334" lnk="__HDL_srcfile_1.htm#1334" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1334" lnk="__HDL_srcfile_1.htm#1334" z="        if (USER_RST) begin" k="9717_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1336" lnk="__HDL_srcfile_1.htm#1336" z="        end else begin" k="9717_1$009637" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg9718"/><hr/><table>
  <tr l="1342" lnk="__HDL_srcfile_1.htm#1342" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1342" lnk="__HDL_srcfile_1.htm#1342" z="        if (USER_RST) begin" k="9718_0$009637" h="268" c="g"/>
  <tr cr="c" t="E" l="1345" lnk="__HDL_srcfile_1.htm#1345" z="        end else begin" k="9718_1$009637" h="40158" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
