/*

Xilinx Vivado v2018.1 (64-bit) [Major: 2018, Minor: 1]
SW Build: 2188600 on Wed Apr  4 18:40:38 MDT 2018
IP Build: 2185939 on Wed Apr  4 20:55:05 MDT 2018

Process ID: 8076
License: Customer

Current time: 	Wed Jul 01 18:28:44 MSK 2020
Time zone: 	Moscow Standard Time (Europe/Moscow)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1366x768
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 264 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/Xilinx/Vivado/2018.1/tps/win64/jre
Java executable location: 	D:/Xilinx/Vivado/2018.1/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	Oleg
User home directory: C:/Users/Oleg
User working directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
User country: 	RU
User language: 	ru
User locale: 	ru_RU

RDI_BASEROOT: D:/Xilinx/Vivado
HDI_APPROOT: D:/Xilinx/Vivado/2018.1
RDI_DATADIR: D:/Xilinx/Vivado/2018.1/data
RDI_BINDIR: D:/Xilinx/Vivado/2018.1/bin

Vivado preferences file location: C:/Users/Oleg/AppData/Roaming/Xilinx/Vivado/2018.1/vivado.xml
Vivado preferences directory: C:/Users/Oleg/AppData/Roaming/Xilinx/Vivado/2018.1/
Vivado layouts directory: C:/Users/Oleg/AppData/Roaming/Xilinx/Vivado/2018.1/layouts
PlanAhead jar file location: 	D:/Xilinx/Vivado/2018.1/lib/classes/planAhead.jar
Vivado log file location: 	D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
Vivado journal file location: 	D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.jou
Engine tmp dir: 	D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/.Xil/Vivado-8076-DESKTOP-74PT5QQ

GUI allocated memory:	196 MB
GUI max memory:		3,052 MB
Engine allocated memory: 546 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 56 MB (+56768kb) [00:00:11]
// [Engine Memory]: 503 MB (+376392kb) [00:00:11]
// bv (ch):  Open Project : addNotify
// Opening Vivado Project: D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr. Version: Vivado v2018.1 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr 
// [GUI Memory]: 66 MB (+6766kb) [00:00:13]
// [Engine Memory]: 546 MB (+17927kb) [00:00:13]
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Engine heap size: 559 MB. GUI used memory: 34 MB. Current time: 7/1/20 6:28:46 PM MSK
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 581 MB (+8464kb) [00:00:23]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 619 MB (+9759kb) [00:00:30]
// [Engine Memory]: 656 MB (+5534kb) [00:00:34]
// Tcl Message: open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 679 MB. GUI used memory: 42 MB. Current time: 7/1/20 6:29:10 PM MSK
// Tcl Message: open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 869.020 ; gain = 149.293 
// Project name: arty_scr1; location: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1; part: xc7a35ticsg324-1L
// WARNING: updateGUI() is taking  1021 ms.
dismissDialog("Open Project"); // bv (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 69 MB (+242kb) [00:02:18]
// [GUI Memory]: 73 MB (+307kb) [00:03:58]
// [GUI Memory]: 77 MB (+413kb) [00:05:43]
// [Engine Memory]: 690 MB (+1834kb) [00:08:58]
// Elapsed time: 609 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv)]", 2); // B (D, ch)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv)]", 2); // B (D, ch)
// PAPropertyPanels.initPanels (arty_scr1.sv) elapsed time: 0.4s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv)]", 2, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv)]", 4, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_sys_pll : sys_pll (sys_pll.bd)]", 3, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_sys_pll : sys_pll (sys_pll.bd), sys_pll (sys_pll.v)]", 4, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
// [GUI Memory]: 82 MB (+1377kb) [00:11:00]
// bv (ch):  Open Block Design : addNotify
// Tcl Message: open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd} 
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0 
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 700 MB. GUI used memory: 44 MB. Current time: 7/1/20 6:39:37 PM MSK
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 775 MB (+52971kb) [00:11:17]
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: Successfully read diagram <sys_pll> from BD file <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd> 
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 967.133 ; gain = 87.598 
// Elapsed time: 20 seconds
dismissDialog("Open Block Design"); // bv (ch)
// PAPropertyPanels.initPanels (clk_wiz_0) elapsed time: 0.2s
// [GUI Memory]: 87 MB (+600kb) [00:11:25]
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// O (ch):  Re-customize IP : addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 897 MB. GUI used memory: 50 MB. Current time: 7/1/20 6:40:02 PM MSK
// [Engine Memory]: 908 MB (+98696kb) [00:11:32]
// r (ch): Re-customize IP: addNotify
// [GUI Memory]: 94 MB (+3121kb) [00:11:38]
// Elapsed time: 17 seconds
dismissDialog("Re-customize IP"); // O (ch)
// Elapsed time: 305 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 2); // cI (C, r)
setText("CLKOUT1 REQUESTED OUT FREQ", "25.000"); // z (cJ, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Re-customize IP"); // r (ch)
// Tcl Command: 'set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_bd_cells clk_wiz_0]'
// r (ch): Re-customize IP: addNotify
// bv (r):  Customize IP : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_bd_cells clk_wiz_0] 
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: endgroup 
dismissDialog("Customize IP"); // bv (r)
// TclEventType: DG_ANALYSIS_MSG_RESET
// WARNING: HTimer (StateMonitor Timer) is taking too long to process. Increasing delay to 4000 ms.
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /sys_pll 
// TclEventType: FILE_SET_CHANGE
// bv (ch):  Save Design : addNotify
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd>  
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Design"); // bv (ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /clk_in_1 
// CommandFailedException: ERROR: [BD 41-113] Interface Net not found: /clk_in_1 
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ch)
// RDIResource.RDIViews_PROPERTIES: Block Properties: close view
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_riscv_isa_decoding.svh]", 6, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_riscv_isa_decoding.svh]", 6, false, false, false, false, false, true); // B (D, ch) - Double Click
// Elapsed time: 169 seconds
selectTab((HResource) null, (HResource) null, "Design", 1); // aE (Q, ch)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ch)
// [GUI Memory]: 101 MB (+2213kb) [00:35:40]
// Elapsed time: 1162 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 24); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_2]", 25); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_2, arty_scr1_physical.xdc]", 27, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_2, arty_scr1_physical.xdc]", 27, false, false, false, false, false, true); // B (D, ch) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_2, arty_scr1_synth.xdc]", 26, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_2, arty_scr1_synth.xdc]", 26, false, false, false, false, false, true); // B (D, ch) - Double Click
selectCodeEditor("arty_scr1_synth.xdc", 162, 126); // cd (w, ch)
selectCodeEditor("arty_scr1_synth.xdc", 461, 128); // cd (w, ch)
selectCodeEditor("arty_scr1_synth.xdc", 473, 128); // cd (w, ch)
selectCodeEditor("arty_scr1_synth.xdc", 492, 130); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 88 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // k (j, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 30); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 31); // B (D, ch)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ch): Add Sources: addNotify
// [GUI Memory]: 111 MB (+4459kb) [00:41:25]
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 68 MB. Current time: 7/1/20 7:10:02 PM MSK
// Elapsed time: 37 seconds
setFileChooser("D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 42 seconds
dismissDialog("Add Sources"); // c (ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// c (ch): Add Sources: addNotify
// bv (c):  Add Simulation Sources  : addNotify
// Tcl Message: add_files -fileset sim_1 -norecurse -scan_for_includes D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Simulation Sources"); // bv (c)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tesb_ialu (testb_ialu.sv)]", 35, true, false, false, false, true, false); // B (D, ch) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, Popup.HeavyWeightWindow)
// Elapsed time: 22 seconds
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top tesb_ialu [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /sys_pll 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: generate_target Simulation [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] 
// Tcl Message: Wrote  : <D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd>  
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// CommandFailedException: ERROR: [BD 41-45] Cell path not found: /sys_pll 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/synth/sys_pll.v VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sim/sys_pll.v VHDL Output written to : D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hdl/sys_pll_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 . 
// Tcl Message: Exporting to file D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hw_handoff/sys_pll.hwh Generated Block Design Tcl file D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/hw_handoff/sys_pll_bd.tcl Generated Hardware Definition File D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/synth/sys_pll.hwdef 
// Tcl Message: export_ip_user_files -of_objects [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.895 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '10' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.895 ; gain = 2.254 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 41 seconds
// Elapsed time: 41 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 162, 40); // dn (ae, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 1); // k (j, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tesb_ialu (testb_ialu.sv)]", 34, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tesb_ialu (testb_ialu.sv)]", 34, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
// [GUI Memory]: 117 MB (+300kb) [00:44:26]
// Elapsed time: 96 seconds
selectCodeEditor("testb_ialu.sv", 234, 147); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 234, 147, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 300, 134); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 302, 141); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 294, 82); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '8' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. 
// Tcl Message: ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 31 seconds
// Elapsed time: 31 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 165, 78); // dn (ae, ch)
selectCodeEditor("testb_ialu.sv", 210, 99); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 210, 99, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv)]", 37); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv)]", 39); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv)]", 44); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv)]", 47); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 50); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv)]", 51, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv)]", 51, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
selectCodeEditor("scr1_pipe_ialu.sv", 145, 61); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 145, 61, false, false, false, false, true); // cd (w, ch) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 50, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 50, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
// Elapsed time: 13 seconds
selectCodeEditor("testb_ialu.sv", 48, 150); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 48, 150, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 49, 115); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 49, 115, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 268, 134); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 209, 108); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 235, 110); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 215, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 211, 110); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 243, 103); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu ERROR: [VRFC 10-1468] type type_scr1_ialu_cmd_sel_e is used before its declaration [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:10] ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3] "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 23 seconds
// Elapsed time: 23 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 212, 55); // dn (ae, ch)
// Elapsed time: 19 seconds
selectCodeEditor("testb_ialu.sv", 134, 65); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 134, 65, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 67, 56); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 123, 66); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 116, 58); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 117, 80); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 125, 40); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 133, 55); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu ERROR: [VRFC 10-1468] type type_scr1_ialu_cmd_sel_e is used before its declaration [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:10] ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3] "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 7 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.", 1); // b (D, a)
// Elapsed time: 10 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 16 seconds
selectCodeEditor("testb_ialu.sv", 211, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 75, 65); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 145, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 198, 88); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 26 seconds
// Elapsed time: 26 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 12 seconds
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_ialu.sv", 194, 300); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 330, 70); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 101, 101); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 166, 194); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu ERROR: [VRFC 10-91] SCR1_FPU_CMD_FADD is not declared [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:27] ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:3] "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 13 seconds
// Elapsed time: 13 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
// Elapsed time: 27 seconds
selectCodeEditor("testb_ialu.sv", 155, 41); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 155, 41, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 124 MB (+1348kb) [00:52:08]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. 
// Tcl Message: ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.406 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 47 seconds
// Elapsed time: 47 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 44 seconds
selectCodeEditor("testb_ialu.sv", 112, 41); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 111, 41, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 59, 53); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 55, 44); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 55, 44, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 127, 49); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 128, 49, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 241, 56); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 15 seconds
selectCodeEditor("testb_ialu.sv", 80, 76); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // B (f, ch)
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // B (f, ch)
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // B (f, ch)
selectCodeEditor("testb_ialu.sv", 126, 24); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// an (ch): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (an)
// bv (ch):  Save Constraints : addNotify
// e (ch):  Run Simulation : addNotify
dismissDialog("Save Project"); // an (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. 
// Tcl Message: ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.703 ; gain = 0.297 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 19 seconds
// Elapsed time: 17 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 391 seconds
selectCodeEditor("testb_ialu.sv", 238, 73); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
// Elapsed time: 44 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tesb_ialu (testb_ialu.sv), scr1_pipe_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv)]", 35, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tesb_ialu (testb_ialu.sv), scr1_pipe_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv)]", 35, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
selectCodeEditor("scr1_pipe_ialu.sv", 326, 76); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 201, 84); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 153, 27); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 111, 41); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 104, 23); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 209, 49); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 109, 90); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1262.160 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. 
// Tcl Message: ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1262.160 ; gain = 3.457 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 31 seconds
// Elapsed time: 31 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 13 seconds
selectCodeEditor("testb_ialu.sv", 198, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 198, 113, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 239, 77); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 108, 41); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 111, 47); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 110, 57); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 34, 77); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 28, 76); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 158, 78); // cd (w, ch)
// [GUI Memory]: 131 MB (+720kb) [01:04:06]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1264.188 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. 
// Tcl Message: ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.188 ; gain = 2.027 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 23 seconds
// Elapsed time: 23 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_ialu.sv", 50, 127); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 232, 129); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 209, 129); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 209, 129, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 236, 89); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 221, 86); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 221, 86, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ialu_cmd"); // l (aP, ch)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1266.109 ; gain = 1.922 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 9 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectButton(PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV, (String) null); // B (E, ch)
// Run Command: PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 293, 78); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_riscv_isa_decoding.svh]", 6, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_riscv_isa_decoding.svh]", 6, false, false, false, false, false, true); // B (D, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 103, 45); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 103, 45, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 272, 71); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 303, 74); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 64, 61); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 289, 80); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 289, 80, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 99, 83); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 99, 83, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 97, 88); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 97, 88, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 333, 120); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 333, 120, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 412, 77, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 357, 80); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 357, 80, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 357, 80); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 198, 70); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_ialu.sv", 335, 74); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 335, 74, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 376, 85); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 376, 85); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 313, 58); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 318, 92); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 312, 70); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 270, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 261, 76); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 268, 77); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 342, 78); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 335, 115); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceOtoP.PlanAheadTab_SHOW_FLOW_NAVIGATOR, "Flow Navigator"); // z (L, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1268.813 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1268.813 ; gain = 2.703 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 105 seconds
// Elapsed time: 105 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 16 seconds
selectCodeEditor("testb_ialu.sv", 208, 83); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 208, 83, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 341, 31); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 341, 31, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 329, 176); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 329, 176, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_exu.sv", 202, 228); // cd (w, ch)
selectCodeEditor("scr1_pipe_exu.sv", 202, 228, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_exu.sv", 597, 396); // cd (w, ch)
selectCodeEditor("scr1_pipe_exu.sv", 597, 396, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_exu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 336, 171); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 336, 171, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
// Elapsed time: 21 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ialu_cmd"); // l (aP, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 1); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SYSTEM_HIERARCHY, "Design"); // aw
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_idu : scr1_pipe_idu (scr1_pipe_idu.sv)]", 49, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_idu : scr1_pipe_idu (scr1_pipe_idu.sv)]", 49, false, false, false, false, false, true); // B (D, ch) - Double Click
selectCodeEditor("scr1_pipe_idu.sv", 222, 175); // cd (w, ch)
// [GUI Memory]: 139 MB (+1556kb) [01:10:53]
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ialu_cmd"); // l (aP, ch)
selectCodeEditor("scr1_pipe_idu.sv", 295, 90); // cd (w, ch)
selectCodeEditor("scr1_pipe_idu.sv", 295, 90, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_idu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 121, 285); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 121, 285, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 373, 258); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 76 MB. Current time: 7/1/20 7:40:03 PM MSK
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1271.598 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.598 ; gain = 2.785 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 26 seconds
// Elapsed time: 26 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
// Elapsed time: 10 seconds
selectCodeEditor("testb_ialu.sv", 215, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 215, 75, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 23 seconds
selectCodeEditor("testb_ialu.sv", 109, 70); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 29, 92); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 29, 92, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 55, 92); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 55, 92, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1271.598 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.598 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 27 seconds
// Elapsed time: 28 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 71 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 106, 80); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 106, 80, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 185, 32); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 185, 32, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 114, 73); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 341, 84); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 162, 109); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 162, 109, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 117, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 117, 75, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 214, 76); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 214, 76, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 139, 36); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 242, 97); // cd (w, ch)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aP, ch)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ialu_cmp"); // l (aP, ch)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aP, ch)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aP, ch)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aP, ch)
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 203, 32); // cd (w, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
selectCodeEditor("testb_ialu.sv", 212, 342); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 423, 208); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 489, 223); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 337, 220); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 193, 191); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 193, 191, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 36, 174); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 36, 174, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("testb_ialu.sv", 230, 222); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 182, 242); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1271.598 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.598 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 25 seconds
// Elapsed time: 25 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
// Elapsed time: 106 seconds
selectCodeEditor("testb_ialu.sv", 217, 106); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 217, 106, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 269, 103); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 244, 105); // cd (w, ch)
// Elapsed time: 46 seconds
selectCodeEditor("testb_ialu.sv", 82, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 205, 75); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 205, 75, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 78, 110); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 78, 110, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 150, 75); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 150, 75, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 351, 294); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 351, 294, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 365, 320); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 469, 259); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 481, 246); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 407, 319); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("scr1_pipe_ialu.sv", 416, 352); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// an (ch): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (an)
// bv (ch):  Save Constraints : addNotify
// A (ch): Synthesis is Out-of-date: addNotify
// TclEventType: DG_GRAPH_STALE
dismissDialog("Save Project"); // an (ch)
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// TclEventType: DG_ANALYSIS_MSG_RESET
// bv (ch):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run sys_pll_clk_wiz_0_0_synth_1 
// f (ch): Launch Runs: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 7 seconds
dismissDialog("Launch Runs"); // f (ch)
// bv (ch):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
unMinimizeFrame(PAResourceOtoP.PAViews_REPORTS, "Reports"); // aw
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 19:50:02 2020] Launched sys_pll_clk_wiz_0_0_synth_1, synth_1... Run output will be captured here: sys_pll_clk_wiz_0_0_synth_1: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/sys_pll_clk_wiz_0_0_synth_1/runme.log synth_1: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 19:50:02 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
selectCodeEditor("scr1_pipe_ialu.sv", 395, 57); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 395, 57, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking too long to process. Increasing delay to 3000 ms.
// Elapsed time: 89 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 125, 115); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 125, 115, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 191, 73); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 191, 73, false, false, false, false, true); // cd (w, ch) - Double Click
// [GUI Memory]: 146 MB (+294kb) [01:23:57]
selectCodeEditor("scr1_pipe_ialu.sv", 368, 77); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 356, 79); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 356, 79, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectCodeEditor("scr1_pipe_idu.sv", 388, 95); // cd (w, ch)
selectCodeEditor("scr1_pipe_idu.sv", 388, 95, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: RUN_FAILED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// ah (ch): Synthesis Failed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (ch)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-439] module 'scr1_tracelog' not found [D:/GitHub/scr1-sdk_orig/scr1/src/pipeline/scr1_pipe_top.sv:714]. ]", 6, false); // ah (O, ch)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\GitHub\scr1-sdk_orig\scr1\src\pipeline\scr1_pipe_top.sv;-;;-;16;-;line;-;714;-;;-;16;-;"); // ah (O, ch)
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_arch_description.svh]", 3, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, scr1_arch_description.svh]", 3, false, false, false, false, false, true); // B (D, ch) - Double Click
selectCodeEditor("scr1_arch_description.svh", 4, 96); // cd (w, ch)
selectCodeEditor("scr1_arch_description.svh", 269, 3); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (ch)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// bv (ch):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 19:53:30 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 19:53:30 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// Elapsed time: 62 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
// Elapsed time: 12 seconds
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, ch)
// Elapsed time: 18 seconds
selectCodeEditor("scr1_pipe_idu.sv", 184, 196); // cd (w, ch)
selectCodeEditor("scr1_pipe_idu.sv", 184, 196, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_idu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_idu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_idu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "type_scr1_exu_cmd_s"); // l (aP, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 75); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 75, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 8); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
// Elapsed time: 32 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 211, 98); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 82, 89); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 0, 113); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 152, 118); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 149, 111); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 326, 168); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 29, 62); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 29, 62, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 130, 63); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 130, 63, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 170, 340); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 170, 325); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 175, 315); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 96, 357); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 93, 349); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 129, 321); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 79, 364); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 93, 347); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 135, 329); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 287, 253); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 273, 350); // cd (w, ch)
// [GUI Memory]: 153 MB (+262kb) [01:28:12]
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 139, 90); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 143, 78); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 143, 78, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 168, 84, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectCodeEditor("testb_ialu.sv", 60, 67); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 51, 82); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 51, 82, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 51, 82); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 51, 82, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectMenuItem(PAResourceOtoP.PACodeEditor_GOTO_DEFINITION, "Go to Definition"); // ac (ai, Popup.HeavyWeightWindow)
selectCodeEditor("scr1_pipe_ialu.sv", 66, 129); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 66, 129, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 211, 231); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 211, 231, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 78, 227); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 85, 229); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 285, 231); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 526, 182); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 2); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 134, 78); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 134, 78, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 191, 283); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 191, 283, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 247, 227); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ch):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.957 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '6' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 3000 ms.
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message:  ****** Webtalk v2018.1 (64-bit)   **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018   **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xsim.dir/tesb_ialu_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Common 17-206] Exiting Webtalk at Wed Jul  1 19:58:54 2020... 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1282.957 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tesb_ialu_behav -key {Behavioral:sim_1:Functional:tesb_ialu} -tclbatch {tesb_ialu.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: LOAD_FEATURE
// Tcl Message: Vivado Simulator 2018.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source tesb_ialu.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [GUI Memory]: 162 MB (+1207kb) [01:30:28]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 85 MB. Current time: 7/1/20 7:59:00 PM MSK
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.480 ; gain = 8.523 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tesb_ialu_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:06 . Memory (MB): peak = 1291.480 ; gain = 8.523 
// 'd' command handler elapsed time: 66 seconds
// Elapsed time: 66 seconds
dismissDialog("Run Simulation"); // e (ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 15 seconds
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 8); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 78 MB. Current time: 7/1/20 7:59:22 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ch)
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst[31:0]]", 6, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 78 MB. Current time: 7/1/20 7:59:33 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst[31:0]]", 6, true, false, false, false, true, false); // a (s, ch) - Popup Trigger - Node
selectMenu((HResource) null, "Name"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Waveform Style"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Signal Color"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Radix"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "Hexadecimal"); // Q (ch, Popup.HeavyWeightWindow)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst[31:0]]", 6, true, false, false, false, true, false); // a (s, ch) - Popup Trigger - Node
selectMenu((HResource) null, "Name"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Waveform Style"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Signal Color"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu((HResource) null, "Radix"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "ASCII"); // Q (ch, Popup.HeavyWeightWindow)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 4); // k (j, ch)
selectCodeEditor("scr1_pipe_idu.sv", 311, 42); // cd (w, ch)
selectCodeEditor("scr1_pipe_idu.sv", 311, 42, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_idu.sv", 318, 36); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 189, 194); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 189, 194, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 156, 210); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 243, 134); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 251, 173); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 89, 46); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 171, 95); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 212, 328); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 212, 328, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 162, 51); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 155, 43); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 67, 417); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 67, 417, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 195, 51); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 8, 57); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 8, 57, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 1, 77, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 215, 430); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 215, 430, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 83, 67); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 79, 70); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 178, 94); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 138, 66); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 140, 67); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.016 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.016 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.016 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1298.016 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1298.016 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1298.016 ; gain = 0.000 
// 'a' command handler elapsed time: 53 seconds
// Elapsed time: 53 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: RUN_COMPLETED
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 8); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 78 MB. Current time: 7/1/20 8:02:26 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
// Elapsed time: 14 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 107, 111); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 107, 111, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 69, 227); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 232, 229); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 67, 226); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 79, 102); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 79, 102, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 77, 224); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 68, 228); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 281, 196); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: DG_GRAPH_GENERATED
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_No", "No"); // JButton (A, G)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1300.160 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// 'a' command handler elapsed time: 55 seconds
// Elapsed time: 55 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 8); // k (j, ch)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 78 MB. Current time: 7/1/20 8:04:58 PM MSK
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 81, 145); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 131, 155); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 104, 162); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 172, 162); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// TclEventType: DG_GRAPH_GENERATED
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1300.160 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// 'a' command handler elapsed time: 52 seconds
// Elapsed time: 52 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 8); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_ialu.sv", 60, 50); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 60, 61); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 60, 61, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 100, 260); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 147, 266); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 166, 280); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 171, 288); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 171, 279); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 106, 299); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 209, 272); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 157, 285); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_ialu.sv", 239, 294); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu ERROR: [VRFC 10-1412] syntax error near @ [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:35] ERROR: [VRFC 10-2787] module tesb_ialu ignored due to previous errors [D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv:7] "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 15 seconds
// Elapsed time: 15 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor("testb_ialu.sv", 165, 271); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 165, 271); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 215, 233); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: relaunch_sim 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1300.160 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1300.160 ; gain = 0.000 
// 'a' command handler elapsed time: 50 seconds
// Elapsed time: 50 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 8); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 78 MB. Current time: 7/1/20 8:08:27 PM MSK
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 79 MB. Current time: 7/1/20 8:08:32 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 101, 99); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 102, 109); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 93, 89); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 113, 91); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 119, 90); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 60, 218); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 82, 205); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 102, 102); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 145, 99); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 106, 93); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 122, 96); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 32, 211); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 121, 100); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 44, 97, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ac (ai, Popup.HeavyWeightWindow)
selectCodeEditor("testb_ialu.sv", 69, 207); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 331, 231); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 91, 246); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 169, 238); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Elapsed time: 10 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (b)
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 10 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor("testb_ialu.sv", 139, 223); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 139, 244); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 226, 211); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: relaunch_sim 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 13 seconds
// Elapsed time: 13 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor("testb_ialu.sv", 217, 259); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 14, 239); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 17, 240, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 8, 221); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 8, 221, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey(null, null, 'z');
selectCodeEditor("testb_ialu.sv", 8, 217); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 8, 217, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 61, 234); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: relaunch_sim 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.445 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// 'a' command handler elapsed time: 49 seconds
// Elapsed time: 49 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 80 MB. Current time: 7/1/20 8:10:38 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 940 MB. GUI used memory: 80 MB. Current time: 7/1/20 8:10:42 PM MSK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 113, 247); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 113, 111); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 106, 105); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 4000 ms.
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.445 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1302.445 ; gain = 0.000 
// 'a' command handler elapsed time: 53 seconds
// Elapsed time: 53 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 37 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bi (ch): Implementation is Out-of-date: addNotify
selectButton(PAResourceQtoS.StaleRunDialog_YES, "Yes"); // a (bi)
selectButton(PAResourceQtoS.StaleRunDialog_YES, "Yes"); // a (bi)
// bv (ch):  Open Implemented Design : addNotify
dismissDialog("Implementation is Out-of-date"); // bi (ch)
// Tcl Message: open_run impl_1 
// [Engine Memory]: 994 MB (+41805kb) [01:44:09]
// HMemoryUtils.trashcanNow. Engine heap size: 1,167 MB. GUI used memory: 80 MB. Current time: 7/1/20 8:12:42 PM MSK
// [Engine Memory]: 1,168 MB (+130226kb) [01:44:15]
// HMemoryUtils.trashcanNow. Engine heap size: 1,224 MB. GUI used memory: 81 MB. Current time: 7/1/20 8:12:56 PM MSK
// [Engine Memory]: 1,262 MB (+37374kb) [01:44:30]
// HMemoryUtils.trashcanNow. Engine heap size: 1,316 MB. GUI used memory: 81 MB. Current time: 7/1/20 8:13:11 PM MSK
// [Engine Memory]: 1,694 MB (+386993kb) [01:44:45]
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,712 MB. GUI used memory: 81 MB. Current time: 7/1/20 8:13:21 PM MSK
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2018.1/data/parts/xilinx/artix7/devint/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 1.1s
// [Engine Memory]: 1,803 MB (+25411kb) [01:44:53]
// Device: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.6s
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 614 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Device 21-403] Loading part xc7a35ticsg324-1L INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.707 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.707 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// ExpRunCommands.openImplResults elapsed time: 53.9s
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2097.324 ; gain = 794.879 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,880 MB. GUI used memory: 109 MB. Current time: 7/1/20 8:13:37 PM MSK
// [Engine Memory]: 1,898 MB (+4966kb) [01:45:10]
// [GUI Memory]: 171 MB (+891kb) [01:45:10]
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 78 seconds
// Elapsed time: 73 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// [GUI Memory]: 180 MB (+350kb) [01:45:19]
// HMemoryUtils.trashcanNow. Engine heap size: 1,932 MB. GUI used memory: 148 MB. Current time: 7/1/20 8:13:52 PM MSK
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// Tcl Message: report_utilization -name utilization_1 
// bv (ch):  Report Utilization : addNotify
// TclEventType: UTILIZATION_RESULT_GENERATED
// [GUI Memory]: 190 MB (+1036kb) [01:45:44]
// HMemoryUtils.trashcanNow. Engine heap size: 1,960 MB. GUI used memory: 165 MB. Current time: 7/1/20 8:14:20 PM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.840 ; gain = 5.168 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.840 ; gain = 5.168 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 21 seconds
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 5878 ; 2829 ; 221 ; 68 ; 2016 ; 5878 ; 0 ; 1242 ; 16 ; 4 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 5510 ; 2494 ; 221 ; 68 ; 1924 ; 5510 ; 0 ; 956 ; 0 ; 4 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 4628 ; 1887 ; 219 ; 68 ; 1729 ; 4628 ; 0 ; 607 ; 0 ; 4 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 2920 ; 227 ; 14 ; 0 ; 1010 ; 2920 ; 0 ; 137 ; 0 ; 4 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
// PAPropertyPanels.initPanels (i_ialu (scr1_pipe_ialu)) elapsed time: 1.7s
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "i_ialu (scr1_pipe_ialu) ; 1506 ; 104 ; 11 ; 0 ; 546 ; 1506 ; 0 ; 97 ; 0 ; 4 ; 0 ; 0 ; 0 ; 0", 9, "i_ialu (scr1_pipe_ialu)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 1506 ; 104 ; 11 ; 0 ; 546 ; 1506 ; 0 ; 97 ; 0 ; 4 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 27 ; 0 ; 0 ; 0 ; 20 ; 27 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// [GUI Memory]: 200 MB (+511kb) [01:46:49]
// Device view-level: 0,5
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
// [GUI Memory]: 211 MB (+740kb) [01:47:06]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 9); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 8); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 9); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 8); // k (j, ch)
// Elapsed time: 31 seconds
selectCodeEditor("scr1_arch_description.svh", 436, 440); // cd (w, ch)
selectCodeEditor("scr1_arch_description.svh", 263, 294); // cd (w, ch)
selectCodeEditor("scr1_arch_description.svh", 16, 142); // cd (w, ch)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv)]", 27); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 30); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv)]", 31); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v)]", 32, true); // B (D, ch) - Node
// Elapsed time: 36 seconds
setText("PAResourceAtoD.AbstractFileView_READ_ONLY", "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v"); // c (B, ch)
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ac (ai, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 172 seconds
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // h (cM, ch)
selectCodeEditor("FPU.v", 343, 98); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U7 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v)]", 38); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U6 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v)]", 37); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_sitofp_32ns_3dEe_U5 : FPU_sitofp_32ns_3dEe (FPU_sitofp_32ns_3dEe.v)]", 36); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v)]", 35); // B (D, ch)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v)]", 35); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v)]", 35); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v)]", 34); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : xil_defaultlib.FPU_ap_fmul_0_max_dsp_32]", 37, false); // B (D, ch)
// [GUI Memory]: 223 MB (+1068kb) [01:53:03]
// Elapsed time: 48 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/} {FPU_ap_sitofp_4_no_dsp_32_ip.tcl}'
// Elapsed time: 12 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_4_no_dsp_32_ip.tcl"); // az (Y, ch)
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/} {FPU_ap_faddfsub_0_full_dsp_32_ip}'
// Elapsed time: 20 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl", true); // az (Y, ch)
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl'
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl'
// bv (ch):  Tcl Command Line : addNotify
// TclEventType: CREATE_IP_CORE
// Tcl Message: source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl 
// Tcl Message: # set vivado_ver [version -short] # set fpo_ver 7.1 # if {[regexp -nocase {2015\.1.*} $vivado_ver match]} { #     set fpo_ver 7.0 # } # create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_faddfsub_0_full_dsp_32 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # generate_target {synthesis simulation} [get_files FPU_ap_faddfsub_0_full_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... 
dismissDialog("Tcl Command Line"); // bv (ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl"); // az (Y, ch)
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/} {FPU_ap_fcmp_0_no_dsp_32_ip}'
// Elapsed time: 18 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl", true); // az (Y, ch)
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl'
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl'
// bv (ch):  Tcl Command Line : addNotify
// TclEventType: CREATE_IP_CORE
// Tcl Message: source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl 
// Tcl Message: # set vivado_ver [version -short] # set fpo_ver 7.1 # if {[regexp -nocase {2015\.1.*} $vivado_ver match]} { #     set fpo_ver 7.0 # } # create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fcmp_0_no_dsp_32 
// Tcl Message: ERROR: [Common 17-69] Command failed: IP name 'FPU_ap_fcmp_0_no_dsp_32' is already in use in this project.  Please choose a different name.  
dismissDialog("Tcl Command Line"); // bv (ch)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl"); // az (Y, ch)
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/} {FPU_ap_fmul_0_max_dsp_32_ip}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl", true); // az (Y, ch)
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl'
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl'
// bv (ch):  Tcl Command Line : addNotify
// TclEventType: CREATE_IP_CORE
// Tcl Message: source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl 
// Tcl Message: # set vivado_ver [version -short] # set fpo_ver 7.1 # if {[regexp -nocase {2015\.1.*} $vivado_ver match]} { #     set fpo_ver 7.0 # } # create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_fmul_0_max_dsp_32 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: # set_property generate_synth_checkpoint false [get_files FPU_ap_fmul_0_max_dsp_32.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # generate_target {synthesis simulation} [get_files FPU_ap_fmul_0_max_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'... 
dismissDialog("Tcl Command Line"); // bv (ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Command: 'rdi::info_commands bd::match_path'
// Tcl Command: 'bd::match_path {source} {C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/} {FPU_ap_sitofp_0_no_dsp_32_ip}'
// Elapsed time: 14 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl", true); // az (Y, ch)
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl'
// Tcl Command: 'source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl'
// bv (ch):  Tcl Command Line : addNotify
// TclEventType: CREATE_IP_CORE
// Tcl Message: source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl 
// Tcl Message: # set vivado_ver [version -short] # set fpo_ver 7.1 # if {[regexp -nocase {2015\.1.*} $vivado_ver match]} { #     set fpo_ver 7.0 # } # create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name FPU_ap_sitofp_0_no_dsp_32 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # generate_target {synthesis simulation} [get_files FPU_ap_sitofp_0_no_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_sitofp_0_no_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_sitofp_0_no_dsp_32'... 
dismissDialog("Tcl Command Line"); // bv (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U7 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v), FPU_ap_fcmp_0_no_dsp_32_u : FPU_ap_fcmp_0_no_dsp_32 (FPU_ap_fcmp_0_no_dsp_32.xci)]", 43, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U7 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v), FPU_ap_fcmp_0_no_dsp_32_u : FPU_ap_fcmp_0_no_dsp_32 (FPU_ap_fcmp_0_no_dsp_32.xci)]", 43, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
// [GUI Memory]: 236 MB (+2005kb) [01:55:33]
// Elapsed time: 22 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Operation Selection", 0); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
dismissDialog("Re-customize IP"); // r (ch)
selectCodeEditor("scr1_pipe_ialu.sv", 115, 44); // cd (w, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U7 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v), FPU_ap_fcmp_0_no_dsp_32_u : FPU_ap_fcmp_0_no_dsp_32 (FPU_ap_fcmp_0_no_dsp_32.xci)]", 43, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U7 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v)]", 42, true); // B (D, ch) - Node
selectCodeEditor("scr1_pipe_ialu.sv", 220, 80); // cd (w, ch)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_NO, "No"); // a (A)
// f (ch): Launch Runs: addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// 'cv' command handler elapsed time: 3 seconds
dismissDialog("Launch Runs"); // f (ch)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aC, ch)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (ch): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 112 MB. Current time: 7/1/20 8:25:02 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 1,966 MB. GUI used memory: 113 MB. Current time: 7/1/20 8:25:02 PM MSK
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
dismissDialog("Confirm Close"); // A (ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 3 seconds
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bv (ch):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 20:25:14 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 20:25:14 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:26:19 PM MSK
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 46 seconds
// Elapsed time: 47 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:26:34 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:26:35 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:26:35 PM MSK
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 125, 239); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 125, 239, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 132, 365); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 132, 365, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 294, 284); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:07 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 49 seconds
// Elapsed time: 49 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:28:35 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:35 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:36 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:37 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:38 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:48 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 97 MB. Current time: 7/1/20 8:28:48 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:28:48 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:48 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:28:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:28:49 PM MSK
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 61, 215); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 337, 74); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 3); // k (j, ch)
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 54, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 179, 169); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 8); // k (j, ch)
// Waveform: addNotify
selectCodeEditor("scr1_pipe_ialu.sv", 346, 180); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 350, 179); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 349, 225); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '6' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 51 seconds
// Elapsed time: 51 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:32:00 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:01 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:01 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:32:02 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:02 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:32:03 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:03 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:32:03 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:32:04 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:04 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:32:05 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:32:05 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 18 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmd[31:0]]", 3, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:32:17 PM MSK
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTableHeader(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "Name", 0); // m (c, ch)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_cmp ; 0 ; Logic", 5, "ialu_cmp", 0, false); // m (c, ch)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[5:0] ; 00 ; Array", 4, "ialu_res[5:0]", 0, true, false, false, false, true, false); // m (c, ch) - Popup Trigger - Node
selectMenu((HResource) null, "Radix"); // Z (ai, ch)
selectMenuItem((HResource) null, "Go to Source Code"); // ac (ai, ch)
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("testb_ialu.sv", 82, 179); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 52, 179); // cd (w, ch)
// TclEventType: RUN_COMPLETED
selectCodeEditor("testb_ialu.sv", 56, 164); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 56, 164, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 167, 178); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 43 seconds
// Elapsed time: 43 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 84 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:34:50 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:34:53 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:34:54 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:34:54 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:34:56 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:34:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:34:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:34:59 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:34:59 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:35:00 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:35:00 PM MSK
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 8); // k (j, ch)
selectCodeEditor("scr1_arch_description.svh", 15, 143); // cd (w, ch)
selectCodeEditor("scr1_arch_description.svh", 73, 165); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '6' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 55 seconds
// Elapsed time: 55 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:36:44 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:36:46 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:36:46 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:36:47 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:36:47 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 96 MB. Current time: 7/1/20 8:36:48 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 33 seconds
selectCodeEditor("testb_ialu.sv", 201, 202); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 201, 202, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 195, 212); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 195, 212, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 204, 239); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 204, 239, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 211, 219); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 211, 219, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 144, 252); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 142, 255, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 137, 253); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 137, 253, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 117, 117); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 105, 97); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 105, 97, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 74, 86); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 88); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 88, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 105, 79); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 105, 79, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 93); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 93, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 133, 191); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 106, 245); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 106, 245, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 227, 204); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 88, 101, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ac (ai, Popup.HeavyWeightWindow)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 131, 246); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 131, 246, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 248, 172); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 3000 ms.
// Tcl Message: Completed static elaboration 
// Tcl Message: Compiling module xil_defaultlib.tesb_ialu Compiling module xil_defaultlib.glbl Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp... Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc... 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2368.832 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// 'a' command handler elapsed time: 55 seconds
// Elapsed time: 56 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 94 MB. Current time: 7/1/20 8:40:13 PM MSK
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 26 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bi (ch): Implementation is Out-of-date: addNotify
selectButton(PAResourceQtoS.StaleRunDialog_YES, "Yes"); // a (bi)
// bv (ch):  Open Implemented Design : addNotify
dismissDialog("Implementation is Out-of-date"); // bi (ch)
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 95 MB. Current time: 7/1/20 8:41:21 PM MSK
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2018.1/data/parts/xilinx/artix7/devint/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 0.6s
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 592 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.832 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.395 ; gain = 21.563 
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: METHODOLOGY_ADDED
// Elapsed time: 15 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.5s
// 'dO' command handler elapsed time: 18 seconds
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// Elapsed time: 12 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// Elapsed time: 15 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aE (Q, ch)
selectTab((HResource) null, (HResource) null, "Power", 5); // aE (Q, ch)
selectTab((HResource) null, (HResource) null, "DRC", 6); // aE (Q, ch)
selectTab((HResource) null, (HResource) null, "Methodology", 7); // aE (Q, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// Tcl Message: report_utilization -name utilization_1 
// bv (ch):  Report Utilization : addNotify
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 183 MB. Current time: 7/1/20 8:42:11 PM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.258 ; gain = 13.668 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.258 ; gain = 13.668 
dismissDialog("Report Utilization"); // bv (ch)
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 5448 ; 2731 ; 211 ; 68 ; 1914 ; 5448 ; 0 ; 1171 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 5098 ; 2396 ; 211 ; 68 ; 1835 ; 5098 ; 0 ; 865 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 4216 ; 1789 ; 209 ; 68 ; 1632 ; 4216 ; 0 ; 522 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 2651 ; 129 ; 4 ; 0 ; 944 ; 2651 ; 0 ; 42 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 1161 ; 7 ; 1 ; 0 ; 452 ; 1161 ; 0 ; 3 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 333 ; 0 ; 0 ; 0 ; 117 ; 333 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U7 (FPU_fcmp_32ns_32neOg) ; 101 ; 0 ; 0 ; 0 ; 33 ; 101 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 12); // u (O, ch)
expandTreeTable((HResource) null, "FPU_ap_fcmp_0_no_dsp_32_u (FPU_ap_fcmp_0_no_dsp_32) ; 46 ; 0 ; 0 ; 0 ; 14 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 13); // u (O, ch)
// PAPropertyPanels.initPanels (FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)) elapsed time: 0.2s
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 201 ; 0 ; 0 ; 0 ; 78 ; 201 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 201 ; 0 ; 0 ; 0 ; 78 ; 201 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11); // u (O, ch)
expandTreeTable((HResource) null, "FPU_ap_fcmp_0_no_dsp_32_u (FPU_ap_fcmp_0_no_dsp_32__2) ; 46 ; 0 ; 0 ; 0 ; 15 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 12); // u (O, ch)
expandTreeTable((HResource) null, "U0 (floating_point_v7_1_6__parameterized5__2) ; 46 ; 0 ; 0 ; 0 ; 15 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 13); // u (O, ch)
expandTreeTable((HResource) null, "i_synth (floating_point_v7_1_6_viv__parameterized5__2) ; 46 ; 0 ; 0 ; 0 ; 15 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 14); // u (O, ch)
// Device view-level: 0,6
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 206 MB. Current time: 7/1/20 8:43:01 PM MSK
// Elapsed time: 21 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ch)
maximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw (aE, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fcmp_32ns_32neOg_U6 : FPU_fcmp_32ns_32neOg (FPU_fcmp_32ns_32neOg.v), FPU_ap_fcmp_0_no_dsp_32_u : FPU_ap_fcmp_0_no_dsp_32 (FPU_ap_fcmp_0_no_dsp_32.xci)]", 41, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_sitofp_32ns_3dEe_U5 : FPU_sitofp_32ns_3dEe (FPU_sitofp_32ns_3dEe.v), FPU_ap_sitofp_0_no_dsp_32_u : FPU_ap_sitofp_0_no_dsp_32 (FPU_ap_sitofp_0_no_dsp_32.xci)]", 39, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_sitofp_32ns_3dEe_U5 : FPU_sitofp_32ns_3dEe (FPU_sitofp_32ns_3dEe.v), FPU_ap_sitofp_0_no_dsp_32_u : FPU_ap_sitofp_0_no_dsp_32 (FPU_ap_sitofp_0_no_dsp_32.xci)]", 39, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_sitofp_32ns_3dEe_U5 : FPU_sitofp_32ns_3dEe (FPU_sitofp_32ns_3dEe.v), FPU_ap_sitofp_0_no_dsp_32_u : FPU_ap_sitofp_0_no_dsp_32 (FPU_ap_sitofp_0_no_dsp_32.xci)]", 39, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Result", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 3); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Result", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 4); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 3); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 4); // cI (C, r)
// Elapsed time: 13 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 3); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Result", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
// Elapsed time: 16 seconds
selectRadioButton((HResource) null, "Uint32"); // cD
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Operation Selection", 0); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectRadioButton((HResource) null, "Int32"); // cD
selectRadioButton((HResource) null, "Custom"); // cD
selectRadioButton((HResource) null, "Int32"); // cD
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Operation Selection", 0); // cI (C, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.A_Precision_Type {Int32} CONFIG.C_A_Exponent_Width {32} CONFIG.C_A_Fraction_Width {0} CONFIG.Result_Precision_Type {Single} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {6}] [get_ips FPU_ap_sitofp_0_no_dsp_32] 
// aJ (ch): Generate Output Products: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (aJ)
dismissDialog("Generate Output Products"); // aJ (ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false, false, false, false, true, false); // B (D, ch) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectRadioButton((HResource) null, "No Usage"); // cD
selectRadioButton((HResource) null, "No Usage"); // cD (C, r)
selectRadioButton((HResource) null, "Max Usage"); // cD
selectRadioButton((HResource) null, "No Usage"); // cD
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {8}] [get_ips FPU_ap_fmul_0_max_dsp_32] 
// TclEventType: FILESET_UPDATE_IP
// aJ (ch): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (A, H)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
// bv (ch):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_fmul_0_max_dsp_32'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_fmul_0_max_dsp_32'... 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// Tcl Message: export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v)]", 34, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false); // B (D, ch)
// TclEventType: PROJECT_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false, false, false, false, false, true); // B (D, ch) - Double Click
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), val_out_rd_i_4_FCLASS_fu_281 : FCLASS (FCLASS.v)]", 33, false); // B (D, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v)]", 36, true); // B (D, ch) - Node
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false); // B (D, ch)
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
dismissDialog("Managing Output Products"); // bv (ch)
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATION_OF_OUTPUT_PRODUCTS_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false); // B (D, ch)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectRadioButton((HResource) null, "No Usage"); // cD
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {12}] [get_ips FPU_ap_faddfsub_0_full_dsp_32] 
// [GUI Memory]: 250 MB (+2269kb) [02:17:28]
// aJ (ch): Generate Output Products: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
// bv (ch):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... 
// Tcl Message: export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 192 seconds
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATION_OF_OUTPUT_PRODUCTS_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3, false, true); // k (j, ch) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 9); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 279, 179); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 350, 176); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 99, 173); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 259, 178); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 477, 181); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 31, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 9 seconds
// [GUI Memory]: 266 MB (+3755kb) [02:21:35]
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_sitofp_0_no_dsp_32'... 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bv (ch):  Generate Bitstream : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 20:50:09 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 20:50:09 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 24 seconds
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h (cM, ch)
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: TIMING_RESULTS_UNLOAD
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 117 MB. Current time: 7/1/20 8:50:38 PM MSK
// Engine heap size: 1,966 MB. GUI used memory: 118 MB. Current time: 7/1/20 8:50:38 PM MSK
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// bv (ch):  Closing : addNotify
// TclEventType: DESIGN_CLOSE
dismissDialog("Closing"); // bv (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 280); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 280, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 768 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 120 MB. Current time: 7/1/20 9:03:44 PM MSK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v)]", 34, true); // B (D, ch) - Node
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0); // d (O, ch)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true, false, false, false, true, false); // d (O, ch) - Popup Trigger - Node
// TclEventType: RUN_COMPLETED
selectMenu((HResource) null, "Log to Wave Database"); // Z (ai, ch)
// ah (ch): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bv (ch):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 110 MB. Current time: 7/1/20 9:04:09 PM MSK
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.707 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.707 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// Tcl Message: open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.707 ; gain = 0.000 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 4.8s
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 28 seconds
// Elapsed time: 28 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// Tcl Message: report_utilization -name utilization_1 
// bv (ch):  Report Utilization : addNotify
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 198 MB. Current time: 7/1/20 9:04:55 PM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.578 ; gain = 6.066 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.578 ; gain = 6.066 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 38 seconds
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 5301 ; 2730 ; 244 ; 68 ; 1848 ; 5301 ; 0 ; 1192 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 4963 ; 2395 ; 244 ; 68 ; 1777 ; 4963 ; 0 ; 874 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 4011 ; 1788 ; 241 ; 68 ; 1564 ; 4011 ; 0 ; 523 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 2543 ; 128 ; 36 ; 0 ; 890 ; 2543 ; 0 ; 48 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 1208 ; 7 ; 33 ; 0 ; 494 ; 1208 ; 0 ; 7 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 301 ; 0 ; 0 ; 0 ; 119 ; 301 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// Device view-level: 0,6
// Elapsed time: 893 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 205 MB. Current time: 7/1/20 9:20:39 PM MSK
unMinimizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw
// Device view-level: 0,0
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U7 (FPU_fcmp_32ns_32neOg) ; 108 ; 0 ; 0 ; 0 ; 36 ; 108 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 12); // u (O, ch)
// PAPropertyPanels.initPanels (FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)) elapsed time: 0.3s
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 162 ; 0 ; 0 ; 0 ; 70 ; 162 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 162 ; 0 ; 0 ; 0 ; 70 ; 162 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11); // u (O, ch)
// Device view-level: 0,6
// Elapsed time: 717 seconds
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
// Device view-level: 0,2
// RDIResource.RDIViews_PROPERTIES: Cell Properties: close view
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 195 MB. Current time: 7/1/20 9:32:50 PM MSK
// WARNING: updateGUI() is taking  2131 ms.
// Device view-level: 0,0
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Device", 1); // k (j, ch)
// Device view-level: 0,6
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
// Device view-level: 0,0
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 9); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 8); // k (j, ch)
selectCodeEditor("scr1_pipe_top.sv", 347, 213); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 347, 213, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 207, 193); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 207, 193, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 303, 204); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 303, 204, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 267, 197); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 267, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 265, 173); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 265, 173, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 272, 158); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 272, 158, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 299, 130); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 299, 130, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 289, 146); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 289, 146, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 296, 101); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 296, 101, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 288, 136); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 288, 136, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 282, 195); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 282, 195, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 282, 235); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 282, 235, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 181, 234); // cd (w, ch)
selectCodeEditor("scr1_pipe_top.sv", 181, 234, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_top.sv", 309, 232); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 9); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 8); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_top.sv", 8); // k (j, ch)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5); // k (j, ch)
// Elapsed time: 12 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_faddfsub_32nsbkb_U3 : FPU_faddfsub_32nsbkb (FPU_faddfsub_32nsbkb.v), FPU_ap_faddfsub_0_full_dsp_32_u : FPU_ap_faddfsub_0_full_dsp_32 (FPU_ap_faddfsub_0_full_dsp_32.xci)]", 35, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
// Elapsed time: 15 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
setText("Latency", "0"); // z (cJ, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_faddfsub_0_full_dsp_32] 
// aJ (ch): Generate Output Products: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
// bv (ch):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_faddfsub_0_full_dsp_32'... 
// Tcl Message: export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// PAPropertyPanels.initPanels (FPU_ap_faddfsub_0_full_dsp_32.xci) elapsed time: 0.2s
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 21 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATION_OF_OUTPUT_PRODUCTS_COMPLETED_OK", "OK"); // JButton (A, G)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false); // B (D, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 517 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), FPU_fmul_32ns_32ncud_U4 : FPU_fmul_32ns_32ncud (FPU_fmul_32ns_32ncud.v), FPU_ap_fmul_0_max_dsp_32_u : FPU_ap_fmul_0_max_dsp_32 (FPU_ap_fmul_0_max_dsp_32.xci)]", 37, false, false, false, false, false, true); // B (D, ch) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (ch):  Re-customize IP : addNotify
// r (ch): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // O (ch)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Precision of Inputs", 1); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Optimizations", 2); // cI (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Interface Options", 3); // cI (C, r)
// Elapsed time: 15 seconds
setText("Latency", "0"); // z (cJ, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_fmul_0_max_dsp_32] 
// aJ (ch): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aJ)
// bv (ch):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FPU_ap_fmul_0_max_dsp_32'... INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FPU_ap_fmul_0_max_dsp_32'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FPU_ap_fmul_0_max_dsp_32'... 
// Tcl Message: export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 23 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATION_OF_OUTPUT_PRODUCTS_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 201 MB. Current time: 7/1/20 10:02:53 PM MSK
// Elapsed time: 1134 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), val_out_rd_i_4_FCLASS_fu_281 : FCLASS (FCLASS.v)]", 33, false); // B (D, ch)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv), i_ialu : scr1_pipe_ialu (scr1_pipe_ialu.sv), FPU : FPU (FPU.v), val_out_rd_i_4_FCLASS_fu_281 : FCLASS (FCLASS.v)]", 33, false, false, false, false, false, true); // B (D, ch) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("FCLASS.v", 337, 284); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 31, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bv (ch):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 22:04:15 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 22:04:16 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// Elapsed time: 82 seconds
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h (cM, ch)
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 145 MB. Current time: 7/1/20 10:05:42 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 1,966 MB. GUI used memory: 147 MB. Current time: 7/1/20 10:05:43 PM MSK
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// bv (ch):  Closing : addNotify
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2530.648 ; gain = 0.000 
dismissDialog("Closing"); // bv (ch)
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 249 seconds
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 122 MB. Current time: 7/1/20 10:09:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 122 MB. Current time: 7/1/20 10:09:59 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 121 MB. Current time: 7/1/20 10:10:06 PM MSK
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FPU_ap_sitofp_0_no_dsp_32'... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '9' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Starting static elaboration 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 37 seconds
// Elapsed time: 37 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// a (ch): Critical Messages: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 7); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 6); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 273, 177); // cd (w, ch)
// TclEventType: RUN_COMPLETED
selectCodeEditor("scr1_pipe_ialu.sv", 79, 175); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 84, 179); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 366, 177); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 362, 188); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 373, 188); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 369, 171); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 365, 177); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 362, 165); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 366, 181); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 268, 173); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 232, 221); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: relaunch_sim 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2530.648 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// 'a' command handler elapsed time: 51 seconds
// Elapsed time: 51 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 34 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 121 MB. Current time: 7/1/20 10:12:47 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 121 MB. Current time: 7/1/20 10:12:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 124 MB. Current time: 7/1/20 10:12:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 121 MB. Current time: 7/1/20 10:12:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 122 MB. Current time: 7/1/20 10:12:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 128, 304); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 128, 304, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 278, 249); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 186, 279); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 105, 257); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 105, 257, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 187, 283); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5); // k (j, ch)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5, false, true); // k (j, ch) - Double Click
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5); // k (j, ch)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 5, false, true); // k (j, ch) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// Elapsed time: 17 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 343, 234); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 343, 234, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 121 MB. Current time: 7/1/20 10:13:59 PM MSK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FCLASS.v", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1*", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FCLASS.v", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 173, 310, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 135, 222); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 68, 228, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PASTE, "Paste"); // ac (ai, Popup.HeavyWeightWindow)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_ialu.sv", 135, 221); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 105, 232); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 104, 232, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PASTE, "Paste"); // ac (ai, Popup.HeavyWeightWindow)
selectCodeEditor("testb_ialu.sv", 25, 221); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 25, 221, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 21, 215); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 21, 215, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 0, 235); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 5, 238); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 2, 246); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 2, 258); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 110, 201); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 149, 233); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 149, 252); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 153, 270); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 111, 237); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 111, 237, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 183, 298); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 31, 279); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 31, 279, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 213, 313); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 213, 313, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 180, 217); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 180, 217, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 227, 341); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 227, 341, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 239, 333); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 239, 333, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 319, 283); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 220, 245); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 220, 245, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 247, 347); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 247, 347, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 321, 248); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 213, 348); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 213, 348, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 58, 350); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 58, 349, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 186, 353); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 186, 353, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_ialu.sv", 97, 296); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 97, 296, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 169, 339); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 169, 338, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 124, 338); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 153, 338); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 348, 267); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 350, 263); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 22 seconds
// Elapsed time: 22 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectCodeEditor("testb_ialu.sv", 133, 231); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 133, 231, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 113, 218); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 113, 218, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 161, 401); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 274, 368); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 167, 331); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 167, 331, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 153, 133); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 153, 133, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 207, 334); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 207, 334, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 164, 115); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 164, 115, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 197, 321); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 197, 321, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 159, 360); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 191, 118); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 159, 385); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 191, 124); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 211, 154); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 231, 158); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (A, G)
selectButton("RDIResource.WaveformUtils_WAVEFORM_CONFIGURATION_HAS_BEEN_MODIFIED_Save", "Save"); // JButton (A, G)
setFileChooser("D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg");
// TclEventType: WAVEFORM_UPDATE_TITLE
// A (ch): Waveform Configuration File: addNotify
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// e (ch):  Run Simulation : addNotify
// Tcl Message: add_files -fileset sim_1 -norecurse D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg 
// Tcl Message: set_property xsim.view D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg [get_filesets sim_1] 
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Waveform Configuration File"); // A (ch)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tesb_ialu_behav -key {Behavioral:sim_1:Functional:tesb_ialu} -tclbatch {tesb_ialu.tcl} -view {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.1 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 125 MB. Current time: 7/1/20 10:17:17 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Tcl Message: open_wave_config D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg 
// Tcl Message: source tesb_ialu.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tesb_ialu_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 2530.648 ; gain = 0.000 
// 'd' command handler elapsed time: 62 seconds
// Elapsed time: 46 seconds
dismissDialog("Run Simulation"); // e (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 8); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 126 MB. Current time: 7/1/20 10:17:41 PM MSK
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 469 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bi (ch): Implementation is Out-of-date: addNotify
selectButton(PAResourceQtoS.StaleRunDialog_YES, "Yes"); // a (bi)
// bv (ch):  Open Implemented Design : addNotify
dismissDialog("Implementation is Out-of-date"); // bi (ch)
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 126 MB. Current time: 7/1/20 10:25:46 PM MSK
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.016 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.016 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// Tcl Message: open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.016 ; gain = 5.367 
// TclEventType: DRC_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.2s
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 34 seconds
// Elapsed time: 29 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
selectTab((HResource) null, (HResource) null, "Power", 5); // aE (Q, ch)
selectTab((HResource) null, (HResource) null, "Timing", 8); // aE (Q, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// Tcl Message: report_utilization -name utilization_1 
// bv (ch):  Report Utilization : addNotify
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 215 MB. Current time: 7/1/20 10:26:23 PM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.770 ; gain = 4.840 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.770 ; gain = 4.840 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 13 seconds
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 5284 ; 2730 ; 244 ; 68 ; 1804 ; 5284 ; 0 ; 1187 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 4948 ; 2395 ; 244 ; 68 ; 1750 ; 4948 ; 0 ; 866 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
// PAPropertyPanels.initPanels (i_pipe_top (scr1_pipe_top)) elapsed time: 0.4s
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "i_pipe_top (scr1_pipe_top) ; 3996 ; 1788 ; 241 ; 68 ; 1527 ; 3996 ; 0 ; 517 ; 0 ; 0 ; 0 ; 0 ; 0", 6, "i_pipe_top (scr1_pipe_top)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 3996 ; 1788 ; 241 ; 68 ; 1527 ; 3996 ; 0 ; 517 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 2536 ; 128 ; 36 ; 0 ; 906 ; 2536 ; 0 ; 42 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 1203 ; 7 ; 33 ; 0 ; 478 ; 1203 ; 0 ; 3 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 296 ; 0 ; 0 ; 0 ; 112 ; 296 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// Elapsed time: 21 seconds
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU (FPU) ; 296 ; 0 ; 0 ; 0 ; 112 ; 296 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10, "FPU (FPU)", 0, false); // u (O, ch)
// Device view-level: 0,6
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 213 MB. Current time: 7/1/20 10:27:20 PM MSK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 211 MB. Current time: 7/1/20 10:58:41 PM MSK
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Elapsed time: 1976 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[arty_scr1_top, i_scr1 (scr1_top_ahb), i_core_top (scr1_core_top), i_pipe_top (scr1_pipe_top), i_pipe_exu (scr1_pipe_exu), i_ialu (scr1_pipe_ialu), FPU (FPU)]", 19, false); // aW (O, ch)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[arty_scr1_top, i_scr1 (scr1_top_ahb), i_core_top (scr1_core_top), i_pipe_top (scr1_pipe_top), i_pipe_exu (scr1_pipe_exu), i_ialu (scr1_pipe_ialu), FPU (FPU)]", 19); // aW (O, ch)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[arty_scr1_top, i_scr1 (scr1_top_ahb), i_core_top (scr1_core_top), i_pipe_top (scr1_pipe_top), i_pipe_exu (scr1_pipe_exu), i_ialu (scr1_pipe_ialu), FPU (FPU), Nets (345)]", 20); // aW (O, ch)
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[arty_scr1_top, i_scr1 (scr1_top_ahb), i_core_top (scr1_core_top), i_pipe_top (scr1_pipe_top), i_pipe_exu (scr1_pipe_exu), i_ialu (scr1_pipe_ialu), FPU (FPU)]", 19); // aW (O, ch)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[arty_scr1_top, i_scr1 (scr1_top_ahb), i_core_top (scr1_core_top), i_pipe_top (scr1_pipe_top), i_pipe_exu (scr1_pipe_exu), i_ialu (scr1_pipe_ialu), Nets (1988)]", 17); // aW (O, ch)
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_arch_description.svh", 9); // k (j, ch)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_idu.sv", 8); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 7); // k (j, ch)
// Elapsed time: 16 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ch)
// Elapsed time: 410 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 337, 185); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Device", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Device", 1); // k (j, ch)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aC, ch)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (ch): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 158 MB. Current time: 7/1/20 11:09:18 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 1,966 MB. GUI used memory: 161 MB. Current time: 7/1/20 11:09:20 PM MSK
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog("Confirm Close"); // A (ch)
// Elapsed time: 37 seconds
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 159 MB. Current time: 7/1/20 11:10:06 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/1/20 11:10:07 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:10:07 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmd[5:0]]", 3, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/1/20 11:10:10 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmd[5:0]]", 3, true, false, false, false, true, false); // a (s, ch) - Popup Trigger - Node
selectMenuItem((HResource) null, "Go To Source Code"); // ac (ai, Popup.HeavyWeightWindow)
// TclEventType: SIMULATION_OPEN_SCOPE_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_SCOPE_WINDOW
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_OBJECT_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_OBJECTS_WINDOW
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_OPEN_SOURCE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 118 seconds
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_exu.sv", 2); // k (j, ch)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 128 MB. Current time: 7/1/20 11:12:40 PM MSK
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2, "FPU", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2, "FPU", 0, true); // d (O, ch) - Node
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 129 MB. Current time: 7/1/20 11:13:07 PM MSK
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 21 seconds
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:13:08 PM MSK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
// Elapsed time: 14 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 203, 179); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 203, 179, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 150, 209); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 130, 195); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 146, 158); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 193, 163); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 269, 164); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 90, 179); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 90, 179, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 441, 157); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 441, 157, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 356, 164); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 356, 164, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 82, 143); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 104, 201); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 256, 282); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 150, 261); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 137, 252); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 109, 213); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 109, 213, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 126, 260); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 167, 266); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 170, 268); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 150, 284); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 229, 214); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 192, 267); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 192, 271, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 187, 278); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 229, 233); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 207, 277); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 202, 294); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 172, 277); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 172, 277, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 181, 301); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 141, 310); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 198, 240); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
selectButton(PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV, (String) null); // B (E, ch)
// Run Command: PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 129 MB. Current time: 7/1/20 11:15:23 PM MSK
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 129 MB. Current time: 7/1/20 11:15:26 PM MSK
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Elapsed time: 16 seconds
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "fpuExec ; 1 ; Logic", 8, "1", 1, false); // m (c, ch)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "fpuExec ; 1 ; Logic", 8, "fpuExec", 0, false); // m (c, ch)
// Elapsed time: 18 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "fpuExec ; 1 ; Logic", 8, "fpuExec", 0, false); // m (c, ch)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
// Elapsed time: 11 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 99, 313); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 99, 313, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 253, 243); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 264, 247); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 261, 261); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 247, 264); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 274, 260); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 266, 261); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 261, 283); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 259, 297); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 135, 329); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("scr1_pipe_ialu.sv", 261, 299); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 276, 331); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 120, 329); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 257, 312); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 265, 344); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 267, 362); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 243, 387); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 122, 317); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 244, 297); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 251, 313); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 244, 313); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 268, 331); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 267, 346); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 279, 361); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 274, 361); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 271, 382); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 125, 140); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 208, 143); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 125, 141); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 126, 139); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 275, 145); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 214, 139); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 129, 163); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 125, 177); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 127, 192); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 128, 204); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 127, 218); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 127, 227); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 113, 250); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 120, 251); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 120, 258); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 121, 267, false, true, false, true, false); // cd (w, ch) - Control Key - Popup Trigger
selectCodeEditor("scr1_pipe_ialu.sv", 119, 277); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 118, 293); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 121, 313); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 121, 328); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 118, 346); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 121, 367); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 120, 383); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 118, 397); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 340, 137); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 337, 136); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 341, 140); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 331, 160); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 334, 159, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 334, 171); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 333, 161); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 337, 179); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 334, 196); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 338, 215); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 346, 231); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 341, 252); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 341, 264); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 322, 281); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 324, 299); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 323, 311, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 349, 335); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 347, 334, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 345, 349); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 349, 363); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 343, 382); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 351, 382); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 344, 398); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 466, 289); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (b)
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// 'a' command handler elapsed time: 7 seconds
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
selectCodeEditor("scr1_pipe_ialu.sv", 478, 216); // cd (w, ch)
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
selectCodeEditor("scr1_pipe_ialu.sv", 188, 141); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 186, 141, false, false, false, false, true); // cd (w, ch) - Double Click
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
dismissDialog("Relaunch Simulation"); // b (ch)
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 427, 278); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 427, 278, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 165, 149); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 165, 149, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 171, 170); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 171, 170, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 169, 160); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 169, 160, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 165, 197); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 164, 200); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 164, 200, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 217); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 217, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 234); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 234, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 250); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 161, 250, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 159, 264); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 159, 264, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 153, 287); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 153, 287, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 151, 302); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 151, 302, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 149, 325); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 149, 325, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 151, 323); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 152, 323, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 154, 318); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 154, 318, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 139, 354); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 139, 354, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 139, 366); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 139, 366, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 142, 389); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 142, 389, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 142, 404); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 142, 404, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 298, 250); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 413, 155); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 480, 196); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 30 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 274, 152); // cd (w, ch)
selectButton(PAResourceOtoP.PlanAheadTab_SHOW_FLOW_NAVIGATOR, "Flow Navigator"); // z (L, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: relaunch_sim 
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// Tcl Message: Starting simulation data flow analysis 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2590.633 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// 'a' command handler elapsed time: 44 seconds
// Elapsed time: 44 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 4); // k (j, ch)
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:20:33 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:20:35 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, ch)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ch): Launch Runs: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 19 seconds
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// bv (ch):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Jul  1 23:21:03 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Wed Jul  1 23:21:03 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// Elapsed time: 80 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
// Elapsed time: 171 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 283, 135); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 282, 145); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 282, 145, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 44 seconds
selectCodeEditor("testb_ialu.sv", 68, 244); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 131, 210); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 192, 134); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 128, 145); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_ialu.sv", 195, 220); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectCodeEditor("testb_ialu.sv", 148, 145); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 148, 145, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 64); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 64, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 97, 114); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 97, 114, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 136, 303); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 134, 300, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 334, 258); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:27:21 PM MSK
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 2590.633 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// 'a' command handler elapsed time: 57 seconds
// Elapsed time: 57 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 231 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 29, 136); // n (o, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:32:14 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:32:15 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:32:16 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 12 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 230, 125); // n (o, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 166, 89); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 166, 89, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 232, 160); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 228, 142); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 230, 142); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 271, 144); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 297, 147); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 296, 163); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 261, 162); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 275, 164); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 270, 156); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 319, 167); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2590.633 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// 'a' command handler elapsed time: 51 seconds
// Elapsed time: 51 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/1/20 11:33:48 PM MSK
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 4); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 131 MB. Current time: 7/1/20 11:34:57 PM MSK
// Elapsed time: 35 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "fpuExec ; 0 ; Logic", 11, "fpuExec", 0, false); // m (c, ch)
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_f[31:0] ; 00000000 ; Array", 3, "agg_result_rd_f[31:0]", 0, true); // m (c, ch) - Node
// Elapsed time: 35 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 5, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmp]", 6, false); // a (s, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 130 MB. Current time: 7/1/20 11:35:57 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 5, true, false, false, false, true, false); // a (s, ch) - Popup Trigger - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectMenuItem((HResource) null, "Go To Source Code"); // ac (ai, Popup.HeavyWeightWindow)
// TclEventType: SIMULATION_OPEN_SCOPE_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_SCOPE_WINDOW
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_OBJECT_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_OBJECTS_WINDOW
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("testb_ialu.sv", 114, 178); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 114, 178, false, false, false, false, true); // cd (w, ch) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 2); // k (j, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "Objects_search"); // u (f, ch): TRUE
setText("PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE_SEARCH_FIELD", "res"); // OverlayTextField (aw, ch)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[31:0] ; 00000000 ; Array", 0, "ialu_res[31:0]", 0, true); // m (c, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[31:0] ; 00000000 ; Array", 0, "ialu_res[31:0]", 0, true); // m (c, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[31:0] ; 00000000 ; Array", 0, "ialu_res[31:0]", 0, true, false, false, false, false, true); // m (c, ch) - Double Click - Node
// TclEventType: SIMULATION_OPEN_SOURCE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[31:0] ; 00000000 ; Array", 0, "ialu_res[31:0]", 0, true); // m (c, ch) - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bv (ch):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 131 MB. Current time: 7/1/20 11:36:57 PM MSK
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2590.633 ; gain = 0.000 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.4s
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 32 seconds
// Elapsed time: 33 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// bv (ch):  Report Utilization : addNotify
// Tcl Message: report_utilization -name utilization_1 
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 217 MB. Current time: 7/1/20 11:38:00 PM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.359 ; gain = 8.543 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.359 ; gain = 8.543 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 18 seconds
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 5177 ; 2723 ; 241 ; 68 ; 1813 ; 5177 ; 0 ; 1174 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 4841 ; 2388 ; 241 ; 68 ; 1748 ; 4841 ; 0 ; 858 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
// PAPropertyPanels.initPanels (i_pipe_top (scr1_pipe_top)) elapsed time: 0.2s
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "i_pipe_top (scr1_pipe_top) ; 3890 ; 1781 ; 238 ; 68 ; 1510 ; 3890 ; 0 ; 508 ; 0 ; 0 ; 0 ; 0 ; 0", 6, "i_pipe_top (scr1_pipe_top)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 3890 ; 1781 ; 238 ; 68 ; 1510 ; 3890 ; 0 ; 508 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 2419 ; 121 ; 33 ; 0 ; 851 ; 2419 ; 0 ; 39 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 1099 ; 0 ; 30 ; 0 ; 445 ; 1099 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 221 ; 0 ; 0 ; 0 ; 89 ; 221 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 152 ; 0 ; 0 ; 0 ; 62 ; 152 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)", 0, false); // u (O, ch)
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 152 ; 0 ; 0 ; 0 ; 62 ; 152 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11); // u (O, ch)
// Elapsed time: 12 seconds
expandTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U7 (FPU_fcmp_32ns_32neOg) ; 34 ; 0 ; 0 ; 0 ; 10 ; 34 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 13); // u (O, ch)
collapseTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U7 (FPU_fcmp_32ns_32neOg) ; 34 ; 0 ; 0 ; 0 ; 10 ; 34 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 13); // u (O, ch)
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 152 ; 0 ; 0 ; 0 ; 62 ; 152 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1)", 0, false); // u (O, ch)
collapseTreeTable((HResource) null, "FPU_fcmp_32ns_32neOg_U6 (FPU_fcmp_32ns_32neOg__xdcDup__1) ; 152 ; 0 ; 0 ; 0 ; 62 ; 152 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 11); // u (O, ch)
// Device view-level: 0,6
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 225 MB. Current time: 7/1/20 11:39:31 PM MSK
// Elapsed time: 37 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aC, ch)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (ch): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 575, -45); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 575, -45); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 575, -45); // n (o, ch)Waveform: addNotify
// TclEventType: TIMING_RESULTS_UNLOAD
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 141 MB. Current time: 7/1/20 11:39:36 PM MSK
// Engine heap size: 1,966 MB. GUI used memory: 142 MB. Current time: 7/1/20 11:39:36 PM MSK
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
dismissDialog("Confirm Close"); // A (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1); // d (O, ch)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2, "FPU", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2, "FPU", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_op1[31:0] ; 3f000000 ; Array", 0, "ialu_op1[31:0]", 0, true); // m (c, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_res[31:0] ; 3f000000 ; Array", 16, "shft_res[31:0]", 0, true, true, false, false, false, false); // m (c, ch) - Shift Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_res[31:0] ; 3f000000 ; Array", 16, "shft_res[31:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_cmd[1:0] ; 0 ; Array", 15, "shft_cmd[1:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_op2[4:0] ; 00 ; Array", 14, "shft_op2[4:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_op2[4:0] ; 00 ; Array", 14, "shft_op2[4:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_op2[4:0] ; 00 ; Array", 14, "shft_op2[4:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_op1[31:0] ; 3f000000 ; Array", 13, "shft_op1[31:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sum1_flags ; 0,0,0,0 ; Record", 12, "sum1_flags", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sum1_res[32:0] ; 07e800000 ; Array", 11, "sum1_res[32:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sum1_op2[31:0] ; 3f800000 ; Array", 10, "sum1_op2[31:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sum1_op1[31:0] ; 3f000000 ; Array", 9, "sum1_op1[31:0]", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sum1_flags ; 0,0,0,0 ; Record", 12, "sum1_flags", 0, true, false, true, false, false, false); // m (c, ch) - Control Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "fpuExec ; 0 ; Logic", 7, "fpuExec", 0, false); // m (c, ch)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// Elapsed time: 24 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 575, -45); // n (o, ch)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/1/20 11:40:39 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:40:40 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:40:41 PM MSK
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
// TclEventType: FILE_SET_CHANGE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_res[31:0]]", 8, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:40:46 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op1[31:0]]", 9, true, true, false, false, false, false); // a (s, ch) - Shift Key - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:40:56 PM MSK
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, sum1_flags]", 14, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:40:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:40:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_op1[31:0]]", 11, true, true, false, false, false, false); // a (s, ch) - Shift Key - Node
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:41:01 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "shft_res[31:0] ; 3f000000 ; Array", 16, "shft_res[31:0]", 0, true); // m (c, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_op1[31:0] ; 3f000000 ; Array", 0, "ialu_op1[31:0]", 0, true, true, false, false, false, false); // m (c, ch) - Shift Key - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_op2[31:0] ; 3f800000 ; Array", 1, "ialu_op2[31:0]", 0, true); // m (c, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_op1[31:0] ; 3f000000 ; Array", 0, "ialu_op1[31:0]", 0, true); // m (c, ch) - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:41:13 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV, (String) null); // B (E, ch)
// Run Command: PAResourceCommand.PACommandNames_TOGGLE_VIEW_NAV
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:41:15 PM MSK
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bv (ch):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: restart 
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bv (ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run all 
// Tcl Message: Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:25 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:26 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 66, 374); // n (o, ch)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:29 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:35 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:41:39 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:41:40 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:40 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:41:47 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:43:14 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:43:18 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:43:19 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:43:19 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:43:20 PM MSK
// Elapsed time: 116 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, agg_result_rd_f_ap_vld]", 10, false); // a (s, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, val_funct7[31:0]]", 7, true, true, false, false, false, false); // a (s, ch) - Shift Key - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:44:00 PM MSK
// Elapsed time: 35 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op2[31:0]]", 9, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op1[31:0]]", 8, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:04 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op2[31:0]]", 9, true, false, true, false, false, false); // a (s, ch) - Control Key - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_res[31:0]]", 10, true, false, true, false, false, false); // a (s, ch) - Control Key - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:08 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, agg_result_rd_i[31:0]]", 8, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, agg_result_rd_f[31:0]]", 9, true, false, true, false, false, false); // a (s, ch) - Control Key - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, val_funct7[31:0]]", 10, true, false, true, false, false, false); // a (s, ch) - Control Key - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:11 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, val_funct3[31:0]]", 11, true, false, true, false, false, false); // a (s, ch) - Control Key - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, agg_result_rd_i_ap_vld]", 12, false, false, true, false, false, false); // a (s, ch) - Control Key
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, agg_result_rd_f_ap_vld]", 13, false, false, true, false, false, false); // a (s, ch) - Control Key
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:13 PM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 6, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 136 MB. Current time: 7/1/20 11:44:18 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 18 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmp]", 7, false); // a (s, ch)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:44:39 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, sum1_sub]", 6, false); // a (s, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:46 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:44:58 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:45:01 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:45:05 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:46:20 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:46:22 PM MSK
// Elapsed time: 44 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 6, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_cmp]", 7, false); // a (s, ch)
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 6, true); // a (s, ch) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:46:35 PM MSK
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 6, true, false, false, false, true, false); // a (s, ch) - Popup Trigger - Node
selectMenuItem((HResource) null, "Go To Source Code"); // ac (ai, Popup.HeavyWeightWindow)
// TclEventType: SIMULATION_OPEN_SCOPE_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_SCOPE_WINDOW
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_OPEN_OBJECT_WINDOW
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_OBJECTS_WINDOW
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_OPEN_SOURCE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectCodeEditor("scr1_pipe_ialu.sv", 335, 172); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 335, 172, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 40, 281); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 40, 281, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 336, 145); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 336, 145, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 58 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 24, 93); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 33, 90); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 28, 91); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 409, 319); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 409, 319, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 338, 341); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 307, 312); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// TclEventType: DG_GRAPH_GENERATED
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 39 seconds
// Elapsed time: 39 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 137 MB. Current time: 7/1/20 11:49:22 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 137 MB. Current time: 7/1/20 11:49:22 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:49:23 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/1/20 11:49:23 PM MSK
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
// TclEventType: FILE_SET_CHANGE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 97, 438); // n (o, ch)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 145); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 120, 145, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 154, 155); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 147, 147); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 147, 147, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 247, 188); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 36 seconds
// Elapsed time: 36 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 62 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:51:46 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:51:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 138 MB. Current time: 7/1/20 11:51:49 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 108, 66); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 102, 90); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 102, 90, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 102, 131); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 102, 131, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 143, 183); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 103, 141); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 103, 141, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 265, 159); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 37 seconds
// Elapsed time: 37 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:52:51 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
// Elapsed time: 254 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 56, 278); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 56, 278, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 83, 280); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 92, 285); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 92, 285, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 67, 230); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 85, 231); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 176, 246); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 206, 223); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 347, 205); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("scr1_pipe_ialu.sv", 108, 180); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("scr1_pipe_ialu.sv", 29, 228); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 28, 228); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 225, 223); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 66 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 139 MB. Current time: 7/1/20 11:58:42 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 147 MB. Current time: 7/1/20 11:58:45 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:58:45 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/1/20 11:58:47 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 92, 298); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 92, 298, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 87, 271); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 87, 271, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 81, 279); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 81, 279, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 276, 249); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 121, 144); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 121, 144, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 115, 127, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_ialu.sv", 115, 127, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 115, 111); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 115, 111, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 253, 139); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 38 seconds
// Elapsed time: 38 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 61 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/2/20 12:00:53 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:01:20 AM MSK
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 19 seconds
// Elapsed time: 19 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op2[31:0]]", 9, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_res[31:0]]", 10, true); // a (s, ch) - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_sum2_op1[31:0]]", 8, true, true, false, false, false, false); // a (s, ch) - Shift Key - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 135 MB. Current time: 7/2/20 12:01:26 AM MSK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 10 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ialu_res[31:0]]", 5, true); // a (s, ch) - Node
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:01:45 AM MSK
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:02:34 AM MSK
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0); // d (O, ch)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1); // d (O, ch)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "FPU ; FPU ; Verilog Module", 2, "FPU", 0, true); // d (O, ch) - Node
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 12 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_f[31:0] ; 3f800000 ; Array", 2, "agg_result_rd_f[31:0]", 0, true); // m (c, ch) - Node
selectTreeTableHeader(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "Value", 1); // m (c, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:03:05 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/2/20 12:03:05 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/2/20 12:03:05 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/2/20 12:03:06 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/2/20 12:03:07 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 27 seconds
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, fpuExec]", 10, false); // a (s, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/2/20 12:03:27 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 178, 138); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 36 seconds
// Elapsed time: 36 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Elapsed time: 223 seconds
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0, "tesb_ialu", 0, true); // d (O, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0, "tesb_ialu", 0, true); // d (O, ch) - Node
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tesb_ialu ; tesb_ialu ; Verilog Module", 0); // d (O, ch)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1); // d (O, ch)
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "scr1_pipe_ialu ; scr1_pipe_ialu ; Verilog Module", 1, "scr1_pipe_ialu", 0, true); // d (O, ch) - Node
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 11 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "ialu_res[31:0] ; 00000000 ; Array", 3, "ialu_res[31:0]", 0, true); // m (c, ch) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_f[31:0] ; 40000000 ; Array", 9, "agg_result_rd_f[31:0]", 0, true); // m (c, ch) - Node
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_f[31:0] ; 40000000 ; Array", 9, "agg_result_rd_f[31:0]", 0, true, false, false, false, true, false); // m (c, ch) - Popup Trigger - Node
selectMenuItem((HResource) null, "Go to Source Code"); // ac (ai, ch)
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("scr1_pipe_ialu.sv", 282, 176); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 282, 176, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_i_ap_vld ; 1 ; Logic", 12, "agg_result_rd_i_ap_vld", 0, false, false, false, false, true, false); // m (c, ch) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ac (ai, Popup.HeavyWeightWindow)
// Tcl Command: 'current_wave_config {tesb_ialu_behav.wcfg}'
// Tcl Message: current_wave_config {tesb_ialu_behav.wcfg} 
// Tcl Message: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: add_wave {{/tesb_ialu/scr1_pipe_ialu/agg_result_rd_i_ap_vld}}  
// bv (ch):  Add Wave : addNotify
dismissDialog("Add Wave"); // bv (ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_i_ap_vld ; 1 ; Logic", 12, "agg_result_rd_i_ap_vld", 0, false, false, false, false, true, false); // m (c, ch) - Popup Trigger
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_i_ap_vld ; 1 ; Logic", 12, "agg_result_rd_i_ap_vld", 0, false); // m (c, ch)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 316, 163); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 316, 163, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 16 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "agg_result_rd_i_ap_vld ; 1 ; Logic", 12, "agg_result_rd_i_ap_vld", 0, false, false, false, false, true, false); // m (c, ch) - Popup Trigger
selectMenuItem((HResource) null, "Go to Source Code"); // ac (ai, Popup.HeavyWeightWindow)
// TclEventType: SIMULATION_OPEN_SOURCE
selectCodeEditor("scr1_pipe_ialu.sv", 328, 178); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 328, 178, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 276, 160); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 276, 160, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 167, 179); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 167, 179, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 243, 218); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 243, 218, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 264, 197); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 264, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 242, 218); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 242, 218, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 395, 200); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 472, 197); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 485, 198); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 478, 199); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 284, 211); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 300, 195); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 256, 190); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 248, 202); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 247, 195); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 305, 191); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 41 seconds
// Elapsed time: 41 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// Elapsed time: 477 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 205, 309); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 205, 309, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 243, 301); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 243, 301, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 361, 301); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 361, 301, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 251, 298); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 337, 323); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 242, 301); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 242, 301, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 157, 299); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 254, 298); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 285, 326); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 260, 298); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 332, 330); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 266, 295); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 271, 296); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 267, 293); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 273, 311); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 265, 294); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 39 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 254, 294); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 260, 303); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 462, 343); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 384, 269); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 342, 326); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg*", 2); // k (j, ch)
// Run Command: RDIResourceCommand.RDICommands_WAVEFORM_SAVE_CONFIGURATION
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg} 
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 181 MB. Current time: 7/2/20 12:21:26 AM MSK
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 38 seconds
// Elapsed time: 38 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
selectCodeEditor("testb_ialu.sv", 269, 127); // cd (w, ch)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 153, 146); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 153, 146, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 110, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 168, 126); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 37 seconds
// Elapsed time: 37 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 434 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 132 MB. Current time: 7/2/20 12:30:32 AM MSK
// Elapsed time: 30 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 79, 401); // n (o, ch)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:31:03 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectButton(PAResourceOtoP.PlanAheadTab_SHOW_FLOW_NAVIGATOR, "Flow Navigator"); // z (L, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_LAUNCH
// bv (ch):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul  2 00:31:11 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Thu Jul  2 00:31:11 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 99, 231); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 99, 231, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 110, 139); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 78, 232); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 78, 232, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 0); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 143, 130); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 139, 138); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 139, 138, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 123, 122); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 131, 145); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 131, 145, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 182, 137); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 182, 137, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 162, 93); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_ialu.sv", 138, 123); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 138, 123, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
typeControlKey((HResource) null, "testb_ialu.sv", 'c'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 134, 113); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 134, 113, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 235, 111); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ch)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_No", "No"); // JButton (A, G)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tesb_ialu "xvhdl --incr --relax -prj tesb_ialu_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '4' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2637.883 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 2637.883 ; gain = 0.000 
// 'a' command handler elapsed time: 47 seconds
// Elapsed time: 47 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 403 seconds
selectCodeEditor("testb_ialu.sv", 324, 245); // cd (w, ch)
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 133 MB. Current time: 7/2/20 12:41:31 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:41:36 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:41:37 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 185, 105); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 4000 ms.
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 427 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bv (ch):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 134 MB. Current time: 7/2/20 12:49:10 AM MSK
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2018.1/data/parts/xilinx/artix7/devint/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 0.5s
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 861 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.289 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.289 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.109 ; gain = 18.227 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.8s
// Device view-level: 0,1
// Elapsed time: 23 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// TclEventType: POWER_UPDATED
// 'dO' command handler elapsed time: 24 seconds
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
dismissDialog("Open Implemented Design"); // bv (ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// bv (ch):  Report Utilization : addNotify
// Tcl Message: report_utilization -name utilization_1 
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 225 MB. Current time: 7/2/20 12:49:39 AM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.031 ; gain = 8.586 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.031 ; gain = 8.586 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 16 seconds
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 6962 ; 2756 ; 287 ; 69 ; 2112 ; 6962 ; 0 ; 1193 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 6618 ; 2421 ; 287 ; 69 ; 2051 ; 6618 ; 0 ; 882 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 5691 ; 1814 ; 284 ; 69 ; 1826 ; 5691 ; 0 ; 524 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 4235 ; 154 ; 79 ; 1 ; 1352 ; 4235 ; 0 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 3096 ; 32 ; 74 ; 1 ; 981 ; 3096 ; 0 ; 6 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 1604 ; 0 ; 73 ; 1 ; 520 ; 1604 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// PAPropertyPanels.initPanels (i_pipe_mprf (scr1_pipe_mprf)) elapsed time: 0.2s
// Elapsed time: 22 seconds
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "i_pipe_mprf (scr1_pipe_mprf) ; 512 ; 992 ; 192 ; 64 ; 436 ; 512 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 20, "512", 1, false); // u (O, ch)
// Device view-level: 0,6
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 221 MB. Current time: 7/2/20 12:50:45 AM MSK
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 5); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "arty_scr1.sv", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 4); // k (j, ch)
// Elapsed time: 22 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 206, 280); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 202, 280, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 237, 313); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 31, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (ch): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 5 seconds
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// bv (ch):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul  2 00:51:44 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Thu Jul  2 00:51:44 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// Elapsed time: 30 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_TIMING, "Timing - Timing Summary - impl_1 (saved)"); // aw
// Elapsed time: 225 seconds
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h (Q, ch)
// bv (ch):  Resetting Runs : addNotify
selectButton("PAResourceQtoS.StateMonitor_OK_TO_CANCEL_YOUR_RUNNING_SYNTHESIS_Cancel Process", "Cancel Process"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bv)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bv (ch)
selectButton(PAResourceOtoP.ProjectTab_CLOSE_DESIGN, "Close Design"); // h (cM, ch)
// TclEventType: DESIGN_CLOSE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 404); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 404); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 421); // n (o, ch)Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 163 MB. Current time: 7/2/20 12:56:12 AM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 1,966 MB. GUI used memory: 164 MB. Current time: 7/2/20 12:56:12 AM MSK
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// bv (ch):  Closing : addNotify
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.426 ; gain = 0.000 
dismissDialog("Closing"); // bv (ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 392, 174); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 283, 279); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 348, 278); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 96, 274); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 258, 279); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 351, 237); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("scr1_pipe_ialu.sv", 375, 189); // cd (w, ch)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): No Implementation Results Available: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
// f (ch): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (ch)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // f (ch)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: RUN_LAUNCH
// bv (ch):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul  2 00:56:45 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Thu Jul  2 00:56:45 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bv (ch)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 4000 ms.
// TclEventType: RUN_COMPLETED
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 864 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bv (ch):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 137 MB. Current time: 7/2/20 1:11:24 AM MSK
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.180 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.180 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// TclEventType: DRC_ADDED
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2724.180 ; gain = 2.754 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 5.7s
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 33 seconds
// Elapsed time: 33 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// bv (ch):  Report Utilization : addNotify
// Tcl Message: report_utilization -name utilization_1 
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 229 MB. Current time: 7/2/20 1:12:13 AM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.441 ; gain = 7.996 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.441 ; gain = 7.996 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 70 seconds
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 6837 ; 2756 ; 248 ; 69 ; 2115 ; 6837 ; 0 ; 1215 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 6491 ; 2421 ; 248 ; 69 ; 2051 ; 6491 ; 0 ; 894 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 5564 ; 1814 ; 245 ; 69 ; 1837 ; 5564 ; 0 ; 540 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 4107 ; 154 ; 40 ; 1 ; 1326 ; 4107 ; 0 ; 67 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 2962 ; 32 ; 37 ; 1 ; 944 ; 2962 ; 0 ; 26 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 1450 ; 0 ; 35 ; 1 ; 472 ; 1450 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// [GUI Memory]: 280 MB (+863kb) [06:45:13]
// Device view-level: 0,6
// Elapsed time: 34 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aC, ch)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (ch): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 404); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 404); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 81, 404); // n (o, ch)Waveform: addNotify
// TclEventType: TIMING_RESULTS_UNLOAD
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 148 MB. Current time: 7/2/20 1:14:11 AM MSK
// Engine heap size: 1,966 MB. GUI used memory: 149 MB. Current time: 7/2/20 1:14:11 AM MSK
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
dismissDialog("Confirm Close"); // A (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 107, 255); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 107, 255, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 92, 249); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 92, 249, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_riscv_isa_decoding.svh", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
selectCodeEditor("testb_ialu.sv", 113, 245); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 113, 245, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 182, 262); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("testb_ialu.sv", 133, 232); // cd (w, ch)
selectCodeEditor("testb_ialu.sv", 133, 232, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_ialu.sv", 133, 232); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// Tcl Message: relaunch_sim 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds INFO: [USF-XSim-99] Step results log file:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// Tcl Message: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.   (Relaunch Simulation)'
// 'a' command handler elapsed time: 26 seconds
// Elapsed time: 26 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ch): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 206, 284); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 206, 284, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_pipe_ialu.sv", 276, 173); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 82, 178); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 365, 175); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 304, 175); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 309, 175); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 380, 144); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: relaunch_sim 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2780.500 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// 'a' command handler elapsed time: 39 seconds
// Elapsed time: 40 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 245 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 141 MB. Current time: 7/2/20 1:20:33 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 140 MB. Current time: 7/2/20 1:20:40 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 140 MB. Current time: 7/2/20 1:20:40 AM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 14 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 297, 97); // n (o, ch)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 163 MB. Current time: 7/2/20 1:20:48 AM MSK
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 198, 365); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ch)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ch):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tesb_ialu' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L xil_defaultlib -prj tesb_ialu_vlog.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '5' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.sim/sim_1/behav/xsim' 
// Tcl Message: Completed static elaboration 
// Tcl Message: Compiling module xil_defaultlib.FPU Compiling module xil_defaultlib.scr1_pipe_ialu Compiling module xil_defaultlib.tesb_ialu Compiling module xil_defaultlib.glbl Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_fp... Compiling package xil_defaultlib.$unit_d__github_scr1_sdk_orig_sc... 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Built simulation snapshot tesb_ialu_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2780.500 ; gain = 0.000 Vivado Simulator 2018.1 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps Note:  ******************************************************   renorm_and_round_logic.vhd :     FULL_MANT_RND1_DEL is using fast_input     which will be faster, but create more FFs. ****************************************************** Time: 0 ps  Iteration: 0 relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// 'a' command handler elapsed time: 54 seconds
// Elapsed time: 54 seconds
dismissDialog("Relaunch Simulation"); // b (ch)
// Elapsed time: 98 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tesb_ialu_behav.wcfg", 2); // k (j, ch)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_pipe_ialu.sv", 3); // k (j, ch)
// Elapsed time: 13 seconds
selectCodeEditor("scr1_pipe_ialu.sv", 322, 265); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 353, 261); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 98, 263); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 261, 267); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'v'); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 359, 231); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("scr1_pipe_ialu.sv", 190, 263); // cd (w, ch)
selectCodeEditor("scr1_pipe_ialu.sv", 190, 263, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "scr1_pipe_ialu.sv", 'c'); // cd (w, ch)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scr1_riscv_isa_decoding.svh", 4); // k (j, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 437, 127); // cd (w, ch)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "type_scr1_ialu_cmd_sel_e"); // l (aP, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 119, 78); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 119, 78, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 87); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 87, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 104); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 104, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 112); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 111, 112, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 117, 84); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 117, 84, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 113, 95); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 113, 95, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 115, 117); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 115, 117, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 115, 133); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 115, 133, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 127, 152); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 127, 152, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 128, 164); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 128, 164, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 131, 182); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 131, 182, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 129, 194); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 129, 194, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 218); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 218, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 228); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 114, 228, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 119, 247); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 119, 247, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 125, 263); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 125, 263, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 129, 277); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 129, 277, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 296); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 296, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 318); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 318, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 324); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 130, 324, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 453, 145); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 453, 145, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("scr1_riscv_isa_decoding.svh", 513, 145); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 491, 137); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 592, 142); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 5000 ms.
selectCodeEditor("scr1_riscv_isa_decoding.svh", 187, 147); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("scr1_riscv_isa_decoding.svh", 187, 147, false, false, false, false, true); // cd (w, ch) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 30, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (ch): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bv (ch):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ch)
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// f (ch): Launch Runs: addNotify
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Elapsed time: 404 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 406 seconds
dismissDialog("Launch Runs"); // f (ch)
// bv (ch):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 2 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul  2 01:32:31 2020] Launched synth_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/synth_1/runme.log [Thu Jul  2 01:32:33 2020] Launched impl_1... Run output will be captured here: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2780.500 ; gain = 0.000 
// Elapsed time: 15 seconds
dismissDialog("Generate Bitstream"); // bv (ch)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ExpRunMgr Pending Runs Timer) is taking too long to process. Increasing delay to 4000 ms.
// ah (ch): Bitstream Generation Completed: addNotify
// Elapsed time: 1084 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bv (ch):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 141 MB. Current time: 7/2/20 1:50:51 AM MSK
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 141 MB. Current time: 7/2/20 1:51:08 AM MSK
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 861 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2787.336 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2787.336 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 54 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances   RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances  
// Device view-level: 0,0
// ExpRunCommands.openImplResults elapsed time: 31.7s
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DRC_ADDED
// Tcl Message: open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2787.336 ; gain = 6.836 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 6.8s
// Device view-level: 0,1
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// 'dO' command handler elapsed time: 51 seconds
// Elapsed time: 51 seconds
dismissDialog("Open Implemented Design"); // bv (ch)
// Elapsed time: 163 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design, Report Utilization]", 27, false); // u (O, ch)
// Run Command: PAResourceCommand.PACommandNames_RESOURCE_UTILIZATION
// a (ch): Report Utilization: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
dismissDialog("Report Utilization"); // a (ch)
// Tcl Message: report_utilization -name utilization_1 
// bv (ch):  Report Utilization : addNotify
// TclEventType: UTILIZATION_RESULT_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 234 MB. Current time: 7/2/20 1:54:23 AM MSK
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.242 ; gain = 11.418 
// Tcl Message: report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.242 ; gain = 11.418 
dismissDialog("Report Utilization"); // bv (ch)
// Elapsed time: 100 seconds
maximizeFrame(PAResourceOtoP.PAViews_UTILIZATION, "Utilization - utilization_1"); // aw (aE, ch)
expandTreeTable((HResource) null, "i_scr1 (scr1_top_ahb) ; 6962 ; 2756 ; 287 ; 69 ; 2112 ; 6962 ; 0 ; 1193 ; 16 ; 0 ; 0 ; 0 ; 0", 2); // u (O, ch)
expandTreeTable((HResource) null, "i_core_top (scr1_core_top) ; 6618 ; 2421 ; 287 ; 69 ; 2051 ; 6618 ; 0 ; 882 ; 0 ; 0 ; 0 ; 0 ; 0", 3); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_top (scr1_pipe_top) ; 5691 ; 1814 ; 284 ; 69 ; 1826 ; 5691 ; 0 ; 524 ; 0 ; 0 ; 0 ; 0 ; 0", 6); // u (O, ch)
expandTreeTable((HResource) null, "i_pipe_exu (scr1_pipe_exu) ; 4235 ; 154 ; 79 ; 1 ; 1352 ; 4235 ; 0 ; 46 ; 0 ; 0 ; 0 ; 0 ; 0", 8); // u (O, ch)
expandTreeTable((HResource) null, "i_ialu (scr1_pipe_ialu) ; 3096 ; 32 ; 74 ; 1 ; 981 ; 3096 ; 0 ; 6 ; 0 ; 0 ; 0 ; 0 ; 0", 9); // u (O, ch)
expandTreeTable((HResource) null, "FPU (FPU) ; 1604 ; 0 ; 73 ; 1 ; 520 ; 1604 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// PAPropertyPanels.initPanels (FPU (FPU)) elapsed time: 0.3s
// Elapsed time: 105 seconds
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU (FPU) ; 1604 ; 0 ; 73 ; 1 ; 520 ; 1604 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10, "FPU (FPU)", 0, false); // u (O, ch)
selectTreeTable("PAResourceTtoZ.UtilizationHierViewTreeTablePanel_TABLE(Hierarchy)", "FPU (FPU) ; 1604 ; 0 ; 73 ; 1 ; 520 ; 1604 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10, "FPU (FPU)", 0, false); // u (O, ch)
collapseTreeTable((HResource) null, "FPU (FPU) ; 1604 ; 0 ; 73 ; 1 ; 520 ; 1604 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0", 10); // u (O, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 228 MB. Current time: 7/2/20 2:24:27 AM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 227 MB. Current time: 7/2/20 2:54:28 AM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 227 MB. Current time: 7/2/20 3:24:27 AM MSK
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 5000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 222 MB. Current time: 7/2/20 10:38:15 AM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 223 MB. Current time: 7/2/20 11:08:10 AM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 223 MB. Current time: 7/2/20 11:38:08 AM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 222 MB. Current time: 7/2/20 12:08:10 PM MSK
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 6000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 6000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 222 MB. Current time: 7/2/20 1:44:03 PM MSK
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 7000 ms.
// Device view-level: 0,6
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 227 MB. Current time: 7/2/20 1:46:27 PM MSK
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 7000 ms.
// WARNING: HTimer (WrapperUtils Delayed Delete Timer) is taking too long to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking too long to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking too long to process. Increasing delay to 8000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 228 MB. Current time: 7/2/20 2:16:32 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 226 MB. Current time: 7/2/20 2:46:32 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 227 MB. Current time: 7/2/20 3:16:33 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 227 MB. Current time: 7/2/20 3:46:32 PM MSK
// WARNING: updateGUI() is taking  1061 ms.
// Elapsed time: 50173 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aC, ch)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (ch): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 251, 119); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 251, 119); // n (o, ch)Waveform: addNotify
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 251, 119); // n (o, ch)Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 170 MB. Current time: 7/2/20 3:54:21 PM MSK
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 1,966 MB. GUI used memory: 196 MB. Current time: 7/2/20 3:54:43 PM MSK
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2837.500 ; gain = 0.000 
// Elapsed time: 82 seconds
dismissDialog("Confirm Close"); // A (ch)
// Elapsed time: 225 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 501, 83); // cd (w, ch)
// Elapsed time: 43 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 393, 112); // cd (w, ch)
// Elapsed time: 26 seconds
selectCodeEditor("scr1_riscv_isa_decoding.svh", 128, 324); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 19, 185); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 55, 185); // cd (w, ch)
selectCodeEditor("scr1_riscv_isa_decoding.svh", 55, 185, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testb_ialu.sv", 1); // k (j, ch)
// Elapsed time: 35 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw (aE)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 28 seconds
selectCodeEditor("testb_ialu.sv", 168, 104); // cd (w, ch)
// Elapsed time: 31 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 508, -3); // n (o, ch)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_ialu.sv", 259, 333); // cd (w, ch)
unMinimizeFrame(PAResourceOtoP.PAViews_SCOPE, "Scopes"); // aw
unMinimizeFrame(PAResourceOtoP.PAViews_OBJECTS, "Objects"); // aw
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// PAPropertyPanels.initPanels (scr1_pipe_exu.sv) elapsed time: 0.4s
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 94, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv), i_core_top : scr1_core_top (scr1_core_top.sv), i_pipe_top : scr1_pipe_top (scr1_pipe_top.sv), i_pipe_exu : scr1_pipe_exu (scr1_pipe_exu.sv)]", 94, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 508, -3); // n (o, ch)Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ch)
// Elapsed time: 19 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
// PAPropertyPanels.initPanels (testb_fpu.v) elapsed time: 0.4s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testb_fpu (testb_fpu.v)]", 114, true); // B (D, ch) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testb_fpu (testb_fpu.v)]", 114, true, false, false, false, false, true); // B (D, ch) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 118 seconds
selectCodeEditor("testb_fpu.v", 111, 276); // cd (w, ch)
// Elapsed time: 868 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 77, 330); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 88, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 186); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 192); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 2, 190); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 28, 262, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 291, 188); // cd (w, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 148 MB. Current time: 7/2/20 4:24:23 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 346 seconds
selectCodeEditor("testb_fpu.v", 170, 334); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 345, false, false, false, true, false); // cd (w, ch) - Popup Trigger
selectCodeEditor("testb_fpu.v", 779, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 435, 599); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 169, 380); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 370); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 109, 361); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 2, 334); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 200, 472); // cd (w, ch)
selectButton(RDIResourceCommand.RDICommands_LINE_COMMENT, (String) null); // B (f, ch)
selectCodeEditor("testb_fpu.v", 372, 219); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 56, 126); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 166); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 129, 80); // cd (w, ch)
// Elapsed time: 47 seconds
selectCodeEditor("testb_fpu.v", 206, 111); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 223, 158); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 167, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 170, 71); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 170, 71, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 161, 94); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
selectCodeEditor("testb_fpu.v", 209, 116); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 128); // cd (w, ch)
// Elapsed time: 29 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 37 seconds
selectCodeEditor("testb_fpu.v", 227, 81); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 266, 97); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 278, 145); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 218, 145); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 23, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 23, 229, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 132, 143); // cd (w, ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 141, 77); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 132, 140); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 140, 144); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 194, 145); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 224, 143); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 146); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 229, 128); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 132); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 130); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 149); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 191, 150); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 150); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 158); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 158, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 111, 160); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 162); // cd (w, ch)
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 258, 144); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 158); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 182); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 188); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 106, 212); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 228); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 235); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 107, 249); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 269); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 107, 285); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 317); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 344); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 106, 334); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 318); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 330); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 345); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 366); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 107, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 101, 410); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 395); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 414); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 399); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 399, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 140, 61); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 420); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 420, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 73); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 28, 438); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 436); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 436, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 85); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 24, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 24, 448, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 108); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 32, 478); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 471); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 471, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 119); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 45, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 44, 485, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 141); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 52, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 52, 505, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 162); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 526); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 526, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 175); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 532); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 533, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 190); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 552); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 552, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// Elapsed time: 45 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 210); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 571); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 571, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 70, 575); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 13, 573); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 151, 230); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 228); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 234); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 74, 587); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 151, 243); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 247); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 77, 604); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 268); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 77, 621); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 151, 275); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 279); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 38, 622); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 34, 643); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 34, 643, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 293); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 445); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 274, 205); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 271, 201); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 290); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 195, 324); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 312); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 187, 294); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 313); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 267, 297); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 293, 271); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 259, 281); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 264); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 252); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 320, 260); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 321, 272); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 248); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 210, 246); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 265); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 210, 265); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 295, 265); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 325, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 256, 246); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 256, 246, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 160, 192); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 206); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 185, 208); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 235, 217); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 137, 213); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 217); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 202, 202); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 203, 217); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 161, 227); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 242); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 301); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("testb_fpu.v", 59, 268); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 65, 255); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 249); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 56, 223); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 44, 240); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 179); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 195); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 195, 235); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 241); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 130, 230); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 230); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 221); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 131, 223); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 222); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 1, 228, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 2, 215); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 243); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 243); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 255); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 252); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 304); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 355); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 396); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 424); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 456); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 200, 501); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 209, 528); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 202, 558); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 201, 608); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 564); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 206, 560); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 607); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 564); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 550); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 619); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 609); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 234, 658); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 224, 711); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 319); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 109, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 313, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 119, 316); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 371); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 120, 415); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 439); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 478); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 472); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 469); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 468); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 483); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 511); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 538); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 475); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 483); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 517); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 123, 521); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 113, 518); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 120, 520); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 541); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 473); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 480); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 474); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 517); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 533); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 569); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 584); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 531); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 566); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 589); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 117, 618); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 636); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 667); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 120, 693); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 262, 541); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 68, 302); // cd (w, ch)
// Elapsed time: 26 seconds
selectCodeEditor("testb_fpu.v", 129, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 133, 434); // cd (w, ch)
// Elapsed time: 47 seconds
selectCodeEditor("testb_fpu.v", 221, 312); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 254); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 254); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 254, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 308, 256); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 308, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 350); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 202, 392); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 199, 448, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 198, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 348, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 202, 373); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 231, 361); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 246, 324); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 262, 351); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 176, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 176, 351, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 58, 463); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 175, 587); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 506); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 121, 491); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 111, 507); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 111, 507, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 553); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 525); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 525, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 556); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 536); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 536, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 570); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 503); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 503, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 413); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 165, 426); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 165, 426, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 193, 430); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 235, 431); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 256, 399); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 116, 416); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 419); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 54, 595); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 494); // cd (w, ch)
// Elapsed time: 35 seconds
selectCodeEditor("testb_fpu.v", 141, 390); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 197, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 147, 384); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 175, 384); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 189, 364); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 189, 344); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 256, 304); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 188, 214); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 214, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 111, 380); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 383); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 386); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 255, 377); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 262, 423); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 218); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 218, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 167, 398); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 223); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 223, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 412); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 174, 354); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 353); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 244, 299); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 54, 250); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
selectCodeEditor("testb_fpu.v", 119, 400); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 199, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 85, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 194); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 194, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 383); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 389); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 189, 424); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 253, 535); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 105, 411); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 95, 434); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 163, 485); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 104, 399); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 426); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 416); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 45, 412); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 41, 417); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 413); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 118, 416); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 159, 423); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 36, 412); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 42, 416); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 426); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 413); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 412); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 26, 416); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 42, 431); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 445); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 153, 450); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 158, 518); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 25 seconds
selectCodeEditor("testb_fpu.v", 75, 614); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 473); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 69, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 69, 529); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 551); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 377); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 377, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 52, 392); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 58, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 91, 385); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 269, 380); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 269, 380); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 129 seconds
selectCodeEditor("testb_fpu.v", 82, 93); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 93, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 190, 134); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 134, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 117, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 111, 343); // cd (w, ch)
typeControlKey(null, null, 'z');
// Elapsed time: 67 seconds
selectCodeEditor("testb_fpu.v", 376, 198); // cd (w, ch)
// Elapsed time: 167 seconds
selectCodeEditor("testb_fpu.v", 132, 327); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 126, 321); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 345, 386); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 381); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 332, 385); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 18, 402); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 18, 402, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 145, 318); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 313, 364); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 313); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 136, 313); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 220, 317); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 312, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 327); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 237, 333); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 293, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 305, 329); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 304, 334); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 133, 348); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 255, 346); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 349, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 288, 403); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 374, 430); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 353, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 0, 245, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 225); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 112, 225); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 225); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 133, 253); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 360); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 8, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 3, 350); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 15, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 17, 212); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 11, 228); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 12, 249); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 16, 268); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 16, 272); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 12, 295); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 14, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 14, 325); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 16, 343); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 11, 365); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 13, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 15, 401); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 16, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 13, 434); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 13, 450); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 425, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 0, 195, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 2, 220); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 397); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 48, 468); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 5, 201); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 0, 196, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 185, 266); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 361, 330); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 452, 361); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 165, 120); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 36 seconds
selectCodeEditor("testb_fpu.v", 56, 264); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 81, 285); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 80, 299); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 277); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 265); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 85, 243); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 236); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 85, 232); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 214); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 198); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 80, 174); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 77, 162); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 145); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 128); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 120, 230); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 125, 220); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 137, 202); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 133, 198); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 135, 176); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 130, 162); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 132, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 132); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 326, 203); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 166, 373); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 167, 385); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 85, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 272, 455); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 357, 389); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 402, 114); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 268); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 41, 266); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 287, 292); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 331, 290); // cd (w, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 152 MB. Current time: 7/2/20 4:54:23 PM MSK
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Elapsed time: 351 seconds
selectCodeEditor("testb_fpu.v", 1, 390); // cd (w, ch)
// Elapsed time: 27 seconds
selectCodeEditor("testb_fpu.v", 297, 275); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 250, 285); // cd (w, ch)
// Elapsed time: 49 seconds
selectCodeEditor("testb_fpu.v", 379, 291); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 368, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 514, 328); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 437, 338); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 386, 425); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 211, 263); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 264, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 219, 269); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 327, 264); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 414, 271); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 388, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 329, 256); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 339, 313); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 162, 311); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 282, 316); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 311); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 348, 369); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 407, 382); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 40 seconds
selectCodeEditor("testb_fpu.v", 81, 207); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 81, 207, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 83, 385); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 57, 378); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("testb_fpu.v", 81, 436); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 465); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 67, 454); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 434); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 102, 588); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 94, 615); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 87, 599); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 528); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 202, 494); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 82, 479); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 479, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 459); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 448); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 585); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 451); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 478); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 236, 449); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 99, 458); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 90, 453); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 211, 459, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 119, 451); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 456); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 26, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 77, 409); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 301, 460); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 105, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 481); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 130 seconds
selectCodeEditor("testb_fpu.v", 157, 495); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 488); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 486); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 487); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 487); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 144, 487); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 298, 502); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 289, 538); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 325, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 377, 477); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 292, 550); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 211, 487); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 224, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 572); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 140, 587); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 227, 386); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 98, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 450); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 247, 452); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 396); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 405); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 28, 437); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 288); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 288, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 178, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 178, 296, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 186, 302); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 302, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 399); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 156, 401); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 315, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 403); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 328, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 175, 397); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 175, 397, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 183, 301); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 301, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 242, 313); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 174); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 174, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 234, 165); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 318, 185); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 350, 174); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 191, 159); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 191, 159, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 163, 507); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 149); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 141); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 141, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 195, 82); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 195, 82, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 260, 347); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 347, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 352, 346); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 358, 353); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 393, 384); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 392, 390); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 362, 377); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 330, 392); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 379); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 238, 323); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 319, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 353); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 344); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 366, 348); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 480, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 433, 381); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 20 seconds
selectCodeEditor("testb_fpu.v", 231, 267); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 232, 279); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 206, 455); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 466); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 368, 202); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 35 seconds
selectCodeEditor("testb_fpu.v", 368, 203); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 360, 225); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 451); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 21, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 25, 247); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 249); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 249, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 105, 248); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 82, 385); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 211, 336); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 281); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 281, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 267, 286); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 235, 396); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 152, 403); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 52 seconds
selectCodeEditor("testb_fpu.v", 148, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 91, 280); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 251, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 555); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 135, 551); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 556); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 135, 526); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 317, 364); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 524); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 260, 474); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 250, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 567); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 24, 451); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 21, 466); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 104, 482); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 127, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 475); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 95 seconds
selectCodeEditor("testb_fpu.v", 31, 460); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 0, 433); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 318, 496); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 262, 605); // cd (w, ch)
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 270, 478); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 225, 528); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 225, 528, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 220, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 220, 522, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 219, 532); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 532, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 256, 502); // cd (w, ch)
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 77, 500); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 3, 377); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 53, 434); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 69, 507); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 74, 460); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 518); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 50, 157); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 50, 157, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 94, 615); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 658); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 579, 415); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 78, 559); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 526); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 98, 538); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 94, 545); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 330); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 129, 320); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 401, 437); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 421, 438); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 469, 364); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectCodeEditor("testb_fpu.v", 79, 531); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 222, 528); // cd (w, ch)
// Elapsed time: 21 seconds
selectCodeEditor("testb_fpu.v", 58, 247); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 58, 247, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 497); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 299, 372); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 298, 380); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 77, 452); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 77, 452, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 105, 453); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 48, 601); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 49, 617); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 550); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 87, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 366); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 257, 406); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 135, 367); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 31, 445); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 352, 439); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 342, 442); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 480); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 461); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 310, 447); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 413, 363); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 411, 469); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 407, 467, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 374, 554); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 369, 599); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 284, 508); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 281, 472); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 50, 469); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 175, 454); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 459); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 173, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 250, 462); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 474); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 497); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 306, 588); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 393, 435); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 370, 427); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 331, 520); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 232, 504); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 185, 391); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 185, 391, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 238, 405); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 56, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 56, 384, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 109, 369); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 421); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 82, 383); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 195, 389); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 246, 369); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 340); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 345); // cd (w, ch)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 476, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 431, 297); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 240, 354); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 221, 413); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 512); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 512, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 203, 475); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 140, 460); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 478); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 127, 591); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 476); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 457); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 471); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 468); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 106, 471); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 189, 540); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 206, 534); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 57 seconds
selectCodeEditor("testb_fpu.v", 289, 468); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 0, 465); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 191, 468); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 336, 386); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 350, 361); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 212, 512); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 491); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 156, 491); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 10, 481); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 10, 481, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 35, 485); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 188, 522); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 13, 470); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 3, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 7, 530); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 465); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 111, 501); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 2, 487); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 513); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 57, 500); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 481); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 304, 512); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 41, 495); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 461); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 31 seconds
selectCodeEditor("testb_fpu.v", 117, 582); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 65, 565); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 65, 568); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 26 seconds
selectCodeEditor("testb_fpu.v", 267, 705); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 228, 270); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 258, 481); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 302, 443); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 113, 230, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 376, 409); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 328, 323); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 329, 314); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 328, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 130); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 176); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 275); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 150, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 319, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 317, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 316, 231); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 418, 322); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 442, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 156, 334); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 377); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 430); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 395); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 456); // cd (w, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 152 MB. Current time: 7/2/20 5:24:23 PM MSK
selectCodeEditor("testb_fpu.v", 147, 504); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 144, 550); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 534); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 156, 592); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 436); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 156, 531); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 583); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 632); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 652); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 605); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 550); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 502); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 249, 463); // cd (w, ch)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 395, 542); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 108, 274); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 222, 262); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 101 seconds
selectCodeEditor("testb_fpu.v", 84, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 132, 339); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 61, 307); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 61, 307, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 62, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 298, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 33 seconds
selectCodeEditor("testb_fpu.v", 37, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 83, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 73, 391); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 114, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 114, 383); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 385); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 91, 400); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 65); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 210); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 250); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 242, 270); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 226, 207); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 207, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 84, 250); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 120, 263); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 162, 276); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 209, 251); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 263, 267); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 306, 201); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 21 seconds
selectCodeEditor("testb_fpu.v", 302, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 291, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 299, 315); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 444, 350); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 382, 322); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 369, 318); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 421, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 307, 310); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 491, 322); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 492, 311); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 294, 330); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 401, 393); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 438, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 436, 351); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 36 seconds
selectCodeEditor("testb_fpu.v", 411, 77); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 202, 94); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 374, 109); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 251, 100); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 251, 100, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 519, 471); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 334, 256); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 231); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 231, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 213, 245); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 213, 245, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 458, 246); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 458, 213, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 460, 216); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 460, 216, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 516, 435); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 641, 602); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 452, 216); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 452, 216, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 334, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 334, 315, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 112, 215); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 349, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 350, 691); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 314, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 109, 402); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 229, 500); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 445, 468); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 370 seconds
selectCodeEditor("testb_fpu.v", 197, 307); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 197, 307, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 245, 302); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 257, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 333); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 295, 302); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 243, 309); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 280, 339); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 378, 356); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 86 seconds
selectCodeEditor("testb_fpu.v", 684, 266); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 635, 286); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 625, 293); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 608, 304); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 598, 321); // cd (w, ch)
// Elapsed time: 20 seconds
selectCodeEditor("testb_fpu.v", 174, 333); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 135, 330); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 333); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 123, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 333); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 179, 338); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 208, 377); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 349); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 40 seconds
selectCodeEditor("testb_fpu.v", 166, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 332, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 190, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 222, 328); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 372, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 323, 324, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 136, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 286, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 374, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 268, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 334, 340); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 357, 337); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 405, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 383, 329); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 423, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 943, 326); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 928, 331); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 657, 455); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 495, 330); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 495, 330, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 504, 350); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 525, 330); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 433, 333); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 470, 342); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 512, 361); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 565, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 634, 347); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 664, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 27 seconds
selectCodeEditor("testb_fpu.v", 683, 358); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 864, 329); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 615, 335); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 708, 329); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 744, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 720, 377); // cd (w, ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 831, 310); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 800, 328); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 798, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 758, 334); // cd (w, ch)
// Elapsed time: 26 seconds
selectCodeEditor("testb_fpu.v", 801, 327); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 666, 331); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 1010, 262); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 860, 327); // cd (w, ch)
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 801, 328); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 800, 332); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 545, 334); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 811, 336); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 939, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 975, 331); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 1019, 315); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 971, 333); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 365, 329); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 75, 352); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 985, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 626, 344); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 231, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 237, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 404, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 136, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 348, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 348, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 346); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 200, 343); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 203, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 263, 379); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 348, 351); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 371, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 371, 349, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 410, 335); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 421, 360); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 421, 360, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 412, 446); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 432, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 553, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 547, 348); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 357, 348); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 416, 350); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 420, 365); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 290, 402); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 405, 418); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 356, 346); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 369); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 245, 349); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 224, 413); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("testb_fpu.v", 223, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 232, 390); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 291, 389); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 239, 331); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 291, 408); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 220, 412); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectButton(RDIResourceCommand.RDICommands_UNDO, (String) null); // B (f, ch)
selectCodeEditor("testb_fpu.v", 356, 351); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 189, 346); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 281); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 32 seconds
selectCodeEditor("testb_fpu.v", 128, 407); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 347, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 134, 393); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 91, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 91, 349, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 382, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 382, 348, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 564, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 503, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 467, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 464, 345, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 451, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 463, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 506, 380); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 708, 312); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 694, 351); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 724, 287); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 26 seconds
selectCodeEditor("testb_fpu.v", 390, 207); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 714, 352); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 101, 388); // cd (w, ch)
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 222, 255); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 561, 218); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 561, 218, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 106, 397); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 218, 409); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 397); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 355); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 144, 278, false, false, true, false, false); // cd (w, ch) - Alt Key
// Elapsed time: 10 seconds
selectComboBox("FindAndReplaceDialog.ch_ :", "<=", -1); // JComboBox (ch, FindAndReplaceDialog)
selectComboBox("FindAndReplaceDialog.ch_ :", "=", -1); // JComboBox (ch, FindAndReplaceDialog)
selectButton("FindAndReplaceDialog.ch_", ""); // JButton (ch, FindAndReplaceDialog)
selectCodeEditor("testb_fpu.v", 355, 488); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 235, 328); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 195, 202); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 163, 190); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 213, 209); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 194, 193); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 197); // cd (w, ch)
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 162, 194); // cd (w, ch)
typeControlKey(null, null, 'z');
// Elapsed time: 21 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 186, 458); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 129, 176); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 163, 196); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 286, 233); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 92, 130); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 130, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 183, 190); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 231, 124); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 231, 124, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 187, 210); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 185, 214, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 181, 219); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectCodeEditor("testb_fpu.v", 230, 133); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 133, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 199); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 199, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 87, 125); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 87, 125, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 208); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 130); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 130, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 210, 194); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 210, 194, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 212, 129); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 212, 129, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 180, 208); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 383, 132); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 383, 132, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 226); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 512, 126); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 512, 126, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 253); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 702, 129); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 695, 129); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 693, 129, false, true, false, false, true); // cd (w, ch) - Control Key - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 262); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 850, 125); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 850, 125, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 274); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 146); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 146, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 298); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 238, 152); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 238, 152, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 315); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 379, 160); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 398, 141); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 398, 141, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 181, 327); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 529, 146); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 529, 146, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 227, 275); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 227, 275, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 198, 199); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 199, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 195, 213); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 195, 213, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 193, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 193, 229, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 193, 240); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 193, 240, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 194, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 194, 258, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 200, 282); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 200, 282, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 188, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 306, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 192, 294); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 294, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 193, 313); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 193, 313, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 202, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 202, 328, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 524, 149); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 524, 149, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 346); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 185, 344); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 197, 456); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 380, 236); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 419, 242); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 99 seconds
selectCodeEditor("testb_fpu.v", 162, 364); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 395, 321); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 213, 501); // cd (w, ch)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 163, 227); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 322); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectCodeEditor("testb_fpu.v", 26, 408); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 44, 417); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 427); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 87, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 508, 230); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 660, 225); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 569, 236); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 567, 245); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 545, 287); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 542, 288, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 529, 295); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 75, 281); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 7, 301); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 8, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 328, 287); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 203, 312); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 82, 313); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 75, 313); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 248, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 318); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 124, 318, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 153 MB. Current time: 7/2/20 5:54:23 PM MSK
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 404); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 404, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 408); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 408, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 98, 429); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 98, 429, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 447); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 447, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 466); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 466, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 477); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 477, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 495, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 86, 495, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 506, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 84, 530); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 84, 530, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 76, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 76, 522, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 74, 564); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 74, 558); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 74, 558, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 161, 431); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 406); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 406, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 26 seconds
selectCodeEditor("testb_fpu.v", 171, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 418, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 152, 441); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 433); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 433, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 158, 458); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 458, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 158, 465); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 465, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 153, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 485, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 167, 537); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 537, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 172, 551); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 172, 551, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 149, 470); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 470, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 149, 532); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 532, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 153, 467); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 467, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 160, 514); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 160, 514, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 145, 501); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 501, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 66 seconds
selectCodeEditor("testb_fpu.v", 163, 361); // cd (w, ch)
// Elapsed time: 30 seconds
selectCodeEditor("testb_fpu.v", 404, 538); // cd (w, ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 199, 464); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 199, 464, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 316, 508); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 305, 522); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 73, 519); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 75, 519); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 293); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 293, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 93, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 523, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 228, 567); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 225, 567); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 187, 475); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 187, 475, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 187, 481); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 187, 481, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 313, 573); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 305, 566); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 428, 562); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 286, 569); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 286, 569, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 240, 565); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 216, 568); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 370, 570); // cd (w, ch)
// Elapsed time: 51 seconds
selectCodeEditor("testb_fpu.v", 314, 121); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 452, 372); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 29 seconds
selectCodeEditor("testb_fpu.v", 675, 389); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 21 seconds
selectCodeEditor("testb_fpu.v", 64, 244); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 244, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 646, 521); // cd (w, ch)
// Elapsed time: 36 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 668, 636); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 665, 670); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 691, 619); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 709, 646); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 708, 666); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 711, 615); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 566, 658); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 656, 543); // cd (w, ch)
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 714, 360); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 459, 450); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 340, 467); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 85, 466); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 78, 467); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 745, 468); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 866, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 823, 461); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 596, 492); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 710, 476); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 95, 466); // cd (w, ch)
// Elapsed time: 21 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 107, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 187, 525); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 57, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 57, 382, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 65, 432); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 65, 432, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 68, 480); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 480, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 519, 263); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 519, 263, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 517, 289); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 517, 289, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 513, 282); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 513, 282, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 165, 583); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 343, 265); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 265, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 345, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 345, 279, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 346, 297); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 346, 297, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 338, 254); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 254, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 342, 275); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 342, 275, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 339, 252); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 261); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 261, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 343, 276); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 276, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 348, 297); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 348, 297, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 345, 259); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 345, 259, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 353, 286); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 353, 286, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 353, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 353, 300, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 342, 266); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 342, 266, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 347, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 279, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 350, 295); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 350, 295, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 341, 260); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 341, 260, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 341, 276); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 341, 276, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 347, 294); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 294, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 333, 262); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 333, 262, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 339, 273); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 339, 273, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 344, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 279, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 347, 290); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 290, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 346, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 346, 279, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 338, 259); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 259, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 342, 278); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 342, 278, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 344, 292); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 292, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 340, 269); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 340, 269, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 344, 282); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 282, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 347, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 296, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 333, 259); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 333, 259, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 348, 285); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 348, 285, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 349, 299); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 349, 299, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 336, 262); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 336, 262, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 338, 274); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 283); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 283, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 344, 301); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 301, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 167, 414); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 416); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 159, 417); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 185, 415); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 190, 415); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 171, 410); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 419); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 294, 437); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 392, 482, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 188, 437); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 24 seconds
selectCodeEditor("testb_fpu.v", 325, 415); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 593, 421); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 311, 414); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 119, 417); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 322, 422); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 322, 421); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 568, 398); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 599, 516); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 517, 496); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 339, 422); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 326, 423); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 477, 454); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 628, 414); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 594, 504); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 592, 500); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 78 seconds
selectCodeEditor("testb_fpu.v", 460, 281); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 460, 281, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 461, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 461, 296, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 300, 312); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 300, 312, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 373, 363); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 242, 317); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 317, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 44 seconds
selectCodeEditor("testb_fpu.v", 818, 335); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 801, 327); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 787, 320); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 787, 320); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 787, 320); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 771, 326); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 752, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 690, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 33 seconds
selectCodeEditor("testb_fpu.v", 286, 532); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 286, 532, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 366, 533); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 366, 533, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 572, 511); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 571, 539); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 571, 539, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 402 seconds
selectCodeEditor("testb_fpu.v", 592, 112); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 592, 112, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("testb_fpu.v", 767, 209); // cd (w, ch)
// Elapsed time: 78 seconds
selectCodeEditor("testb_fpu.v", 161, 246); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 162, 396); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 213, 382); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 154 MB. Current time: 7/2/20 6:24:25 PM MSK
// Elapsed time: 452 seconds
selectCodeEditor("testb_fpu.v", 297, 294); // cd (w, ch)
// Elapsed time: 35 seconds
selectCodeEditor("testb_fpu.v", 242, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 386, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 278, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 716, 454); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 732, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 731, 244); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 721, 405); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 713, 452); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 693, 249); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 707, 277); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 700, 255); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 705, 287); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 704, 285); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 810, 320); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 566, 269); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 502, 346); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 349, 259); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 349, 259, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 56, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 502); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 35, 522); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 24, 310); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 34, 333); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 361, 145); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 361, 145); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 361, 145, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 19 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 277, 438); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 31 seconds
selectCodeEditor("testb_fpu.v", 160, 281); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 226, 273); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 32, 297); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 35, 299, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 25, 292); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 498, 522); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 454); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 371, 281); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 371, 281, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 337, 458); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 320, 402); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 333, 406); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 324, 404); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 330, 406); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 331, 431); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 337, 353); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 337, 344); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 337, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 370, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 354, 350); // cd (w, ch)
// Elapsed time: 133 seconds
selectCodeEditor("testb_fpu.v", 370, 342); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 118, 144); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 144, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 184, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 384, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 375, 454); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 372, 446); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 403, 450); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 399, 449); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 349, 449); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 343, 448); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 374, 428); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 477, 503); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 71 seconds
selectCodeEditor("testb_fpu.v", 475, 210); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 386, 275); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 467, 290); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 367, 209); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 398, 258); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 424, 299); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 468, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 466, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 489, 234); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 661, 167); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 798, 173); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 441, 279); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("testb_fpu.v", 428, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 448, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 448, 332, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 498, 328); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 498, 328, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 587, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 587, 331, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 50 seconds
selectCodeEditor("testb_fpu.v", 108, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 108, 211, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 882, 142); // cd (w, ch)
// Elapsed time: 273 seconds
selectCodeEditor("testb_fpu.v", 258, 380); // cd (w, ch)
// Elapsed time: 71 seconds
selectCodeEditor("testb_fpu.v", 392, 364); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 392, 364, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 386, 379); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 386, 379, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 542, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 542, 384, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 246, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 246, 386, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 86, 387); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 387, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 820, 363); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 820, 363, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 697, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 697, 367, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 511, 366); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 511, 366, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 384, 372); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 372, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 244, 361); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 244, 361, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 89, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 367, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 378, 334); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 378, 334, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 392, 320); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 392, 320, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 578, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 578, 314, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 212 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv)]", 19); // B (D, ch)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv), i_scr1 : scr1_top_ahb (scr1_top_ahb.sv)]", 19); // B (D, ch)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, arty_scr1_top (arty_scr1.sv)]", 15); // B (D, ch)
// Elapsed time: 30 seconds
selectCodeEditor("testb_fpu.v", 202, 444); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 506); // cd (w, ch)
// Elapsed time: 41 seconds
selectCodeEditor("testb_fpu.v", 42, 420); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 37, 230); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 3, 226); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 15, 235); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 15, 417); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 14, 440); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 284, 408); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 170, 372); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 289, 401); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 407, 181); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 407, 181, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 407); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 407, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 114, 421); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 114, 421, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 431); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 112, 431, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 110, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 110, 448, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 284, 448); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 266, 461); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 278, 456); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 46, 471); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 55, 470); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 413); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 287, 450); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 550, 187); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 550, 187, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("testb_fpu.v", 131, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 131, 484, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 372, 195); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 372, 195, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 481, 335); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 348, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 467); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 102, 467, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 475); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 475, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 98, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 98, 485, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 503); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 96, 503, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 518); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 518, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 296, 473); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 133, 465); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 133, 465, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 192, 470); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 192, 470, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 206, 463); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 206, 463, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 200, 437); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 200, 437, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 469); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 469, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 708, 391); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 717, 382); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 55, 368); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 55, 368, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 396); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 89, 401); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 311, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 286, 553); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 455); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 455, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 504); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 204, 504, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 384, 506, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 394, 450); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 408, 399); // cd (w, ch)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // B (f, ch)
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // B (f, ch)
selectCodeEditor("testb_fpu.v", 203, 397); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 203, 397, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 421); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 197, 395); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 196, 396, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 347, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 132, 277); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 188, 345); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 360, 394); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 216, 359); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 216, 359, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 90, 267); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 90, 267, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 218, 364); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 218, 364, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 233, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 418, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 369); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 214, 369, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 270, 426); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 270, 426); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 182, 303); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 227, 295); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 247, 360); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 289, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 284, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 164, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 295); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 39 seconds
selectCodeEditor("testb_fpu.v", 134, 285); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 88, 298); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 299); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 217, 300); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 279, 300); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 341, 297); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 407, 298); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 317, 297); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 125, 295); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 144, 291); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 128, 303); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 299); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 31 seconds
selectCodeEditor("testb_fpu.v", 672, 262); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 556, 273); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 670, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 667, 310); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 658, 285); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 665, 291); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 360, 312); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 48 seconds
selectCodeEditor("testb_fpu.v", 229, 463); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 293, 399); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 130, 365); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 130, 365, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 249, 446); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 577, 376); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 564, 457); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 363, 352); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 603, 353); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 723, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 825, 375); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 825, 375); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 830, 360); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 830, 353); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 81, 353); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 193, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 311, 343); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 324, 358); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 319, 344); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 443, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 559, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 677, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 795, 363); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 817, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 798, 348); // cd (w, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 154 MB. Current time: 7/2/20 6:54:24 PM MSK
// Elapsed time: 112 seconds
selectCodeEditor("testb_fpu.v", 649, 356); // cd (w, ch)
// Elapsed time: 110 seconds
selectCodeEditor("testb_fpu.v", 175, 348); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 386, 397); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 60, 368); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 34, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 40, 383); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 266, 325); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 332, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 35 seconds
selectCodeEditor("testb_fpu.v", 241, 210); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 210, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 365); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 205, 365, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 319, 353); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 34 seconds
selectCodeEditor("testb_fpu.v", 278, 250); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 278, 250, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 287, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 287, 251, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 421, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 423, 251, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 396, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 395, 251, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 395, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 395, 251); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 493, 270); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 528, 253); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 529, 249, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 529, 249); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 517, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 490, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 490, 229, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 483, 210); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 483, 210, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 480, 231); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 480, 231, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 37 seconds
selectCodeEditor("testb_fpu.v", 162, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 162, 191, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 162, 183); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 162, 183, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 144, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 144, 211, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 88 seconds
selectCodeEditor("testb_fpu.v", 37, 603); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 24, 284); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 12, 294); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 399, 158); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 167); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 167, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 137, 430); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 137, 430, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 134, 424); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 424, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 379); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 379, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 22 seconds
selectCodeEditor("testb_fpu.v", 58, 145); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 58, 145, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 183, 292); // cd (w, ch)
// Elapsed time: 14 seconds
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectCodeEditor("testb_fpu.v", 337, 311); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 354, 305); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 42 seconds
selectCodeEditor("testb_fpu.v", 644, 160); // cd (w, ch)
// Elapsed time: 235 seconds
selectCodeEditor("testb_fpu.v", 152, 235); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 237); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 237, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 152, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 252, 217); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 288, 452); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 293, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 288, 456); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 297); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 297, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 327); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 100, 327, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 315, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 98, 314, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 94, 341); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 94, 341, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 358); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 97, 358, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 95, 374); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 95, 374, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 323, 356); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 288, 396); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 244, 394); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 235, 392); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 159, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 378); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 221, 384); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 257, 370); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 256, 393); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 376); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 59, 421); // cd (w, ch)
// Elapsed time: 14 seconds
selectCodeEditor("testb_fpu.v", 86, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 419, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 197, 115); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 197, 115, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 93, 460); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 92, 462, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 81, 489); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 81, 490, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 79, 496); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 79, 496, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 513); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 513, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 542); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 542, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 65, 557); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 64, 557, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 251, 450); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectCodeEditor("testb_fpu.v", 157, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 352, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 171, 378); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 355); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 149, 355, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 134, 250); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 139, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 234, 344); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 797, 281); // cd (w, ch)
// Elapsed time: 23 seconds
selectCodeEditor("testb_fpu.v", 121, 289); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 296); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 255, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 268, 400); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 268, 400, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 208, 299); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 129, 282); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 298); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 118, 346); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 106, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 361); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 206, 308); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 232, 290); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 96, 296); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 176, 347); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 107, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 98, 295); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 179, 277); // cd (w, ch)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 85, 301); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 85, 301, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 167, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 366, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 489); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 489, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 99, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 99, 315, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 484); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 484, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 153, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 153, 485, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 81, 276); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 436, 284); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 185, 480); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 331, 438); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 331, 438); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 327, 394); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 316, 460); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 279, 533); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 157, 406); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 157, 406, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 175, 380); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 175, 380, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 179, 418, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 178, 499); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 178, 499, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 310, 433); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 250); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 89, 250, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 159, 503); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 159, 503, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 154, 518); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 518, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 401); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("testb_fpu.v", 236, 248); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 236, 248, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 534); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 534, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 557); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 557, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 158, 571); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 158, 571, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 152, 437); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 152, 437, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 161, 450); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 161, 450, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 299, 478); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 150, 521); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 150, 521, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 195, 292); // cd (w, ch)
// Elapsed time: 41 seconds
selectCodeEditor("testb_fpu.v", 163, 535); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 163, 535, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 91, 276); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 137, 417); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 403); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 458); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 141, 436); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 436, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 181, 474); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 141, 433); // cd (w, ch)
// Elapsed time: 16 seconds
selectCodeEditor("testb_fpu.v", 88, 259); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 88, 259, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 554); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 140, 429); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 418); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 148, 418, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 142, 430); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 250, 443); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 143, 452); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 245, 422); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 86, 270); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 86, 270, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 143, 567); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 280, 535); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 336, 341); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 312, 609); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 264, 544); // cd (w, ch)
// Elapsed time: 105 seconds
selectCodeEditor("testb_fpu.v", 247, 62); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 62, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 362); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 145, 362, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 279, 294); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 296 seconds
selectCodeEditor("testb_fpu.v", 812, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 812, 172, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 812, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 812, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 812, 172, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 814, 156); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 814, 156, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 983, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 983, 142, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 983, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 983, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 973, 156); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 973, 156, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 973, 156); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 973, 178); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 973, 178, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 973, 178); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 967, 204); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 967, 204, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 964, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 964, 191, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 964, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 964, 191, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 964, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 964, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 964, 191); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 957, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 957, 211, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 957, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 957, 211); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 957, 211, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 977, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 977, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 977, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 980, 171); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 981, 170, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 981, 170); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 982, 160); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 982, 160, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 982, 160); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 1006, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 1006, 142, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 1006, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 1006, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 991, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 991, 172, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 991, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 991, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 991, 172); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 981, 185); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 981, 185, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 981, 185); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 981, 185); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 955, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 955, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 955, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 955, 210); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 955, 210, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 955, 210); // cd (w, ch)
// Elapsed time: 30 seconds
selectCodeEditor("testb_fpu.v", 122, 356); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 356, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 219, 349); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 344); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 265, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 217, 342); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 307, 349); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 11 seconds
selectCodeEditor("testb_fpu.v", 195, 140); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 424, 180); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 327, 142); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 318, 156); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 320, 143); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 438, 144); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 335, 143); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 498, 133); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 271, 302); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 271, 302, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("testb_fpu.v", 346, 260); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 268); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 268, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 385, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 344, 265); // cd (w, ch)
// Elapsed time: 15 seconds
selectCodeEditor("testb_fpu.v", 410, 316); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 418, 314); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 380, 316); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 377, 307); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 516, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 516, 258, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 658, 259); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 648, 255); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 545, 314); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 418, 258); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 392, 258); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 154 MB. Current time: 7/2/20 7:24:24 PM MSK
// Elapsed time: 179 seconds
selectCodeEditor("testb_fpu.v", 485, 323); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 422, 203); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 420, 214); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 715, 476); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 27 seconds
selectCodeEditor("testb_fpu.v", 72, 75); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 72, 75, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 260, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 290, 180); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 242, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 267, 198); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 267, 198); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 306, 251); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 359, 248); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 418, 218); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 462, 200); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 516, 200); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 526, 217); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 474, 220); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 448, 226); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 448, 226); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 290, 197); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 290, 197, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 279, 218); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 347, 199); // cd (w, ch)
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 520, 605); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 296, 192); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 296, 192, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 496, 602); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 496, 602, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 68, 485); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 105, 489); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 512, 604); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 313, 621); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 411, 517); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 576 seconds
selectCodeEditor("testb_fpu.v", 821, 390); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 293, 331); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 314); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 241, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 233, 298); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 230, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 47, 637); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 56, 361); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 259, 219); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 259, 219, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 73, 376); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 73, 376, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 404); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 404, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 425); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 68, 425, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 435); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 426); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 62, 426, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 60, 417); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 60, 417, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 59, 445); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 59, 445, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 58, 462); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 58, 462, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 504); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 504, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 523); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 523, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 70, 534); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 71, 535, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 550); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 550, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 565); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 67, 573); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 576, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 66, 576, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 590); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 66, 590, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 225, 499); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 286, 442); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 286, 442); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 199, 448); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 127, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 384); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 122, 396); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 126, 399); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 412); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 123, 427); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 446); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 123, 466); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 502); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 126, 504); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 126, 522); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 540); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 121, 551); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 126, 553); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 128, 570); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 124, 590); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 288, 523); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 359, 436); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 447, 351); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 34 seconds
selectCodeEditor("testb_fpu.v", 301, 262); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 370, 267); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 301, 259, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 247, 306); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 276, 528); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 255, 560); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 106, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 79, 370); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 133, 366); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 137, 362); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 106, 400); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 410); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 103, 419); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 384, 143); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 365, 119); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 355, 108); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 190, 83); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 186, 83); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 85, 70); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 76, 73); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 208, 357); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 348); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 246, 322); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("testb_fpu.v", 209, 587); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 26, 515); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 499, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 232, 596, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 28, 502, false, true, false, false, false); // cd (w, ch) - Control Key
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 263, 221); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 249, 233); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 247); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 253, 264); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 251, 279); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 252, 300); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 252, 313); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 317, 239); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 374, 166); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 169, 469, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 27, 392); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 27, 381, false, true, false, false, false); // cd (w, ch) - Control Key
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 226, 211); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 217); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 254, 226); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 251, 240); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 251, 266); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 249, 283); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 249, 305); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 352, 215); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 20 seconds
selectCodeEditor("testb_fpu.v", 385, 411); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 385, 411, false, false, false, false, true); // cd (w, ch) - Double Click
// Elapsed time: 38 seconds
selectCodeEditor("testb_fpu.v", 254, 435, false, true, false, false, false); // cd (w, ch) - Control Key
selectCodeEditor("testb_fpu.v", 435, 315); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 402, 388); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 237, 521); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 54, 421); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 13, 416); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 0, 415); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 303, 338); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 467, 295); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 567, 305); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 389, 327); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 389, 327, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 166, 311); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 166, 311); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 318); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 318, false, false, false, false, true); // cd (w, ch) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 167, 344); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 167, 366); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 587, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 587, 367, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 154, 364); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 565, 384); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 565, 384, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 169, 384); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 597, 396); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 597, 396, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 160, 403); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 160, 403, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 348, 406); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 360, 304); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 254, 325); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("testb_fpu.v", 262, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 562, 334); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 562, 334, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 332); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 177, 332, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 229, 319); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 220, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 222, 347); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 266, 327); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 287, 312); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 258, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 338, 326); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 363, 288); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 309, 315); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 314, 351); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 308, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 302, 381); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 308, 386); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 294, 422); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 301, 414); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 306, 452); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 300, 453); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 299, 487); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 31, 339); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 368); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 406); // cd (w, ch)
typeControlKey(null, null, 'z');
selectCodeEditor("testb_fpu.v", 30, 432); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 29, 468); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 40, 503); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 33, 506); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 30, 505); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 387, 221); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 38 seconds
selectCodeEditor("testb_fpu.v", 152, 319); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 146, 109); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 155, 415); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 346, 352); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("testb_fpu.v", 350, 352); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 355, 352); // cd (w, ch)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("testb_fpu.v", 352, 395); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 350, 413); // cd (w, ch)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("testb_fpu.v", 72, 619); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'c'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 116, 367); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 373); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 115, 385); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 422); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 104, 426); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
// Elapsed time: 171 seconds
selectCodeEditor("testb_fpu.v", 35, 301); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 35, 301, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 138, 585); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 138, 585, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 123, 585); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 114, 583); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 54, 299); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 170, 335); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("testb_fpu.v", 602, 134); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 207, 264); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 207, 264, false, false, false, false, true); // cd (w, ch) - Double Click
selectCodeEditor("testb_fpu.v", 204, 260); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 198, 267); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 184, 229); // cd (w, ch)
// Elapsed time: 269 seconds
selectCodeEditor("testb_fpu.v", 748, 203); // cd (w, ch)
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 154 MB. Current time: 7/2/20 7:54:25 PM MSK
// Elapsed time: 178 seconds
selectCodeEditor("testb_fpu.v", 240, 233); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 421, 190); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 291, 233); // cd (w, ch)
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 326, 225); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 326, 225, false, false, false, false, true); // cd (w, ch) - Double Click
typeControlKey((HResource) null, "testb_fpu.v", 'v'); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 174, 229); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 324, 220); // cd (w, ch)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 157 seconds
selectCodeEditor("testb_fpu.v", 484, 170); // cd (w, ch)
selectCodeEditor("testb_fpu.v", 397, 154); // cd (w, ch)
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking too long to process. Increasing delay to 8000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 145 MB. Current time: 7/2/20 9:13:39 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 145 MB. Current time: 7/2/20 9:43:38 PM MSK
// HMemoryUtils.trashcanNow. Engine heap size: 1,966 MB. GUI used memory: 145 MB. Current time: 7/2/20 10:13:37 PM MSK
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
