// Seed: 4185106902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  assign id_4 = -1 | (1'd0) + 1'b0 - id_2;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd75,
    parameter id_2 = 32'd88
) (
    input  uwire id_0,
    output wire  _id_1,
    input  tri0  _id_2,
    output tri1  id_3
);
  logic [id_1 : (  id_2  )] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
