{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701105768503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701105768514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:52:48 2023 " "Processing started: Mon Nov 27 22:52:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701105768514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105768514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bi_dir_buf -c bi_dir_buf " "Command: quartus_map --read_settings_files=on --write_settings_files=off bi_dir_buf -c bi_dir_buf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105768514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701105769475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701105769475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi_dir_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file bi_dir_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi_dir_buf " "Found entity 1: bi_dir_buf" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701105783895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105783895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bi_dir_buf " "Elaborating entity \"bi_dir_buf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701105783939 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_buffer\[0\] bi_dir_buf.v(7) " "Inferred latch for \"data_to_buffer\[0\]\" at bi_dir_buf.v(7)" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105783940 "|bi_dir_buf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_buffer\[1\] bi_dir_buf.v(7) " "Inferred latch for \"data_to_buffer\[1\]\" at bi_dir_buf.v(7)" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105783940 "|bi_dir_buf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_buffer\[2\] bi_dir_buf.v(7) " "Inferred latch for \"data_to_buffer\[2\]\" at bi_dir_buf.v(7)" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105783941 "|bi_dir_buf"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "temp\[0\] " "Converted tri-state buffer \"temp\[0\]\" feeding internal logic into a wire" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701105784015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "temp\[1\] " "Converted tri-state buffer \"temp\[1\]\" feeding internal logic into a wire" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701105784015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "temp\[2\] " "Converted tri-state buffer \"temp\[2\]\" feeding internal logic into a wire" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701105784015 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701105784015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_buffer\[0\] GND " "Pin \"data_to_buffer\[0\]\" is stuck at GND" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701105784157 "|bi_dir_buf|data_to_buffer[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_buffer\[1\] GND " "Pin \"data_to_buffer\[1\]\" is stuck at GND" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701105784157 "|bi_dir_buf|data_to_buffer[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_buffer\[2\] GND " "Pin \"data_to_buffer\[2\]\" is stuck at GND" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701105784157 "|bi_dir_buf|data_to_buffer[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701105784157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv_data " "No output dependent on input pin \"recv_data\"" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701105784169 "|bi_dir_buf|recv_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "send_data " "No output dependent on input pin \"send_data\"" {  } { { "bi_dir_buf.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/bi_dir_buf/rtl/bi_dir_buf.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701105784169 "|bi_dir_buf|send_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701105784169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701105784170 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701105784170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701105784170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701105784217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 22:53:04 2023 " "Processing ended: Mon Nov 27 22:53:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701105784217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701105784217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701105784217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701105784217 ""}
