{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:34:02 2015 " "Info: Processing started: Tue Dec 08 17:34:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP -c uP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_REG " "Info: Found entity 1: n_REG" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timingcircuits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timingcircuits.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimingCircuits " "Info: Found entity 1: TimingCircuits" {  } { { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM " "Info: Found entity 1: mem_RAM" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM_tb " "Info: Found entity 1: mem_RAM_tb" {  } { { "mem_RAM_tb.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file opr_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_ADD_SUB " "Info: Found entity 1: opr_ADD_SUB" {  } { { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/opr_ADD_SUB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP " "Info: Found entity 1: uP" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_CU " "Info: Found entity 1: uP_CU" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP " "Info: Found entity 1: uP_DP" {  } { { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "uP.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at uP.v(16): instance has no name" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uP " "Info: Elaborating entity \"uP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimingCircuits TimingCircuits:comb_3 " "Info: Elaborating entity \"TimingCircuits\" for hierarchy \"TimingCircuits:comb_3\"" {  } { { "uP.v" "comb_3" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_CU uP_CU:CtrlUnit " "Info: Elaborating entity \"uP_CU\" for hierarchy \"uP_CU:CtrlUnit\"" {  } { { "uP.v" "CtrlUnit" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_DP uP_DP:DataPath " "Info: Elaborating entity \"uP_DP\" for hierarchy \"uP_DP:DataPath\"" {  } { { "uP.v" "DataPath" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:IR_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:IR_REG\"" {  } { { "uP_DP.v" "IR_REG" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:PC_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:PC_REG\"" {  } { { "uP_DP.v" "PC_REG" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_RAM uP_DP:DataPath\|mem_RAM:RAM_32x8 " "Info: Elaborating entity \"mem_RAM\" for hierarchy \"uP_DP:DataPath\|mem_RAM:RAM_32x8\"" {  } { { "uP_DP.v" "RAM_32x8" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_ADD_SUB uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB " "Info: Elaborating entity \"opr_ADD_SUB\" for hierarchy \"uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\"" {  } { { "uP_DP.v" "ADD_SUB" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~4 " "Info: Register \"uP_CU:CtrlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~5 " "Info: Register \"uP_CU:CtrlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~6 " "Info: Register \"uP_CU:CtrlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~7 " "Info: Register \"uP_CU:CtrlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Info: Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "601 " "Info: Implemented 601 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:34:04 2015 " "Info: Processing ended: Tue Dec 08 17:34:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
