Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Jul 02 16:20:18 2014
| Host         : SALMONGRANDPC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file timing_impl.log
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 5 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 7 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 30 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 2 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                12680        0.034        0.000                      0                12680        2.385        0.000                       0                  5438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
cpu_clk                                                  {0.000 5.000}        10.000          100.000         
hdmi_clk                                                 {0.000 3.365}        6.730           148.588         
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          
m200_clk                                                 {0.000 2.500}        5.000           200.000         
  inst/i_mmcm_drp/mmcm_clk_0_s_1                         {0.000 3.367}        6.735           148.485         
  inst/i_mmcm_drp/mmcm_fb_clk_s_1                        {0.000 27.500}       55.000          18.182          
spdif_clk                                                {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                 7.845        0.000                       0                     1  
clk_fpga_1                                                                                                                                                                                                 2.845        0.000                       0                     1  
cpu_clk                                                        1.648        0.000                      0                10240        0.034        0.000                      0                10240        2.500        0.000                       0                  4406  
hdmi_clk                                                       0.669        0.000                      0                 1529        0.054        0.000                      0                 1529        2.385        0.000                       0                   987  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    3.751        0.000                       0                     3  
  clk_out1_system_sys_audio_clkgen_0                                                                                                                                                                      79.225        0.000                       0                     2  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  
m200_clk                                                                                                                                                                                                   3.751        0.000                       0                     3  
  inst/i_mmcm_drp/mmcm_clk_0_s_1                                                                                                                                                                           4.579        0.000                       0                     2  
  inst/i_mmcm_drp/mmcm_fb_clk_s_1                                                                                                                                                                         45.000        0.000                       0                     3  
spdif_clk                                                     47.099        0.000                      0                   46        0.121        0.000                      0                   46       23.750        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  2.602        0.000                      0                  865        0.241        0.000                      0                  865  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     5.000   2.845  BUFGCTRL_X0Y17  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 3.374ns (43.111%)  route 4.452ns (56.889%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.540 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        1.715     1.715    i_system_wrapper/system_i/axi_i2s_adi/S_AXI_ACLK
    SLICE_X65Y95                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     2.171 f  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.469     2.640    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt[0]
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.764 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     2.764    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[3]_i_16
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.277 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.277    i_system_wrapper/system_i/axi_i2s_adi/n_0_U0/cnt_reg[3]_i_4
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.394    i_system_wrapper/system_i/axi_i2s_adi/n_0_U0/cnt_reg[7]_i_4
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.511    i_system_wrapper/system_i/axi_i2s_adi/n_0_U0/cnt_reg[11]_i_4
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.750 f  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[15]_i_10/O[2]
                         net (fo=7, routed)           1.002     4.751    i_system_wrapper/system_i/axi_i2s_adi/n_5_U0/cnt_reg[15]_i_10
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.301     5.052 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_47/O
                         net (fo=1, routed)           0.000     5.052    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_47
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.450 r  i_system_wrapper/system_i/axi_i2s_adi/cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.450    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt_reg[15]_i_31
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.678 r  i_system_wrapper/system_i/axi_i2s_adi/cnt_reg[15]_i_11/CO[2]
                         net (fo=47, routed)          0.690     6.368    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt5
    SLICE_X65Y96         LUT3 (Prop_lut3_I2_O)        0.307     6.675 f  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_35/O
                         net (fo=1, routed)           0.575     7.250    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_35
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.326     7.576 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_17/O
                         net (fo=1, routed)           0.571     8.148    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_17
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_3/O
                         net (fo=1, routed)           0.433     8.705    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_3
    SLICE_X65Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_1/O
                         net (fo=16, routed)          0.712     9.541    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_1
    SLICE_X63Y94         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        1.540    11.540    i_system_wrapper/system_i/axi_i2s_adi/S_AXI_ACLK
    SLICE_X63Y94                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[2]/C
                         clock pessimism              0.114    11.654    
                         clock uncertainty           -0.035    11.619    
    SLICE_X63Y94         FDRE (Setup_fdre_C_R)       -0.429    11.190    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  1.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.099%)  route 0.229ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        0.627     0.627    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aclk
    SLICE_X51Y118                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDCE (Prop_fdce_C_Q)         0.141     0.768 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[13]/Q
                         net (fo=2, routed)           0.229     0.997    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_data_cntrl[173]
    SLICE_X45Y117        FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        0.902     0.902    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aclk
    SLICE_X45Y117                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[173]/C
                         clock pessimism             -0.009     0.893    
    SLICE_X45Y117        FDCE (Hold_fdce_C_D)         0.070     0.963    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[173]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/FCLK_CLK0 }

Check Type        Corner  Lib Pin          Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999     10.000  5.001  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.500  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.500  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk
  To Clock:  hdmi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmi_clk rise@6.730ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.767ns (49.724%)  route 2.798ns (50.276%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 8.376 - 6.730 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.843     1.843    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
    SLICE_X42Y111                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.518     2.361 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[129]/Q
                         net (fo=2, routed)           0.531     2.892    i_system_wrapper/system_i/axi_hdmi_core/inst/hdmi_hl_width_s[1]
    SLICE_X42Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.016 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_hs_count[0]_i_42/O
                         net (fo=1, routed)           0.000     3.016    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_hs_count[0]_i_42
    SLICE_X42Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.549 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.549    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_tx_core/hdmi_hs_count_reg[0]_i_27
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.666 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.666    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_tx_core/hdmi_hs_count_reg[0]_i_26
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.885 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[0]
                         net (fo=2, routed)           0.876     4.761    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s__0[8]
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.295     5.056 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     5.056    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_hs_count[0]_i_11
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.588 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.688     6.275    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_hs_count_reg[0]_i_1
    SLICE_X42Y117        LUT2 (Prop_lut2_I1_O)        0.429     6.704 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.703     7.408    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_vs_count[0]_i_1
    SLICE_X43Y118        FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.730 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.646     8.376    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
    SLICE_X43Y118                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.165     8.541    
                         clock uncertainty           -0.035     8.506    
    SLICE_X43Y118        FDRE (Setup_fdre_C_R)       -0.429     8.077    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.044%)  route 0.230ns (61.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.631     0.631    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
    SLICE_X40Y129                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]/Q
                         net (fo=1, routed)           0.230     1.002    i_system_wrapper/system_i/axi_hdmi_core/hdmi_36_data[14]
    SLICE_X50Y129        FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.897     0.897    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
    SLICE_X50Y129                                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/C
                         clock pessimism             -0.009     0.888    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.059     0.947    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk
Waveform:           { 0 3.365 }
Period:             6.730
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/clk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     6.730   3.786  RAMB36_X2Y22   i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.365   2.385  SLICE_X36Y122  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     3.365   2.385  SLICE_X36Y122  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     5.000   3.751   MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       79.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform:           { 0 40.6901 }
Period:             81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     81.380  79.225   BUFGCTRL_X0Y1    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   81.380  131.980  MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform:           { 0 22.5 }
Period:             45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     45.000  42.845  BUFGCTRL_X0Y3    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   45.000  55.000  MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  m200_clk
  To Clock:  m200_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m200_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/FCLK_CLK1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     5.000   3.751   MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  inst/i_mmcm_drp/mmcm_clk_0_s_1
  To Clock:  inst/i_mmcm_drp/mmcm_clk_0_s_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/i_mmcm_drp/mmcm_clk_0_s_1
Waveform:           { 0 3.36735 }
Period:             6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     6.735   4.579    BUFGCTRL_X0Y0    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.735   206.625  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  inst/i_mmcm_drp/mmcm_fb_clk_s_1
  To Clock:  inst/i_mmcm_drp/mmcm_fb_clk_s_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/i_mmcm_drp/mmcm_fb_clk_s_1
Waveform:           { 0 27.5 }
Period:             55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     55.000  52.845  BUFGCTRL_X0Y2    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   55.000  45.000  MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spdif_clk
  To Clock:  spdif_clk

Setup :            0  Failing Endpoints,  Worst Slack       47.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.099ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             spdif_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (spdif_clk rise@50.000ns - spdif_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.801ns (32.003%)  route 1.702ns (67.997%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 51.658 - 50.000 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.848     1.848    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
    SLICE_X38Y102                                                     r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.478     2.326 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.224     3.550    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X34Y102        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.323     3.873 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.478     4.351    i_system_wrapper/system_i/axi_i2s_adi/out_data0[2]
    SLICE_X35Y101        FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spdif_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.658    51.658    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
    SLICE_X35Y101                                                     r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.132    51.790    
                         clock uncertainty           -0.035    51.755    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.305    51.450    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         51.450    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                 47.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             spdif_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spdif_clk rise@0.000ns - spdif_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.840%)  route 0.262ns (67.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.641     0.641    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
    SLICE_X43Y100                                                     r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     0.769 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.262     1.031    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y100        RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.913     0.913    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y100                                                     r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.259     0.654    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.910    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spdif_clk
Waveform:           { 0 25 }
Period:             50.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/clk_out1 }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDSE/C      n/a            1.000     50.000  49.000  SLICE_X35Y100  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/BCLK_O_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     25.000  23.750  SLICE_X42Y100  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     25.000  23.750  SLICE_X42Y100  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.642ns (9.832%)  route 5.888ns (90.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        1.908     1.908    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X66Y101                                                     r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.518     2.426 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=88, routed)          2.941     5.367    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aresetn
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.124     5.491 f  i_system_wrapper/system_i/axi_hdmi_core/up_axi_awready_i_2/O
                         net (fo=596, routed)         2.947     8.438    i_system_wrapper/system_i/axi_hdmi_core/n_0_up_axi_awready_i_2
    SLICE_X52Y95         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        1.466    11.466    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aclk
    SLICE_X52Y95                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_reg/C
                         clock pessimism              0.014    11.480    
                         clock uncertainty           -0.035    11.444    
    SLICE_X52Y95         FDCE (Recov_fdce_C_CLR)     -0.405    11.039    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_reg
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.219%)  route 0.271ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        0.559     0.559    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/aclk
    SLICE_X52Y49                                                      r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.271     0.971    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/RD_RST
    SLICE_X41Y49         FDPE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4411, routed)        0.830     0.830    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/aclk
    SLICE_X41Y49                                                      r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X41Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     0.730    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.241    





