#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x148f055a0 .scope module, "RefModule" "RefModule" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
o0x150040010 .functor BUFZ 1, C4<z>; HiZ drive
o0x150040040 .functor BUFZ 1, C4<z>; HiZ drive
L_0x148f17b00 .functor AND 1, o0x150040010, o0x150040040, C4<1>, C4<1>;
v0x148f05710_0 .net "a", 0 0, o0x150040010;  0 drivers
v0x148f178d0_0 .net "b", 0 0, o0x150040040;  0 drivers
v0x148f17970_0 .var "out_alwaysblock", 0 0;
v0x148f17a00_0 .net "out_assign", 0 0, L_0x148f17b00;  1 drivers
E_0x148f072f0 .event anyedge, v0x148f05710_0, v0x148f178d0_0;
    .scope S_0x148f055a0;
T_0 ;
    %wait E_0x148f072f0;
    %load/vec4 v0x148f05710_0;
    %load/vec4 v0x148f178d0_0;
    %and;
    %store/vec4 v0x148f17970_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./dataset-block-out/Prob026_alwaysblock1_ref.sv";
