
bno055_uros_publisher.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a488  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e48  0801a668  0801a668  0001b668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b4b0  0801b4b0  0001d2fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b4b0  0801b4b0  0001c4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b4b8  0801b4b8  0001d2fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801b4b8  0801b4b8  0001c4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b4c0  0801b4c0  0001c4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  0801b4c4  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae40  20000300  0801b7c0  0001d300  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000b140  0801b7c0  0001e140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d2fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028a80  00000000  00000000  0001d32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058cc  00000000  00000000  00045dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f18  00000000  00000000  0004b678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017ff  00000000  00000000  0004d590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dfc9  00000000  00000000  0004ed8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027e7a  00000000  00000000  0007cd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001169d3  00000000  00000000  000a4bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  001bb5a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009004  00000000  00000000  001bb61c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001c4620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000300 	.word	0x20000300
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a650 	.word	0x0801a650

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000304 	.word	0x20000304
 800021c:	0801a650 	.word	0x0801a650

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_ldivmod>:
 8000668:	b97b      	cbnz	r3, 800068a <__aeabi_ldivmod+0x22>
 800066a:	b972      	cbnz	r2, 800068a <__aeabi_ldivmod+0x22>
 800066c:	2900      	cmp	r1, #0
 800066e:	bfbe      	ittt	lt
 8000670:	2000      	movlt	r0, #0
 8000672:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000676:	e006      	blt.n	8000686 <__aeabi_ldivmod+0x1e>
 8000678:	bf08      	it	eq
 800067a:	2800      	cmpeq	r0, #0
 800067c:	bf1c      	itt	ne
 800067e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000682:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000686:	f000 b9d3 	b.w	8000a30 <__aeabi_idiv0>
 800068a:	f1ad 0c08 	sub.w	ip, sp, #8
 800068e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000692:	2900      	cmp	r1, #0
 8000694:	db09      	blt.n	80006aa <__aeabi_ldivmod+0x42>
 8000696:	2b00      	cmp	r3, #0
 8000698:	db1a      	blt.n	80006d0 <__aeabi_ldivmod+0x68>
 800069a:	f000 f84d 	bl	8000738 <__udivmoddi4>
 800069e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006a6:	b004      	add	sp, #16
 80006a8:	4770      	bx	lr
 80006aa:	4240      	negs	r0, r0
 80006ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db1b      	blt.n	80006ec <__aeabi_ldivmod+0x84>
 80006b4:	f000 f840 	bl	8000738 <__udivmoddi4>
 80006b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c0:	b004      	add	sp, #16
 80006c2:	4240      	negs	r0, r0
 80006c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c8:	4252      	negs	r2, r2
 80006ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ce:	4770      	bx	lr
 80006d0:	4252      	negs	r2, r2
 80006d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006d6:	f000 f82f 	bl	8000738 <__udivmoddi4>
 80006da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e2:	b004      	add	sp, #16
 80006e4:	4240      	negs	r0, r0
 80006e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ea:	4770      	bx	lr
 80006ec:	4252      	negs	r2, r2
 80006ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f2:	f000 f821 	bl	8000738 <__udivmoddi4>
 80006f6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006fe:	b004      	add	sp, #16
 8000700:	4252      	negs	r2, r2
 8000702:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000706:	4770      	bx	lr

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000718:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800071c:	f000 b988 	b.w	8000a30 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	468e      	mov	lr, r1
 8000740:	4604      	mov	r4, r0
 8000742:	4688      	mov	r8, r1
 8000744:	2b00      	cmp	r3, #0
 8000746:	d14a      	bne.n	80007de <__udivmoddi4+0xa6>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d962      	bls.n	8000814 <__udivmoddi4+0xdc>
 800074e:	fab2 f682 	clz	r6, r2
 8000752:	b14e      	cbz	r6, 8000768 <__udivmoddi4+0x30>
 8000754:	f1c6 0320 	rsb	r3, r6, #32
 8000758:	fa01 f806 	lsl.w	r8, r1, r6
 800075c:	fa20 f303 	lsr.w	r3, r0, r3
 8000760:	40b7      	lsls	r7, r6
 8000762:	ea43 0808 	orr.w	r8, r3, r8
 8000766:	40b4      	lsls	r4, r6
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fbb8 f1fe 	udiv	r1, r8, lr
 8000774:	0c23      	lsrs	r3, r4, #16
 8000776:	fb0e 8811 	mls	r8, lr, r1, r8
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	fb01 f20c 	mul.w	r2, r1, ip
 8000782:	429a      	cmp	r2, r3
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x62>
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800078c:	f080 80ea 	bcs.w	8000964 <__udivmoddi4+0x22c>
 8000790:	429a      	cmp	r2, r3
 8000792:	f240 80e7 	bls.w	8000964 <__udivmoddi4+0x22c>
 8000796:	3902      	subs	r1, #2
 8000798:	443b      	add	r3, r7
 800079a:	1a9a      	subs	r2, r3, r2
 800079c:	b2a3      	uxth	r3, r4
 800079e:	fbb2 f0fe 	udiv	r0, r2, lr
 80007a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ae:	459c      	cmp	ip, r3
 80007b0:	d909      	bls.n	80007c6 <__udivmoddi4+0x8e>
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80007b8:	f080 80d6 	bcs.w	8000968 <__udivmoddi4+0x230>
 80007bc:	459c      	cmp	ip, r3
 80007be:	f240 80d3 	bls.w	8000968 <__udivmoddi4+0x230>
 80007c2:	443b      	add	r3, r7
 80007c4:	3802      	subs	r0, #2
 80007c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ca:	eba3 030c 	sub.w	r3, r3, ip
 80007ce:	2100      	movs	r1, #0
 80007d0:	b11d      	cbz	r5, 80007da <__udivmoddi4+0xa2>
 80007d2:	40f3      	lsrs	r3, r6
 80007d4:	2200      	movs	r2, #0
 80007d6:	e9c5 3200 	strd	r3, r2, [r5]
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	428b      	cmp	r3, r1
 80007e0:	d905      	bls.n	80007ee <__udivmoddi4+0xb6>
 80007e2:	b10d      	cbz	r5, 80007e8 <__udivmoddi4+0xb0>
 80007e4:	e9c5 0100 	strd	r0, r1, [r5]
 80007e8:	2100      	movs	r1, #0
 80007ea:	4608      	mov	r0, r1
 80007ec:	e7f5      	b.n	80007da <__udivmoddi4+0xa2>
 80007ee:	fab3 f183 	clz	r1, r3
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d146      	bne.n	8000884 <__udivmoddi4+0x14c>
 80007f6:	4573      	cmp	r3, lr
 80007f8:	d302      	bcc.n	8000800 <__udivmoddi4+0xc8>
 80007fa:	4282      	cmp	r2, r0
 80007fc:	f200 8105 	bhi.w	8000a0a <__udivmoddi4+0x2d2>
 8000800:	1a84      	subs	r4, r0, r2
 8000802:	eb6e 0203 	sbc.w	r2, lr, r3
 8000806:	2001      	movs	r0, #1
 8000808:	4690      	mov	r8, r2
 800080a:	2d00      	cmp	r5, #0
 800080c:	d0e5      	beq.n	80007da <__udivmoddi4+0xa2>
 800080e:	e9c5 4800 	strd	r4, r8, [r5]
 8000812:	e7e2      	b.n	80007da <__udivmoddi4+0xa2>
 8000814:	2a00      	cmp	r2, #0
 8000816:	f000 8090 	beq.w	800093a <__udivmoddi4+0x202>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	2e00      	cmp	r6, #0
 8000820:	f040 80a4 	bne.w	800096c <__udivmoddi4+0x234>
 8000824:	1a8a      	subs	r2, r1, r2
 8000826:	0c03      	lsrs	r3, r0, #16
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	b280      	uxth	r0, r0
 800082e:	b2bc      	uxth	r4, r7
 8000830:	2101      	movs	r1, #1
 8000832:	fbb2 fcfe 	udiv	ip, r2, lr
 8000836:	fb0e 221c 	mls	r2, lr, ip, r2
 800083a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083e:	fb04 f20c 	mul.w	r2, r4, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d907      	bls.n	8000856 <__udivmoddi4+0x11e>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x11c>
 800084e:	429a      	cmp	r2, r3
 8000850:	f200 80e0 	bhi.w	8000a14 <__udivmoddi4+0x2dc>
 8000854:	46c4      	mov	ip, r8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	fbb3 f2fe 	udiv	r2, r3, lr
 800085c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	fb02 f404 	mul.w	r4, r2, r4
 8000868:	429c      	cmp	r4, r3
 800086a:	d907      	bls.n	800087c <__udivmoddi4+0x144>
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000872:	d202      	bcs.n	800087a <__udivmoddi4+0x142>
 8000874:	429c      	cmp	r4, r3
 8000876:	f200 80ca 	bhi.w	8000a0e <__udivmoddi4+0x2d6>
 800087a:	4602      	mov	r2, r0
 800087c:	1b1b      	subs	r3, r3, r4
 800087e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000882:	e7a5      	b.n	80007d0 <__udivmoddi4+0x98>
 8000884:	f1c1 0620 	rsb	r6, r1, #32
 8000888:	408b      	lsls	r3, r1
 800088a:	fa22 f706 	lsr.w	r7, r2, r6
 800088e:	431f      	orrs	r7, r3
 8000890:	fa0e f401 	lsl.w	r4, lr, r1
 8000894:	fa20 f306 	lsr.w	r3, r0, r6
 8000898:	fa2e fe06 	lsr.w	lr, lr, r6
 800089c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008a0:	4323      	orrs	r3, r4
 80008a2:	fa00 f801 	lsl.w	r8, r0, r1
 80008a6:	fa1f fc87 	uxth.w	ip, r7
 80008aa:	fbbe f0f9 	udiv	r0, lr, r9
 80008ae:	0c1c      	lsrs	r4, r3, #16
 80008b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008bc:	45a6      	cmp	lr, r4
 80008be:	fa02 f201 	lsl.w	r2, r2, r1
 80008c2:	d909      	bls.n	80008d8 <__udivmoddi4+0x1a0>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80008ca:	f080 809c 	bcs.w	8000a06 <__udivmoddi4+0x2ce>
 80008ce:	45a6      	cmp	lr, r4
 80008d0:	f240 8099 	bls.w	8000a06 <__udivmoddi4+0x2ce>
 80008d4:	3802      	subs	r0, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	eba4 040e 	sub.w	r4, r4, lr
 80008dc:	fa1f fe83 	uxth.w	lr, r3
 80008e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e4:	fb09 4413 	mls	r4, r9, r3, r4
 80008e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80008f0:	45a4      	cmp	ip, r4
 80008f2:	d908      	bls.n	8000906 <__udivmoddi4+0x1ce>
 80008f4:	193c      	adds	r4, r7, r4
 80008f6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80008fa:	f080 8082 	bcs.w	8000a02 <__udivmoddi4+0x2ca>
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d97f      	bls.n	8000a02 <__udivmoddi4+0x2ca>
 8000902:	3b02      	subs	r3, #2
 8000904:	443c      	add	r4, r7
 8000906:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800090a:	eba4 040c 	sub.w	r4, r4, ip
 800090e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000912:	4564      	cmp	r4, ip
 8000914:	4673      	mov	r3, lr
 8000916:	46e1      	mov	r9, ip
 8000918:	d362      	bcc.n	80009e0 <__udivmoddi4+0x2a8>
 800091a:	d05f      	beq.n	80009dc <__udivmoddi4+0x2a4>
 800091c:	b15d      	cbz	r5, 8000936 <__udivmoddi4+0x1fe>
 800091e:	ebb8 0203 	subs.w	r2, r8, r3
 8000922:	eb64 0409 	sbc.w	r4, r4, r9
 8000926:	fa04 f606 	lsl.w	r6, r4, r6
 800092a:	fa22 f301 	lsr.w	r3, r2, r1
 800092e:	431e      	orrs	r6, r3
 8000930:	40cc      	lsrs	r4, r1
 8000932:	e9c5 6400 	strd	r6, r4, [r5]
 8000936:	2100      	movs	r1, #0
 8000938:	e74f      	b.n	80007da <__udivmoddi4+0xa2>
 800093a:	fbb1 fcf2 	udiv	ip, r1, r2
 800093e:	0c01      	lsrs	r1, r0, #16
 8000940:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000944:	b280      	uxth	r0, r0
 8000946:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800094a:	463b      	mov	r3, r7
 800094c:	4638      	mov	r0, r7
 800094e:	463c      	mov	r4, r7
 8000950:	46b8      	mov	r8, r7
 8000952:	46be      	mov	lr, r7
 8000954:	2620      	movs	r6, #32
 8000956:	fbb1 f1f7 	udiv	r1, r1, r7
 800095a:	eba2 0208 	sub.w	r2, r2, r8
 800095e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000962:	e766      	b.n	8000832 <__udivmoddi4+0xfa>
 8000964:	4601      	mov	r1, r0
 8000966:	e718      	b.n	800079a <__udivmoddi4+0x62>
 8000968:	4610      	mov	r0, r2
 800096a:	e72c      	b.n	80007c6 <__udivmoddi4+0x8e>
 800096c:	f1c6 0220 	rsb	r2, r6, #32
 8000970:	fa2e f302 	lsr.w	r3, lr, r2
 8000974:	40b7      	lsls	r7, r6
 8000976:	40b1      	lsls	r1, r6
 8000978:	fa20 f202 	lsr.w	r2, r0, r2
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	430a      	orrs	r2, r1
 8000982:	fbb3 f8fe 	udiv	r8, r3, lr
 8000986:	b2bc      	uxth	r4, r7
 8000988:	fb0e 3318 	mls	r3, lr, r8, r3
 800098c:	0c11      	lsrs	r1, r2, #16
 800098e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000992:	fb08 f904 	mul.w	r9, r8, r4
 8000996:	40b0      	lsls	r0, r6
 8000998:	4589      	cmp	r9, r1
 800099a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800099e:	b280      	uxth	r0, r0
 80009a0:	d93e      	bls.n	8000a20 <__udivmoddi4+0x2e8>
 80009a2:	1879      	adds	r1, r7, r1
 80009a4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80009a8:	d201      	bcs.n	80009ae <__udivmoddi4+0x276>
 80009aa:	4589      	cmp	r9, r1
 80009ac:	d81f      	bhi.n	80009ee <__udivmoddi4+0x2b6>
 80009ae:	eba1 0109 	sub.w	r1, r1, r9
 80009b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009b6:	fb09 f804 	mul.w	r8, r9, r4
 80009ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80009be:	b292      	uxth	r2, r2
 80009c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009c4:	4542      	cmp	r2, r8
 80009c6:	d229      	bcs.n	8000a1c <__udivmoddi4+0x2e4>
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80009ce:	d2c4      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d0:	4542      	cmp	r2, r8
 80009d2:	d2c2      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d4:	f1a9 0102 	sub.w	r1, r9, #2
 80009d8:	443a      	add	r2, r7
 80009da:	e7be      	b.n	800095a <__udivmoddi4+0x222>
 80009dc:	45f0      	cmp	r8, lr
 80009de:	d29d      	bcs.n	800091c <__udivmoddi4+0x1e4>
 80009e0:	ebbe 0302 	subs.w	r3, lr, r2
 80009e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009e8:	3801      	subs	r0, #1
 80009ea:	46e1      	mov	r9, ip
 80009ec:	e796      	b.n	800091c <__udivmoddi4+0x1e4>
 80009ee:	eba7 0909 	sub.w	r9, r7, r9
 80009f2:	4449      	add	r1, r9
 80009f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fc:	fb09 f804 	mul.w	r8, r9, r4
 8000a00:	e7db      	b.n	80009ba <__udivmoddi4+0x282>
 8000a02:	4673      	mov	r3, lr
 8000a04:	e77f      	b.n	8000906 <__udivmoddi4+0x1ce>
 8000a06:	4650      	mov	r0, sl
 8000a08:	e766      	b.n	80008d8 <__udivmoddi4+0x1a0>
 8000a0a:	4608      	mov	r0, r1
 8000a0c:	e6fd      	b.n	800080a <__udivmoddi4+0xd2>
 8000a0e:	443b      	add	r3, r7
 8000a10:	3a02      	subs	r2, #2
 8000a12:	e733      	b.n	800087c <__udivmoddi4+0x144>
 8000a14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a18:	443b      	add	r3, r7
 8000a1a:	e71c      	b.n	8000856 <__udivmoddi4+0x11e>
 8000a1c:	4649      	mov	r1, r9
 8000a1e:	e79c      	b.n	800095a <__udivmoddi4+0x222>
 8000a20:	eba1 0109 	sub.w	r1, r1, r9
 8000a24:	46c4      	mov	ip, r8
 8000a26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2a:	fb09 f804 	mul.w	r8, r9, r4
 8000a2e:	e7c4      	b.n	80009ba <__udivmoddi4+0x282>

08000a30 <__aeabi_idiv0>:
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <WriteReg>:
 */

#include "BNO055.h"

static HAL_StatusTypeDef WriteReg(BNO055_t *bno, uint8_t reg, uint8_t value)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b088      	sub	sp, #32
 8000a38:	af04      	add	r7, sp, #16
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	70fb      	strb	r3, [r7, #3]
 8000a40:	4613      	mov	r3, r2
 8000a42:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(bno->i2c, bno->address, reg, 1, &value, 1, 30);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6818      	ldr	r0, [r3, #0]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	791b      	ldrb	r3, [r3, #4]
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	78fb      	ldrb	r3, [r7, #3]
 8000a50:	b29a      	uxth	r2, r3
 8000a52:	231e      	movs	r3, #30
 8000a54:	9302      	str	r3, [sp, #8]
 8000a56:	2301      	movs	r3, #1
 8000a58:	9301      	str	r3, [sp, #4]
 8000a5a:	1cbb      	adds	r3, r7, #2
 8000a5c:	9300      	str	r3, [sp, #0]
 8000a5e:	2301      	movs	r3, #1
 8000a60:	f002 ff56 	bl	8003910 <HAL_I2C_Mem_Write>
 8000a64:	4603      	mov	r3, r0
 8000a66:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d007      	beq.n	8000a7e <WriteReg+0x4a>
        bno->error_count++;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000a74:	3301      	adds	r3, #1
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    }
    return status;
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3710      	adds	r7, #16
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <ReadReg>:

static HAL_StatusTypeDef ReadReg(BNO055_t *bno, uint8_t reg, uint8_t *value)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af04      	add	r7, sp, #16
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	460b      	mov	r3, r1
 8000a92:	607a      	str	r2, [r7, #4]
 8000a94:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(bno->i2c, bno->address, reg, 1, value, 1, 30);
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6818      	ldr	r0, [r3, #0]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	791b      	ldrb	r3, [r3, #4]
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	7afb      	ldrb	r3, [r7, #11]
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	231e      	movs	r3, #30
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	f003 f841 	bl	8003b38 <HAL_I2C_Mem_Read>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8000aba:	7dfb      	ldrb	r3, [r7, #23]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d007      	beq.n	8000ad0 <ReadReg+0x48>
        bno->error_count++;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    }
    return status;
 8000ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <BNO055_Init>:
    }
    return status;
}

HAL_StatusTypeDef BNO055_Init(BNO055_t *bno, I2C_HandleTypeDef *i2c, uint8_t addr)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	71fb      	strb	r3, [r7, #7]
    uint8_t chip_id = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	74fb      	strb	r3, [r7, #19]

    memset(bno, 0, sizeof(BNO055_t));
 8000aec:	2284      	movs	r2, #132	@ 0x84
 8000aee:	2100      	movs	r1, #0
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	f018 fea5 	bl	8019840 <memset>
    bno->i2c = i2c;
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	68ba      	ldr	r2, [r7, #8]
 8000afa:	601a      	str	r2, [r3, #0]
    bno->address = (addr == 0) ? BNO055_ADDRESS_A : BNO055_ADDRESS_B;
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d101      	bne.n	8000b06 <BNO055_Init+0x2c>
 8000b02:	2250      	movs	r2, #80	@ 0x50
 8000b04:	e000      	b.n	8000b08 <BNO055_Init+0x2e>
 8000b06:	2252      	movs	r2, #82	@ 0x52
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	711a      	strb	r2, [r3, #4]
    bno->dma_ready = true;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
    bno->current_mode = BNO055_MODE_CONFIG;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	2200      	movs	r2, #0
 8000b18:	715a      	strb	r2, [r3, #5]

    bno->current_remap_config = AXIS_REMAP_P1;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	2224      	movs	r2, #36	@ 0x24
 8000b1e:	719a      	strb	r2, [r3, #6]
    bno->current_remap_sign = AXIS_REMAP_SIGN_P1;
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	2200      	movs	r2, #0
 8000b24:	71da      	strb	r2, [r3, #7]

    HAL_Delay(50);
 8000b26:	2032      	movs	r0, #50	@ 0x32
 8000b28:	f002 f854 	bl	8002bd4 <HAL_Delay>

    for (int i = 0; i < 5; i++) {
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	e012      	b.n	8000b58 <BNO055_Init+0x7e>
        if (ReadReg(bno, BNO055_CHIP_ID_ADDR, &chip_id) == HAL_OK && chip_id == BNO055_ID)
 8000b32:	f107 0313 	add.w	r3, r7, #19
 8000b36:	461a      	mov	r2, r3
 8000b38:	2100      	movs	r1, #0
 8000b3a:	68f8      	ldr	r0, [r7, #12]
 8000b3c:	f7ff ffa4 	bl	8000a88 <ReadReg>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d102      	bne.n	8000b4c <BNO055_Init+0x72>
 8000b46:	7cfb      	ldrb	r3, [r7, #19]
 8000b48:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b4a:	d009      	beq.n	8000b60 <BNO055_Init+0x86>
            break;
        HAL_Delay(10);
 8000b4c:	200a      	movs	r0, #10
 8000b4e:	f002 f841 	bl	8002bd4 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	3301      	adds	r3, #1
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	2b04      	cmp	r3, #4
 8000b5c:	dde9      	ble.n	8000b32 <BNO055_Init+0x58>
 8000b5e:	e000      	b.n	8000b62 <BNO055_Init+0x88>
            break;
 8000b60:	bf00      	nop
    }

    if (chip_id != BNO055_ID) {
 8000b62:	7cfb      	ldrb	r3, [r7, #19]
 8000b64:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b66:	d01c      	beq.n	8000ba2 <BNO055_Init+0xc8>
        if (WriteReg(bno, BNO055_SYS_TRIGGER_ADDR, 0x20) != HAL_OK)
 8000b68:	2220      	movs	r2, #32
 8000b6a:	213f      	movs	r1, #63	@ 0x3f
 8000b6c:	68f8      	ldr	r0, [r7, #12]
 8000b6e:	f7ff ff61 	bl	8000a34 <WriteReg>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <BNO055_Init+0xa2>
            return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e046      	b.n	8000c0a <BNO055_Init+0x130>
        HAL_Delay(650);
 8000b7c:	f240 208a 	movw	r0, #650	@ 0x28a
 8000b80:	f002 f828 	bl	8002bd4 <HAL_Delay>
        if (ReadReg(bno, BNO055_CHIP_ID_ADDR, &chip_id) != HAL_OK || chip_id != BNO055_ID)
 8000b84:	f107 0313 	add.w	r3, r7, #19
 8000b88:	461a      	mov	r2, r3
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	68f8      	ldr	r0, [r7, #12]
 8000b8e:	f7ff ff7b 	bl	8000a88 <ReadReg>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <BNO055_Init+0xc4>
 8000b98:	7cfb      	ldrb	r3, [r7, #19]
 8000b9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b9c:	d001      	beq.n	8000ba2 <BNO055_Init+0xc8>
            return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e033      	b.n	8000c0a <BNO055_Init+0x130>
    }

    if (WriteReg(bno, BNO055_OPR_MODE_ADDR, BNO055_MODE_CONFIG) != HAL_OK)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	213d      	movs	r1, #61	@ 0x3d
 8000ba6:	68f8      	ldr	r0, [r7, #12]
 8000ba8:	f7ff ff44 	bl	8000a34 <WriteReg>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <BNO055_Init+0xdc>
        return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e029      	b.n	8000c0a <BNO055_Init+0x130>
    HAL_Delay(20);
 8000bb6:	2014      	movs	r0, #20
 8000bb8:	f002 f80c 	bl	8002bd4 <HAL_Delay>

    WriteReg(bno, BNO055_PWR_MODE_ADDR, 0x00);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	213e      	movs	r1, #62	@ 0x3e
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff ff37 	bl	8000a34 <WriteReg>
    WriteReg(bno, BNO055_PAGE_ID_ADDR, 0x00);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2107      	movs	r1, #7
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f7ff ff32 	bl	8000a34 <WriteReg>
    WriteReg(bno, BNO055_UNIT_SEL_ADDR, 0x0C);
 8000bd0:	220c      	movs	r2, #12
 8000bd2:	213b      	movs	r1, #59	@ 0x3b
 8000bd4:	68f8      	ldr	r0, [r7, #12]
 8000bd6:	f7ff ff2d 	bl	8000a34 <WriteReg>
    WriteReg(bno, BNO055_SYS_TRIGGER_ADDR, 0x00);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	213f      	movs	r1, #63	@ 0x3f
 8000bde:	68f8      	ldr	r0, [r7, #12]
 8000be0:	f7ff ff28 	bl	8000a34 <WriteReg>

    if (BNO055_SetMode(bno, BNO055_MODE_NDOF) != HAL_OK)
 8000be4:	210c      	movs	r1, #12
 8000be6:	68f8      	ldr	r0, [r7, #12]
 8000be8:	f000 f813 	bl	8000c12 <BNO055_SetMode>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <BNO055_Init+0x11c>
        return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e009      	b.n	8000c0a <BNO055_Init+0x130>

    bno->last_update = HAL_GetTick();
 8000bf6:	f001 ffe1 	bl	8002bbc <HAL_GetTick>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	67da      	str	r2, [r3, #124]	@ 0x7c
    bno->error_count = 0;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3718      	adds	r7, #24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <BNO055_SetMode>:

HAL_StatusTypeDef BNO055_SetMode(BNO055_t *bno, uint8_t mode)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b084      	sub	sp, #16
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	70fb      	strb	r3, [r7, #3]
    uint8_t current_mode;

    if (ReadReg(bno, BNO055_OPR_MODE_ADDR, &current_mode) != HAL_OK)
 8000c1e:	f107 030f 	add.w	r3, r7, #15
 8000c22:	461a      	mov	r2, r3
 8000c24:	213d      	movs	r1, #61	@ 0x3d
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ff2e 	bl	8000a88 <ReadReg>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <BNO055_SetMode+0x24>
        return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e033      	b.n	8000c9e <BNO055_SetMode+0x8c>

    if (current_mode != BNO055_MODE_CONFIG) {
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d00c      	beq.n	8000c56 <BNO055_SetMode+0x44>
        if (WriteReg(bno, BNO055_OPR_MODE_ADDR, BNO055_MODE_CONFIG) != HAL_OK)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	213d      	movs	r1, #61	@ 0x3d
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff fef7 	bl	8000a34 <WriteReg>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <BNO055_SetMode+0x3e>
            return HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e026      	b.n	8000c9e <BNO055_SetMode+0x8c>
        HAL_Delay(20);
 8000c50:	2014      	movs	r0, #20
 8000c52:	f001 ffbf 	bl	8002bd4 <HAL_Delay>
    }

    if (WriteReg(bno, BNO055_OPR_MODE_ADDR, mode) != HAL_OK)
 8000c56:	78fb      	ldrb	r3, [r7, #3]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	213d      	movs	r1, #61	@ 0x3d
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff fee9 	bl	8000a34 <WriteReg>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <BNO055_SetMode+0x5a>
        return HAL_ERROR;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e018      	b.n	8000c9e <BNO055_SetMode+0x8c>
    HAL_Delay(20);
 8000c6c:	2014      	movs	r0, #20
 8000c6e:	f001 ffb1 	bl	8002bd4 <HAL_Delay>

    if (ReadReg(bno, BNO055_OPR_MODE_ADDR, &current_mode) != HAL_OK)
 8000c72:	f107 030f 	add.w	r3, r7, #15
 8000c76:	461a      	mov	r2, r3
 8000c78:	213d      	movs	r1, #61	@ 0x3d
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ff04 	bl	8000a88 <ReadReg>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <BNO055_SetMode+0x78>
        return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e009      	b.n	8000c9e <BNO055_SetMode+0x8c>

    if (current_mode != mode)
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	78fa      	ldrb	r2, [r7, #3]
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d001      	beq.n	8000c96 <BNO055_SetMode+0x84>
        return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e003      	b.n	8000c9e <BNO055_SetMode+0x8c>

    bno->current_mode = mode;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	78fa      	ldrb	r2, [r7, #3]
 8000c9a:	715a      	strb	r2, [r3, #5]
    return HAL_OK;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <BNO055_SetAxisRemap>:

HAL_StatusTypeDef BNO055_SetAxisRemap(BNO055_t *bno, axis_remap_config_t config, axis_remap_sign_t sign)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b084      	sub	sp, #16
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	70fb      	strb	r3, [r7, #3]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	70bb      	strb	r3, [r7, #2]
    uint8_t saved_mode = bno->current_mode;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	795b      	ldrb	r3, [r3, #5]
 8000cba:	73fb      	strb	r3, [r7, #15]

    if (BNO055_SetMode(bno, BNO055_MODE_CONFIG) != HAL_OK)
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff ffa7 	bl	8000c12 <BNO055_SetMode>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <BNO055_SetAxisRemap+0x28>
        return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e021      	b.n	8000d12 <BNO055_SetAxisRemap+0x6c>

    if (WriteReg(bno, BNO055_AXIS_MAP_CONFIG_ADDR, config) != HAL_OK)
 8000cce:	78fb      	ldrb	r3, [r7, #3]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	2141      	movs	r1, #65	@ 0x41
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff fead 	bl	8000a34 <WriteReg>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <BNO055_SetAxisRemap+0x3e>
        return HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e016      	b.n	8000d12 <BNO055_SetAxisRemap+0x6c>
    if (WriteReg(bno, BNO055_AXIS_MAP_SIGN_ADDR, sign) != HAL_OK)
 8000ce4:	78bb      	ldrb	r3, [r7, #2]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	2142      	movs	r1, #66	@ 0x42
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f7ff fea2 	bl	8000a34 <WriteReg>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <BNO055_SetAxisRemap+0x54>
        return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e00b      	b.n	8000d12 <BNO055_SetAxisRemap+0x6c>

    bno->current_remap_config = config;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	78fa      	ldrb	r2, [r7, #3]
 8000cfe:	719a      	strb	r2, [r3, #6]
    bno->current_remap_sign = sign;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	78ba      	ldrb	r2, [r7, #2]
 8000d04:	71da      	strb	r2, [r3, #7]

    return BNO055_SetMode(bno, saved_mode);
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff ff81 	bl	8000c12 <BNO055_SetMode>
 8000d10:	4603      	mov	r3, r0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <BNO055_LoadCalibration>:

HAL_StatusTypeDef BNO055_LoadCalibration(BNO055_t *bno, const calibration_data_t *calib)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b08c      	sub	sp, #48	@ 0x30
 8000d1e:	af04      	add	r7, sp, #16
 8000d20:	6078      	str	r0, [r7, #4]
 8000d22:	6039      	str	r1, [r7, #0]
    uint8_t buffer[22];
    uint8_t saved_mode = bno->current_mode;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	795b      	ldrb	r3, [r3, #5]
 8000d28:	77fb      	strb	r3, [r7, #31]

    if (calib->accel_radius == 0 || calib->mag_radius == 0)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d004      	beq.n	8000d3e <BNO055_LoadCalibration+0x24>
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <BNO055_LoadCalibration+0x28>
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e0a9      	b.n	8000e96 <BNO055_LoadCalibration+0x17c>

    if (BNO055_SetMode(bno, BNO055_MODE_CONFIG) != HAL_OK)
 8000d42:	2100      	movs	r1, #0
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff ff64 	bl	8000c12 <BNO055_SetMode>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <BNO055_LoadCalibration+0x3a>
        return HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	e0a0      	b.n	8000e96 <BNO055_LoadCalibration+0x17c>

    buffer[0] = calib->accel_offset_x & 0xFF;
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	723b      	strb	r3, [r7, #8]
    buffer[1] = (calib->accel_offset_x >> 8) & 0xFF;
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d64:	121b      	asrs	r3, r3, #8
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	727b      	strb	r3, [r7, #9]
    buffer[2] = calib->accel_offset_y & 0xFF;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	72bb      	strb	r3, [r7, #10]
    buffer[3] = (calib->accel_offset_y >> 8) & 0xFF;
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d7c:	121b      	asrs	r3, r3, #8
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	72fb      	strb	r3, [r7, #11]
    buffer[4] = calib->accel_offset_z & 0xFF;
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	733b      	strb	r3, [r7, #12]
    buffer[5] = (calib->accel_offset_z >> 8) & 0xFF;
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d94:	121b      	asrs	r3, r3, #8
 8000d96:	b21b      	sxth	r3, r3
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	737b      	strb	r3, [r7, #13]
    buffer[6] = calib->mag_offset_x & 0xFF;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	73bb      	strb	r3, [r7, #14]
    buffer[7] = (calib->mag_offset_x >> 8) & 0xFF;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000dac:	121b      	asrs	r3, r3, #8
 8000dae:	b21b      	sxth	r3, r3
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	73fb      	strb	r3, [r7, #15]
    buffer[8] = calib->mag_offset_y & 0xFF;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	743b      	strb	r3, [r7, #16]
    buffer[9] = (calib->mag_offset_y >> 8) & 0xFF;
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000dc4:	121b      	asrs	r3, r3, #8
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	747b      	strb	r3, [r7, #17]
    buffer[10] = calib->mag_offset_z & 0xFF;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	74bb      	strb	r3, [r7, #18]
    buffer[11] = (calib->mag_offset_z >> 8) & 0xFF;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000ddc:	121b      	asrs	r3, r3, #8
 8000dde:	b21b      	sxth	r3, r3
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	74fb      	strb	r3, [r7, #19]
    buffer[12] = calib->gyro_offset_x & 0xFF;
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	753b      	strb	r3, [r7, #20]
    buffer[13] = (calib->gyro_offset_x >> 8) & 0xFF;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000df4:	121b      	asrs	r3, r3, #8
 8000df6:	b21b      	sxth	r3, r3
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	757b      	strb	r3, [r7, #21]
    buffer[14] = calib->gyro_offset_y & 0xFF;
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	75bb      	strb	r3, [r7, #22]
    buffer[15] = (calib->gyro_offset_y >> 8) & 0xFF;
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000e0c:	121b      	asrs	r3, r3, #8
 8000e0e:	b21b      	sxth	r3, r3
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	75fb      	strb	r3, [r7, #23]
    buffer[16] = calib->gyro_offset_z & 0xFF;
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	763b      	strb	r3, [r7, #24]
    buffer[17] = (calib->gyro_offset_z >> 8) & 0xFF;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000e24:	121b      	asrs	r3, r3, #8
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	767b      	strb	r3, [r7, #25]
    buffer[18] = calib->accel_radius & 0xFF;
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	76bb      	strb	r3, [r7, #26]
    buffer[19] = (calib->accel_radius >> 8) & 0xFF;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000e3c:	121b      	asrs	r3, r3, #8
 8000e3e:	b21b      	sxth	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	76fb      	strb	r3, [r7, #27]
    buffer[20] = calib->mag_radius & 0xFF;
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	773b      	strb	r3, [r7, #28]
    buffer[21] = (calib->mag_radius >> 8) & 0xFF;
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000e54:	121b      	asrs	r3, r3, #8
 8000e56:	b21b      	sxth	r3, r3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	777b      	strb	r3, [r7, #29]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(bno->i2c, bno->address,
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6818      	ldr	r0, [r3, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	791b      	ldrb	r3, [r3, #4]
 8000e64:	4619      	mov	r1, r3
 8000e66:	231e      	movs	r3, #30
 8000e68:	9302      	str	r3, [sp, #8]
 8000e6a:	2316      	movs	r3, #22
 8000e6c:	9301      	str	r3, [sp, #4]
 8000e6e:	f107 0308 	add.w	r3, r7, #8
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	2301      	movs	r3, #1
 8000e76:	2255      	movs	r2, #85	@ 0x55
 8000e78:	f002 fd4a 	bl	8003910 <HAL_I2C_Mem_Write>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	77bb      	strb	r3, [r7, #30]
                                                  BNO055_ACCEL_OFFSET_X_LSB_ADDR, 1, buffer, 22, 30);
    if (status != HAL_OK)
 8000e80:	7fbb      	ldrb	r3, [r7, #30]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <BNO055_LoadCalibration+0x170>
        return status;
 8000e86:	7fbb      	ldrb	r3, [r7, #30]
 8000e88:	e005      	b.n	8000e96 <BNO055_LoadCalibration+0x17c>

    return BNO055_SetMode(bno, saved_mode);
 8000e8a:	7ffb      	ldrb	r3, [r7, #31]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff febf 	bl	8000c12 <BNO055_SetMode>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3720      	adds	r7, #32
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <BNO055_SoftReset>:
    uint8_t chip_id;
    return (ReadReg(bno, BNO055_CHIP_ID_ADDR, &chip_id) == HAL_OK && chip_id == BNO055_ID);
}

HAL_StatusTypeDef BNO055_SoftReset(BNO055_t *bno)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
    if (WriteReg(bno, BNO055_SYS_TRIGGER_ADDR, 0x20) != HAL_OK)
 8000ea6:	2220      	movs	r2, #32
 8000ea8:	213f      	movs	r1, #63	@ 0x3f
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff fdc2 	bl	8000a34 <WriteReg>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <BNO055_SoftReset+0x1c>
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e015      	b.n	8000ee6 <BNO055_SoftReset+0x48>
    HAL_Delay(650);
 8000eba:	f240 208a 	movw	r0, #650	@ 0x28a
 8000ebe:	f001 fe89 	bl	8002bd4 <HAL_Delay>

    bno->error_count = 0;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return BNO055_Init(bno, bno->i2c, (bno->address == BNO055_ADDRESS_A) ? 0 : 1);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6819      	ldr	r1, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	791b      	ldrb	r3, [r3, #4]
 8000ed2:	2b50      	cmp	r3, #80	@ 0x50
 8000ed4:	bf14      	ite	ne
 8000ed6:	2301      	movne	r3, #1
 8000ed8:	2300      	moveq	r3, #0
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	461a      	mov	r2, r3
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff fdfb 	bl	8000ada <BNO055_Init>
 8000ee4:	4603      	mov	r3, r0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <BNO055_UpdateDMA>:

    return HAL_OK;
}

HAL_StatusTypeDef BNO055_UpdateDMA(BNO055_t *bno)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af02      	add	r7, sp, #8
 8000ef4:	6078      	str	r0, [r7, #4]
    if (!bno->dma_ready)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f083 0301 	eor.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <BNO055_UpdateDMA+0x1e>
        return HAL_BUSY;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	e02b      	b.n	8000f64 <BNO055_UpdateDMA+0x76>

    bno->dma_ready = false;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(bno->i2c, bno->address,
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6818      	ldr	r0, [r3, #0]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	791b      	ldrb	r3, [r3, #4]
 8000f1c:	4619      	mov	r1, r3
                                                     BNO055_ACCEL_DATA_X_LSB_ADDR, 1, bno->dma_buffer, 45);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	334e      	adds	r3, #78	@ 0x4e
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(bno->i2c, bno->address,
 8000f22:	222d      	movs	r2, #45	@ 0x2d
 8000f24:	9201      	str	r2, [sp, #4]
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	f002 ff1e 	bl	8003d6c <HAL_I2C_Mem_Read_DMA>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d013      	beq.n	8000f62 <BNO055_UpdateDMA+0x74>
        bno->dma_ready = true;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
        bno->error_count++;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000f48:	3301      	adds	r3, #1
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        if (bno->error_count > 10) {
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000f58:	2b0a      	cmp	r3, #10
 8000f5a:	d902      	bls.n	8000f62 <BNO055_UpdateDMA+0x74>
            BNO055_SoftReset(bno);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff ff9e 	bl	8000e9e <BNO055_SoftReset>
        }
    }
    return status;
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <BNO055_ProcessDMA>:

void BNO055_ProcessDMA(BNO055_t *bno)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    uint8_t *b = bno->dma_buffer;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	334e      	adds	r3, #78	@ 0x4e
 8000f78:	60fb      	str	r3, [r7, #12]

    bno->accel.x = ((int16_t)((b[1] << 8) | b[0])) / 100.0f;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	021b      	lsls	r3, r3, #8
 8000f84:	b21a      	sxth	r2, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	ee07 3a90 	vmov	s15, r3
 8000f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f98:	eddf 6ab7 	vldr	s13, [pc, #732]	@ 8001278 <BNO055_ProcessDMA+0x30c>
 8000f9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	edc3 7a02 	vstr	s15, [r3, #8]
    bno->accel.y = ((int16_t)((b[3] << 8) | b[2])) / 100.0f;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	3303      	adds	r3, #3
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	ee07 3a90 	vmov	s15, r3
 8000fc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc6:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8001278 <BNO055_ProcessDMA+0x30c>
 8000fca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	edc3 7a03 	vstr	s15, [r3, #12]
    bno->accel.z = ((int16_t)((b[5] << 8) | b[4])) / 100.0f;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	3305      	adds	r3, #5
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	021b      	lsls	r3, r3, #8
 8000fde:	b21a      	sxth	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	ee07 3a90 	vmov	s15, r3
 8000ff0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff4:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8001278 <BNO055_ProcessDMA+0x30c>
 8000ff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	edc3 7a04 	vstr	s15, [r3, #16]

    bno->mag.x = ((int16_t)((b[7] << 8) | b[6])) / 16.0f;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3307      	adds	r3, #7
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b21b      	sxth	r3, r3
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3306      	adds	r3, #6
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b21b      	sxth	r3, r3
 8001016:	4313      	orrs	r3, r2
 8001018:	b21b      	sxth	r3, r3
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001022:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001026:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	edc3 7a08 	vstr	s15, [r3, #32]
    bno->mag.y = ((int16_t)((b[9] << 8) | b[8])) / 16.0f;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3309      	adds	r3, #9
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	b21b      	sxth	r3, r3
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	b21a      	sxth	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	3308      	adds	r3, #8
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21b      	sxth	r3, r3
 8001048:	ee07 3a90 	vmov	s15, r3
 800104c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001050:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001054:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    bno->mag.z = ((int16_t)((b[11] << 8) | b[10])) / 16.0f;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	330b      	adds	r3, #11
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b21b      	sxth	r3, r3
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	330a      	adds	r3, #10
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    bno->gyro.x = ((int16_t)((b[13] << 8) | b[12])) / 900.0f;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	330d      	adds	r3, #13
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b21b      	sxth	r3, r3
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	330c      	adds	r3, #12
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ac:	eddf 6a73 	vldr	s13, [pc, #460]	@ 800127c <BNO055_ProcessDMA+0x310>
 80010b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	edc3 7a05 	vstr	s15, [r3, #20]
    bno->gyro.y = ((int16_t)((b[15] << 8) | b[14])) / 900.0f;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	330f      	adds	r3, #15
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	021b      	lsls	r3, r3, #8
 80010c4:	b21a      	sxth	r2, r3
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	330e      	adds	r3, #14
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010da:	eddf 6a68 	vldr	s13, [pc, #416]	@ 800127c <BNO055_ProcessDMA+0x310>
 80010de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	edc3 7a06 	vstr	s15, [r3, #24]
    bno->gyro.z = ((int16_t)((b[17] << 8) | b[16])) / 900.0f;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3311      	adds	r3, #17
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	3310      	adds	r3, #16
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	4313      	orrs	r3, r2
 80010fe:	b21b      	sxth	r3, r3
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001108:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 800127c <BNO055_ProcessDMA+0x310>
 800110c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	edc3 7a07 	vstr	s15, [r3, #28]

    bno->euler.yaw = ((int16_t)((b[19] << 8) | b[18])) / 900.0f;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	3313      	adds	r3, #19
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b21b      	sxth	r3, r3
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	3312      	adds	r3, #18
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	b21b      	sxth	r3, r3
 800112e:	ee07 3a90 	vmov	s15, r3
 8001132:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001136:	eddf 6a51 	vldr	s13, [pc, #324]	@ 800127c <BNO055_ProcessDMA+0x310>
 800113a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    bno->euler.roll = ((int16_t)((b[21] << 8) | b[20])) / 900.0f;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3315      	adds	r3, #21
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b21b      	sxth	r3, r3
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	b21a      	sxth	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3314      	adds	r3, #20
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b21b      	sxth	r3, r3
 8001158:	4313      	orrs	r3, r2
 800115a:	b21b      	sxth	r3, r3
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001164:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800127c <BNO055_ProcessDMA+0x310>
 8001168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    bno->euler.pitch = ((int16_t)((b[23] << 8) | b[22])) / 900.0f;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	3317      	adds	r3, #23
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b21b      	sxth	r3, r3
 800117a:	021b      	lsls	r3, r3, #8
 800117c:	b21a      	sxth	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3316      	adds	r3, #22
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21b      	sxth	r3, r3
 800118a:	ee07 3a90 	vmov	s15, r3
 800118e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001192:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 800127c <BNO055_ProcessDMA+0x310>
 8001196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    const float s = 1.0f / 16384.0f;
 80011a0:	f04f 5362 	mov.w	r3, #947912704	@ 0x38800000
 80011a4:	60bb      	str	r3, [r7, #8]
    bno->quat.w = ((int16_t)((b[25] << 8) | b[24])) * s;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	3319      	adds	r3, #25
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b21a      	sxth	r2, r3
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	3318      	adds	r3, #24
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	4313      	orrs	r3, r2
 80011bc:	b21b      	sxth	r3, r3
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80011ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    bno->quat.x = ((int16_t)((b[27] << 8) | b[26])) * s;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	331b      	adds	r3, #27
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21a      	sxth	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	331a      	adds	r3, #26
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b21b      	sxth	r3, r3
 80011e8:	4313      	orrs	r3, r2
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80011f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    bno->quat.y = ((int16_t)((b[29] << 8) | b[28])) * s;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	331d      	adds	r3, #29
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b21b      	sxth	r3, r3
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	b21a      	sxth	r2, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	331c      	adds	r3, #28
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	b21b      	sxth	r3, r3
 800121a:	ee07 3a90 	vmov	s15, r3
 800121e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001222:	edd7 7a02 	vldr	s15, [r7, #8]
 8001226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    bno->quat.z = ((int16_t)((b[31] << 8) | b[30])) * s;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	331f      	adds	r3, #31
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	b21b      	sxth	r3, r3
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b21a      	sxth	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	331e      	adds	r3, #30
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b21b      	sxth	r3, r3
 8001248:	ee07 3a90 	vmov	s15, r3
 800124c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001250:	edd7 7a02 	vldr	s15, [r7, #8]
 8001254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    bno->temperature = (int8_t)b[44];
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	332c      	adds	r3, #44	@ 0x2c
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	b25a      	sxtb	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    bno->dma_ready = true;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2201      	movs	r2, #1
 8001270:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
 8001274:	e004      	b.n	8001280 <BNO055_ProcessDMA+0x314>
 8001276:	bf00      	nop
 8001278:	42c80000 	.word	0x42c80000
 800127c:	44610000 	.word	0x44610000
    bno->last_update = HAL_GetTick();
 8001280:	f001 fc9c 	bl	8002bbc <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	67da      	str	r2, [r3, #124]	@ 0x7c
    bno->error_count = 0;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop

0800129c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80012a0:	4a04      	ldr	r2, [pc, #16]	@ (80012b4 <MX_FREERTOS_Init+0x18>)
 80012a2:	2100      	movs	r1, #0
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_FREERTOS_Init+0x1c>)
 80012a6:	f008 f961 	bl	800956c <osThreadNew>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a03      	ldr	r2, [pc, #12]	@ (80012bc <MX_FREERTOS_Init+0x20>)
 80012ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	0801a6f8 	.word	0x0801a6f8
 80012b8:	08001e41 	.word	0x08001e41
 80012bc:	2000031c 	.word	0x2000031c

080012c0 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80012cc:	f009 fa22 	bl	800a714 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80012d0:	4b5a      	ldr	r3, [pc, #360]	@ (800143c <pvPortMallocMicroROS+0x17c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80012d8:	f000 f986 	bl	80015e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80012dc:	4b58      	ldr	r3, [pc, #352]	@ (8001440 <pvPortMallocMicroROS+0x180>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4013      	ands	r3, r2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f040 8090 	bne.w	800140a <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d01e      	beq.n	800132e <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80012f0:	2208      	movs	r2, #8
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d015      	beq.n	800132e <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f023 0307 	bic.w	r3, r3, #7
 8001308:	3308      	adds	r3, #8
 800130a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	2b00      	cmp	r3, #0
 8001314:	d00b      	beq.n	800132e <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800131a:	f383 8811 	msr	BASEPRI, r3
 800131e:	f3bf 8f6f 	isb	sy
 8001322:	f3bf 8f4f 	dsb	sy
 8001326:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	e7fd      	b.n	800132a <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d06a      	beq.n	800140a <pvPortMallocMicroROS+0x14a>
 8001334:	4b43      	ldr	r3, [pc, #268]	@ (8001444 <pvPortMallocMicroROS+0x184>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	429a      	cmp	r2, r3
 800133c:	d865      	bhi.n	800140a <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800133e:	4b42      	ldr	r3, [pc, #264]	@ (8001448 <pvPortMallocMicroROS+0x188>)
 8001340:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001342:	4b41      	ldr	r3, [pc, #260]	@ (8001448 <pvPortMallocMicroROS+0x188>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001348:	e004      	b.n	8001354 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800134a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	429a      	cmp	r2, r3
 800135c:	d903      	bls.n	8001366 <pvPortMallocMicroROS+0xa6>
 800135e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1f1      	bne.n	800134a <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001366:	4b35      	ldr	r3, [pc, #212]	@ (800143c <pvPortMallocMicroROS+0x17c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800136c:	429a      	cmp	r2, r3
 800136e:	d04c      	beq.n	800140a <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001370:	6a3b      	ldr	r3, [r7, #32]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2208      	movs	r2, #8
 8001376:	4413      	add	r3, r2
 8001378:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	6a3b      	ldr	r3, [r7, #32]
 8001380:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	1ad2      	subs	r2, r2, r3
 800138a:	2308      	movs	r3, #8
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	429a      	cmp	r2, r3
 8001390:	d920      	bls.n	80013d4 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4413      	add	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d00b      	beq.n	80013bc <pvPortMallocMicroROS+0xfc>
	__asm volatile
 80013a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013a8:	f383 8811 	msr	BASEPRI, r3
 80013ac:	f3bf 8f6f 	isb	sy
 80013b0:	f3bf 8f4f 	dsb	sy
 80013b4:	613b      	str	r3, [r7, #16]
}
 80013b6:	bf00      	nop
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80013bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	1ad2      	subs	r2, r2, r3
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80013c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80013ce:	69b8      	ldr	r0, [r7, #24]
 80013d0:	f000 f96c 	bl	80016ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <pvPortMallocMicroROS+0x184>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <pvPortMallocMicroROS+0x184>)
 80013e0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013e2:	4b18      	ldr	r3, [pc, #96]	@ (8001444 <pvPortMallocMicroROS+0x184>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <pvPortMallocMicroROS+0x18c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d203      	bcs.n	80013f6 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80013ee:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <pvPortMallocMicroROS+0x184>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a16      	ldr	r2, [pc, #88]	@ (800144c <pvPortMallocMicroROS+0x18c>)
 80013f4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <pvPortMallocMicroROS+0x180>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	431a      	orrs	r2, r3
 8001400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001402:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800140a:	f009 f991 	bl	800a730 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	2b00      	cmp	r3, #0
 8001416:	d00b      	beq.n	8001430 <pvPortMallocMicroROS+0x170>
	__asm volatile
 8001418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800141c:	f383 8811 	msr	BASEPRI, r3
 8001420:	f3bf 8f6f 	isb	sy
 8001424:	f3bf 8f4f 	dsb	sy
 8001428:	60fb      	str	r3, [r7, #12]
}
 800142a:	bf00      	nop
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8001430:	69fb      	ldr	r3, [r7, #28]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3728      	adds	r7, #40	@ 0x28
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20003e64 	.word	0x20003e64
 8001440:	20003e70 	.word	0x20003e70
 8001444:	20003e68 	.word	0x20003e68
 8001448:	20003e5c 	.word	0x20003e5c
 800144c:	20003e6c 	.word	0x20003e6c

08001450 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d04a      	beq.n	80014f8 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001462:	2308      	movs	r3, #8
 8001464:	425b      	negs	r3, r3
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	4413      	add	r3, r2
 800146a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <vPortFreeMicroROS+0xb0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4013      	ands	r3, r2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10b      	bne.n	8001496 <vPortFreeMicroROS+0x46>
	__asm volatile
 800147e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001482:	f383 8811 	msr	BASEPRI, r3
 8001486:	f3bf 8f6f 	isb	sy
 800148a:	f3bf 8f4f 	dsb	sy
 800148e:	60fb      	str	r3, [r7, #12]
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	e7fd      	b.n	8001492 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00b      	beq.n	80014b6 <vPortFreeMicroROS+0x66>
	__asm volatile
 800149e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014a2:	f383 8811 	msr	BASEPRI, r3
 80014a6:	f3bf 8f6f 	isb	sy
 80014aa:	f3bf 8f4f 	dsb	sy
 80014ae:	60bb      	str	r3, [r7, #8]
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	e7fd      	b.n	80014b2 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <vPortFreeMicroROS+0xb0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4013      	ands	r3, r2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d019      	beq.n	80014f8 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d115      	bne.n	80014f8 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	685a      	ldr	r2, [r3, #4]
 80014d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <vPortFreeMicroROS+0xb0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	401a      	ands	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80014dc:	f009 f91a 	bl	800a714 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <vPortFreeMicroROS+0xb4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4413      	add	r3, r2
 80014ea:	4a06      	ldr	r2, [pc, #24]	@ (8001504 <vPortFreeMicroROS+0xb4>)
 80014ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80014ee:	6938      	ldr	r0, [r7, #16]
 80014f0:	f000 f8dc 	bl	80016ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80014f4:	f009 f91c 	bl	800a730 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20003e70 	.word	0x20003e70
 8001504:	20003e68 	.word	0x20003e68

08001508 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001514:	2308      	movs	r3, #8
 8001516:	425b      	negs	r3, r3
 8001518:	697a      	ldr	r2, [r7, #20]
 800151a:	4413      	add	r3, r2
 800151c:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <getBlockSize+0x38>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	43db      	mvns	r3, r3
 800152c:	4013      	ands	r3, r2
 800152e:	60fb      	str	r3, [r7, #12]

	return count;
 8001530:	68fb      	ldr	r3, [r7, #12]
}
 8001532:	4618      	mov	r0, r3
 8001534:	371c      	adds	r7, #28
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20003e70 	.word	0x20003e70

08001544 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800154e:	f009 f8e1 	bl	800a714 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001552:	6838      	ldr	r0, [r7, #0]
 8001554:	f7ff feb4 	bl	80012c0 <pvPortMallocMicroROS>
 8001558:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d017      	beq.n	8001590 <pvPortReallocMicroROS+0x4c>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d014      	beq.n	8001590 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ffce 	bl	8001508 <getBlockSize>
 800156c:	4603      	mov	r3, r0
 800156e:	2208      	movs	r2, #8
 8001570:	1a9b      	subs	r3, r3, r2
 8001572:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	429a      	cmp	r2, r3
 800157a:	d201      	bcs.n	8001580 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001580:	68fa      	ldr	r2, [r7, #12]
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	68b8      	ldr	r0, [r7, #8]
 8001586:	f018 fa24 	bl	80199d2 <memcpy>

		vPortFreeMicroROS(pv);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ff60 	bl	8001450 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001590:	f009 f8ce 	bl	800a730 <xTaskResumeAll>

	return newmem;
 8001594:	68bb      	ldr	r3, [r7, #8]
}
 8001596:	4618      	mov	r0, r3
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b086      	sub	sp, #24
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80015a8:	f009 f8b4 	bl	800a714 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	fb02 f303 	mul.w	r3, r2, r3
 80015b4:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80015b6:	6978      	ldr	r0, [r7, #20]
 80015b8:	f7ff fe82 	bl	80012c0 <pvPortMallocMicroROS>
 80015bc:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	613b      	str	r3, [r7, #16]

  	while(count--)
 80015c2:	e004      	b.n	80015ce <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	613a      	str	r2, [r7, #16]
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	1e5a      	subs	r2, r3, #1
 80015d2:	617a      	str	r2, [r7, #20]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f5      	bne.n	80015c4 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80015d8:	f009 f8aa 	bl	800a730 <xTaskResumeAll>
  	return mem;
 80015dc:	68fb      	ldr	r3, [r7, #12]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80015ee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80015f4:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <prvHeapInit+0xac>)
 80015f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00c      	beq.n	800161c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	3307      	adds	r3, #7
 8001606:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f023 0307 	bic.w	r3, r3, #7
 800160e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001610:	68ba      	ldr	r2, [r7, #8]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	4a1f      	ldr	r2, [pc, #124]	@ (8001694 <prvHeapInit+0xac>)
 8001618:	4413      	add	r3, r2
 800161a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001620:	4a1d      	ldr	r2, [pc, #116]	@ (8001698 <prvHeapInit+0xb0>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001626:	4b1c      	ldr	r3, [pc, #112]	@ (8001698 <prvHeapInit+0xb0>)
 8001628:	2200      	movs	r2, #0
 800162a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	4413      	add	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001634:	2208      	movs	r2, #8
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f023 0307 	bic.w	r3, r3, #7
 8001642:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4a15      	ldr	r2, [pc, #84]	@ (800169c <prvHeapInit+0xb4>)
 8001648:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800164a:	4b14      	ldr	r3, [pc, #80]	@ (800169c <prvHeapInit+0xb4>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2200      	movs	r2, #0
 8001650:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <prvHeapInit+0xb4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	1ad2      	subs	r2, r2, r3
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <prvHeapInit+0xb4>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <prvHeapInit+0xb8>)
 8001676:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <prvHeapInit+0xbc>)
 800167e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001680:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <prvHeapInit+0xc0>)
 8001682:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001686:	601a      	str	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	2000325c 	.word	0x2000325c
 8001698:	20003e5c 	.word	0x20003e5c
 800169c:	20003e64 	.word	0x20003e64
 80016a0:	20003e6c 	.word	0x20003e6c
 80016a4:	20003e68 	.word	0x20003e68
 80016a8:	20003e70 	.word	0x20003e70

080016ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80016b4:	4b28      	ldr	r3, [pc, #160]	@ (8001758 <prvInsertBlockIntoFreeList+0xac>)
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	e002      	b.n	80016c0 <prvInsertBlockIntoFreeList+0x14>
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d8f7      	bhi.n	80016ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	4413      	add	r3, r2
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d108      	bne.n	80016ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	441a      	add	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	441a      	add	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d118      	bne.n	8001734 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b15      	ldr	r3, [pc, #84]	@ (800175c <prvInsertBlockIntoFreeList+0xb0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	429a      	cmp	r2, r3
 800170c:	d00d      	beq.n	800172a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	441a      	add	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	e008      	b.n	800173c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800172a:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <prvInsertBlockIntoFreeList+0xb0>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	e003      	b.n	800173c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	429a      	cmp	r2, r3
 8001742:	d002      	beq.n	800174a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20003e5c 	.word	0x20003e5c
 800175c:	20003e64 	.word	0x20003e64

08001760 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <MX_DMA_Init+0x80>)
 8001768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800176a:	4a1d      	ldr	r2, [pc, #116]	@ (80017e0 <MX_DMA_Init+0x80>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6493      	str	r3, [r2, #72]	@ 0x48
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <MX_DMA_Init+0x80>)
 8001774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800177e:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <MX_DMA_Init+0x80>)
 8001780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001782:	4a17      	ldr	r2, [pc, #92]	@ (80017e0 <MX_DMA_Init+0x80>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6493      	str	r3, [r2, #72]	@ 0x48
 800178a:	4b15      	ldr	r3, [pc, #84]	@ (80017e0 <MX_DMA_Init+0x80>)
 800178c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	603b      	str	r3, [r7, #0]
 8001794:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2105      	movs	r1, #5
 800179a:	200c      	movs	r0, #12
 800179c:	f001 faf4 	bl	8002d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017a0:	200c      	movs	r0, #12
 80017a2:	f001 fb0b 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2105      	movs	r1, #5
 80017aa:	200d      	movs	r0, #13
 80017ac:	f001 faec 	bl	8002d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80017b0:	200d      	movs	r0, #13
 80017b2:	f001 fb03 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2105      	movs	r1, #5
 80017ba:	200e      	movs	r0, #14
 80017bc:	f001 fae4 	bl	8002d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80017c0:	200e      	movs	r0, #14
 80017c2:	f001 fafb 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2105      	movs	r1, #5
 80017ca:	2010      	movs	r0, #16
 80017cc:	f001 fadc 	bl	8002d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017d0:	2010      	movs	r0, #16
 80017d2:	f001 faf3 	bl	8002dbc <HAL_NVIC_EnableIRQ>

}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000

080017e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
 80017f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fa:	4b2b      	ldr	r3, [pc, #172]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	4a2a      	ldr	r2, [pc, #168]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001806:	4b28      	ldr	r3, [pc, #160]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001812:	4b25      	ldr	r3, [pc, #148]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a24      	ldr	r2, [pc, #144]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001818:	f043 0320 	orr.w	r3, r3, #32
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b22      	ldr	r3, [pc, #136]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0320 	and.w	r3, r3, #32
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	4a1e      	ldr	r2, [pc, #120]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	4a18      	ldr	r2, [pc, #96]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184e:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <MX_GPIO_Init+0xc4>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	2120      	movs	r1, #32
 800185e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001862:	f001 ff87 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001866:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800186c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	480b      	ldr	r0, [pc, #44]	@ (80018ac <MX_GPIO_Init+0xc8>)
 800187e:	f001 fdf7 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001882:	2320      	movs	r3, #32
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189c:	f001 fde8 	bl	8003470 <HAL_GPIO_Init>

}
 80018a0:	bf00      	nop
 80018a2:	3728      	adds	r7, #40	@ 0x28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	48000800 	.word	0x48000800

080018b0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001928 <MX_I2C1_Init+0x78>)
 80018b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40621236;
 80018ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018bc:	4a1b      	ldr	r2, [pc, #108]	@ (800192c <MX_I2C1_Init+0x7c>)
 80018be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018c0:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c6:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018cc:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018d2:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018d8:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018da:	2200      	movs	r2, #0
 80018dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018de:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018ea:	480e      	ldr	r0, [pc, #56]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018ec:	f001 ff74 	bl	80037d8 <HAL_I2C_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018f6:	f000 fb97 	bl	8002028 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018fa:	2100      	movs	r1, #0
 80018fc:	4809      	ldr	r0, [pc, #36]	@ (8001924 <MX_I2C1_Init+0x74>)
 80018fe:	f004 f8e1 	bl	8005ac4 <HAL_I2CEx_ConfigAnalogFilter>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001908:	f000 fb8e 	bl	8002028 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800190c:	2100      	movs	r1, #0
 800190e:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_I2C1_Init+0x74>)
 8001910:	f004 f923 	bl	8005b5a <HAL_I2CEx_ConfigDigitalFilter>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800191a:	f000 fb85 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20003e74 	.word	0x20003e74
 8001928:	40005400 	.word	0x40005400
 800192c:	40621236 	.word	0x40621236

08001930 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b09e      	sub	sp, #120	@ 0x78
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	2254      	movs	r2, #84	@ 0x54
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f017 ff75 	bl	8019840 <memset>
  if(i2cHandle->Instance==I2C1)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a50      	ldr	r2, [pc, #320]	@ (8001a9c <HAL_I2C_MspInit+0x16c>)
 800195c:	4293      	cmp	r3, r2
 800195e:	f040 8099 	bne.w	8001a94 <HAL_I2C_MspInit+0x164>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001962:	2340      	movs	r3, #64	@ 0x40
 8001964:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001966:	2300      	movs	r3, #0
 8001968:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	4618      	mov	r0, r3
 8001970:	f004 ffb2 	bl	80068d8 <HAL_RCCEx_PeriphCLKConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800197a:	f000 fb55 	bl	8002028 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197e:	4b48      	ldr	r3, [pc, #288]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	4a47      	ldr	r2, [pc, #284]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198a:	4b45      	ldr	r3, [pc, #276]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001996:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800199a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800199c:	2312      	movs	r3, #18
 800199e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019a8:	2304      	movs	r3, #4
 80019aa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019b0:	4619      	mov	r1, r3
 80019b2:	483c      	ldr	r0, [pc, #240]	@ (8001aa4 <HAL_I2C_MspInit+0x174>)
 80019b4:	f001 fd5c 	bl	8003470 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019b8:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019bc:	4a38      	ldr	r2, [pc, #224]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c4:	4b36      	ldr	r3, [pc, #216]	@ (8001aa0 <HAL_I2C_MspInit+0x170>)
 80019c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel3;
 80019d0:	4b35      	ldr	r3, [pc, #212]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019d2:	4a36      	ldr	r2, [pc, #216]	@ (8001aac <HAL_I2C_MspInit+0x17c>)
 80019d4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80019d6:	4b34      	ldr	r3, [pc, #208]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019d8:	2211      	movs	r2, #17
 80019da:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019dc:	4b32      	ldr	r3, [pc, #200]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019de:	2210      	movs	r2, #16
 80019e0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019e2:	4b31      	ldr	r3, [pc, #196]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019e8:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019ea:	2280      	movs	r2, #128	@ 0x80
 80019ec:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ee:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019f4:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80019fa:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001a06:	4828      	ldr	r0, [pc, #160]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a08:	f001 f9e6 	bl	8002dd8 <HAL_DMA_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_I2C_MspInit+0xe6>
    {
      Error_Handler();
 8001a12:	f000 fb09 	bl	8002028 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a23      	ldr	r2, [pc, #140]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a1c:	4a22      	ldr	r2, [pc, #136]	@ (8001aa8 <HAL_I2C_MspInit+0x178>)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel4;
 8001a22:	4b23      	ldr	r3, [pc, #140]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a24:	4a23      	ldr	r2, [pc, #140]	@ (8001ab4 <HAL_I2C_MspInit+0x184>)
 8001a26:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001a28:	4b21      	ldr	r3, [pc, #132]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a2a:	2210      	movs	r2, #16
 8001a2c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a2e:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a34:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a3c:	2280      	movs	r2, #128	@ 0x80
 8001a3e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a40:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a46:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001a4c:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a52:	4b17      	ldr	r3, [pc, #92]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001a58:	4815      	ldr	r0, [pc, #84]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a5a:	f001 f9bd 	bl	8002dd8 <HAL_DMA_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <HAL_I2C_MspInit+0x138>
    {
      Error_Handler();
 8001a64:	f000 fae0 	bl	8002028 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a11      	ldr	r2, [pc, #68]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a6c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a6e:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <HAL_I2C_MspInit+0x180>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2105      	movs	r1, #5
 8001a78:	201f      	movs	r0, #31
 8001a7a:	f001 f985 	bl	8002d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a7e:	201f      	movs	r0, #31
 8001a80:	f001 f99c 	bl	8002dbc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	2105      	movs	r1, #5
 8001a88:	2020      	movs	r0, #32
 8001a8a:	f001 f97d 	bl	8002d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001a8e:	2020      	movs	r0, #32
 8001a90:	f001 f994 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a94:	bf00      	nop
 8001a96:	3778      	adds	r7, #120	@ 0x78
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	48000400 	.word	0x48000400
 8001aa8:	20003ec8 	.word	0x20003ec8
 8001aac:	40020030 	.word	0x40020030
 8001ab0:	20003f28 	.word	0x20003f28
 8001ab4:	40020044 	.word	0x40020044

08001ab8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <MX_IWDG_Init+0x34>)
 8001abe:	4a0c      	ldr	r2, [pc, #48]	@ (8001af0 <MX_IWDG_Init+0x38>)
 8001ac0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <MX_IWDG_Init+0x34>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <MX_IWDG_Init+0x34>)
 8001aca:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001ace:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2499;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <MX_IWDG_Init+0x34>)
 8001ad2:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001ad6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001ad8:	4804      	ldr	r0, [pc, #16]	@ (8001aec <MX_IWDG_Init+0x34>)
 8001ada:	f004 f88a 	bl	8005bf2 <HAL_IWDG_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001ae4:	f000 faa0 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20003f88 	.word	0x20003f88
 8001af0:	40003000 	.word	0x40003000

08001af4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001af8:	f001 f835 	bl	8002b66 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001afc:	f000 f832 	bl	8001b64 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001b00:	f7ff fe70 	bl	80017e4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001b04:	f7ff fe2c 	bl	8001760 <MX_DMA_Init>
	MX_IWDG_Init();
 8001b08:	f7ff ffd6 	bl	8001ab8 <MX_IWDG_Init>
	MX_I2C1_Init();
 8001b0c:	f7ff fed0 	bl	80018b0 <MX_I2C1_Init>
	MX_TIM2_Init();
 8001b10:	f000 fdda 	bl	80026c8 <MX_TIM2_Init>
	MX_LPUART1_UART_Init();
 8001b14:	f000 fe4a 	bl	80027ac <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	if (BNO055_Init(&bno, &hi2c1, 0) != HAL_OK) {
 8001b18:	2200      	movs	r2, #0
 8001b1a:	490e      	ldr	r1, [pc, #56]	@ (8001b54 <main+0x60>)
 8001b1c:	480e      	ldr	r0, [pc, #56]	@ (8001b58 <main+0x64>)
 8001b1e:	f7fe ffdc 	bl	8000ada <BNO055_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <main+0x38>
		Error_Handler();
 8001b28:	f000 fa7e 	bl	8002028 <Error_Handler>
	}

	BNO055_LoadCalibration(&bno, &saved_calib);
 8001b2c:	490b      	ldr	r1, [pc, #44]	@ (8001b5c <main+0x68>)
 8001b2e:	480a      	ldr	r0, [pc, #40]	@ (8001b58 <main+0x64>)
 8001b30:	f7ff f8f3 	bl	8000d1a <BNO055_LoadCalibration>

	BNO055_SetAxisRemap(&bno, AXIS_REMAP_P1, AXIS_REMAP_SIGN_P1);
 8001b34:	2200      	movs	r2, #0
 8001b36:	2124      	movs	r1, #36	@ 0x24
 8001b38:	4807      	ldr	r0, [pc, #28]	@ (8001b58 <main+0x64>)
 8001b3a:	f7ff f8b4 	bl	8000ca6 <BNO055_SetAxisRemap>

	HAL_TIM_Base_Start_IT(&htim2);
 8001b3e:	4808      	ldr	r0, [pc, #32]	@ (8001b60 <main+0x6c>)
 8001b40:	f005 f970 	bl	8006e24 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize(); /* Call init function for freertos objects (in cmsis_os2.c) */
 8001b44:	f007 fcc8 	bl	80094d8 <osKernelInitialize>
	MX_FREERTOS_Init();
 8001b48:	f7ff fba8 	bl	800129c <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001b4c:	f007 fce8 	bl	8009520 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <main+0x5c>
 8001b54:	20003e74 	.word	0x20003e74
 8001b58:	20004104 	.word	0x20004104
 8001b5c:	0801a71c 	.word	0x0801a71c
 8001b60:	200041e8 	.word	0x200041e8

08001b64 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b094      	sub	sp, #80	@ 0x50
 8001b68:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b6a:	f107 0318 	add.w	r3, r7, #24
 8001b6e:	2238      	movs	r2, #56	@ 0x38
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f017 fe64 	bl	8019840 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
 8001b82:	60da      	str	r2, [r3, #12]
 8001b84:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001b86:	2000      	movs	r0, #0
 8001b88:	f004 f892 	bl	8005cb0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001b8c:	230a      	movs	r3, #10
 8001b8e:	61bb      	str	r3, [r7, #24]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b96:	2340      	movs	r3, #64	@ 0x40
 8001b98:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001baa:	2355      	movs	r3, #85	@ 0x55
 8001bac:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bba:	f107 0318 	add.w	r3, r7, #24
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f004 f92a 	bl	8005e18 <HAL_RCC_OscConfig>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <SystemClock_Config+0x6a>
		Error_Handler();
 8001bca:	f000 fa2d 	bl	8002028 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bce:	230f      	movs	r3, #15
 8001bd0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	2104      	movs	r1, #4
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 fc28 	bl	800643c <HAL_RCC_ClockConfig>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <SystemClock_Config+0x92>
		Error_Handler();
 8001bf2:	f000 fa19 	bl	8002028 <Error_Handler>
	}
}
 8001bf6:	bf00      	nop
 8001bf8:	3750      	adds	r7, #80	@ 0x50
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <timer_callback>:

/* USER CODE BEGIN 4 */
void timer_callback(rcl_timer_t *timer, int64_t last_call_time) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	e9c7 2300 	strd	r2, r3, [r7]
	static uint8_t cnt = 0;
	if (timer != NULL) {
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d02c      	beq.n	8001c6c <timer_callback+0x6c>

		if (cnt == 0)
 8001c12:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <timer_callback+0x74>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d104      	bne.n	8001c24 <timer_callback+0x24>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001c1a:	2120      	movs	r1, #32
 8001c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c20:	f001 fdc0 	bl	80037a4 <HAL_GPIO_TogglePin>
		cnt = (cnt + 1) % 50;
 8001c24:	4b13      	ldr	r3, [pc, #76]	@ (8001c74 <timer_callback+0x74>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	4a13      	ldr	r2, [pc, #76]	@ (8001c78 <timer_callback+0x78>)
 8001c2c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c30:	1111      	asrs	r1, r2, #4
 8001c32:	17da      	asrs	r2, r3, #31
 8001c34:	1a8a      	subs	r2, r1, r2
 8001c36:	2132      	movs	r1, #50	@ 0x32
 8001c38:	fb01 f202 	mul.w	r2, r1, r2
 8001c3c:	1a9a      	subs	r2, r3, r2
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <timer_callback+0x74>)
 8001c42:	701a      	strb	r2, [r3, #0]

		if (sync++ >= 255) {  // Sync session at lower frequency
 8001c44:	4b0d      	ldr	r3, [pc, #52]	@ (8001c7c <timer_callback+0x7c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	b2d1      	uxtb	r1, r2
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c7c <timer_callback+0x7c>)
 8001c4e:	7011      	strb	r1, [r2, #0]
 8001c50:	2bff      	cmp	r3, #255	@ 0xff
 8001c52:	d106      	bne.n	8001c62 <timer_callback+0x62>
			rmw_uros_sync_session(1000);
 8001c54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c58:	f00c f9f8 	bl	800e04c <rmw_uros_sync_session>
			sync = 0;
 8001c5c:	4b07      	ldr	r3, [pc, #28]	@ (8001c7c <timer_callback+0x7c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
		}

		SensorsPublished();
 8001c62:	f000 f80f 	bl	8001c84 <SensorsPublished>
		HAL_IWDG_Refresh(&hiwdg);
 8001c66:	4806      	ldr	r0, [pc, #24]	@ (8001c80 <timer_callback+0x80>)
 8001c68:	f004 f812 	bl	8005c90 <HAL_IWDG_Refresh>
	}

}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20004188 	.word	0x20004188
 8001c78:	51eb851f 	.word	0x51eb851f
 8001c7c:	20004100 	.word	0x20004100
 8001c80:	20003f88 	.word	0x20003f88

08001c84 <SensorsPublished>:

void SensorsPublished() {
 8001c84:	b598      	push	{r3, r4, r7, lr}
 8001c86:	af00      	add	r7, sp, #0

	// quaternion
	f64array_msg.data.data[0] = bno.quat.x;
 8001c88:	4b6a      	ldr	r3, [pc, #424]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c8c:	4a6a      	ldr	r2, [pc, #424]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001c8e:	6914      	ldr	r4, [r2, #16]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fc91 	bl	80005b8 <__aeabi_f2d>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[1] = bno.quat.y;
 8001c9e:	4b65      	ldr	r3, [pc, #404]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ca2:	4b65      	ldr	r3, [pc, #404]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	f103 0408 	add.w	r4, r3, #8
 8001caa:	4610      	mov	r0, r2
 8001cac:	f7fe fc84 	bl	80005b8 <__aeabi_f2d>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[2] = bno.quat.z;
 8001cb8:	4b5e      	ldr	r3, [pc, #376]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001cba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001cbc:	4b5e      	ldr	r3, [pc, #376]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	f103 0410 	add.w	r4, r3, #16
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	f7fe fc77 	bl	80005b8 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[3] = bno.quat.w;
 8001cd2:	4b58      	ldr	r3, [pc, #352]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cd6:	4b58      	ldr	r3, [pc, #352]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f103 0418 	add.w	r4, r3, #24
 8001cde:	4610      	mov	r0, r2
 8001ce0:	f7fe fc6a 	bl	80005b8 <__aeabi_f2d>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	e9c4 2300 	strd	r2, r3, [r4]

	//  acceleration
	f64array_msg.data.data[4] = bno.accel.x;
 8001cec:	4b51      	ldr	r3, [pc, #324]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	4b51      	ldr	r3, [pc, #324]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	f103 0420 	add.w	r4, r3, #32
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	f7fe fc5d 	bl	80005b8 <__aeabi_f2d>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[5] = bno.accel.y;
 8001d06:	4b4b      	ldr	r3, [pc, #300]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 8001d12:	4610      	mov	r0, r2
 8001d14:	f7fe fc50 	bl	80005b8 <__aeabi_f2d>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[6] = bno.accel.z;
 8001d20:	4b44      	ldr	r3, [pc, #272]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	4b44      	ldr	r3, [pc, #272]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	f7fe fc43 	bl	80005b8 <__aeabi_f2d>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	e9c4 2300 	strd	r2, r3, [r4]

	// gyro (angular velocity)
	f64array_msg.data.data[7] = bno.gyro.x;
 8001d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d3c:	695a      	ldr	r2, [r3, #20]
 8001d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001d46:	4610      	mov	r0, r2
 8001d48:	f7fe fc36 	bl	80005b8 <__aeabi_f2d>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[8] = bno.gyro.y;
 8001d54:	4b37      	ldr	r3, [pc, #220]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d56:	699a      	ldr	r2, [r3, #24]
 8001d58:	4b37      	ldr	r3, [pc, #220]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8001d60:	4610      	mov	r0, r2
 8001d62:	f7fe fc29 	bl	80005b8 <__aeabi_f2d>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[9] = bno.gyro.z;
 8001d6e:	4b31      	ldr	r3, [pc, #196]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d70:	69da      	ldr	r2, [r3, #28]
 8001d72:	4b31      	ldr	r3, [pc, #196]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f7fe fc1c 	bl	80005b8 <__aeabi_f2d>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	e9c4 2300 	strd	r2, r3, [r4]

	// magnetometer
	f64array_msg.data.data[10] = bno.mag.x;
 8001d88:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001d8a:	6a1a      	ldr	r2, [r3, #32]
 8001d8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8001d94:	4610      	mov	r0, r2
 8001d96:	f7fe fc0f 	bl	80005b8 <__aeabi_f2d>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[11] = bno.mag.y;
 8001da2:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001da4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001da6:	4b24      	ldr	r3, [pc, #144]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 8001dae:	4610      	mov	r0, r2
 8001db0:	f7fe fc02 	bl	80005b8 <__aeabi_f2d>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[12] = bno.mag.z;
 8001dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001dbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 8001dc8:	4610      	mov	r0, r2
 8001dca:	f7fe fbf5 	bl	80005b8 <__aeabi_f2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	e9c4 2300 	strd	r2, r3, [r4]

	// euler angles
	f64array_msg.data.data[13] = bno.euler.roll;
 8001dd6:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dda:	4b17      	ldr	r3, [pc, #92]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f103 0468 	add.w	r4, r3, #104	@ 0x68
 8001de2:	4610      	mov	r0, r2
 8001de4:	f7fe fbe8 	bl	80005b8 <__aeabi_f2d>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[14] = bno.euler.pitch;
 8001df0:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001df2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001df4:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	f103 0470 	add.w	r4, r3, #112	@ 0x70
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	f7fe fbdb 	bl	80005b8 <__aeabi_f2d>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	e9c4 2300 	strd	r2, r3, [r4]
	f64array_msg.data.data[15] = bno.euler.yaw;
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <SensorsPublished+0x1b0>)
 8001e0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f103 0478 	add.w	r4, r3, #120	@ 0x78
 8001e16:	4610      	mov	r0, r2
 8001e18:	f7fe fbce 	bl	80005b8 <__aeabi_f2d>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	e9c4 2300 	strd	r2, r3, [r4]

	RCCHECK(rcl_publish(&f64array_pub, &f64array_msg, NULL));
 8001e24:	2200      	movs	r2, #0
 8001e26:	4904      	ldr	r1, [pc, #16]	@ (8001e38 <SensorsPublished+0x1b4>)
 8001e28:	4804      	ldr	r0, [pc, #16]	@ (8001e3c <SensorsPublished+0x1b8>)
 8001e2a:	f00a facd 	bl	800c3c8 <rcl_publish>

}
 8001e2e:	bf00      	nop
 8001e30:	bd98      	pop	{r3, r4, r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20004104 	.word	0x20004104
 8001e38:	20000000 	.word	0x20000000
 8001e3c:	20004078 	.word	0x20004078

08001e40 <StartDefaultTask>:
void StartDefaultTask(void *argument) {
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	b0b2      	sub	sp, #200	@ 0xc8
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	// micro-ROS configuration

	rmw_uros_set_custom_transport(
 8001e4a:	4b46      	ldr	r3, [pc, #280]	@ (8001f64 <StartDefaultTask+0x124>)
 8001e4c:	9301      	str	r3, [sp, #4]
 8001e4e:	4b46      	ldr	r3, [pc, #280]	@ (8001f68 <StartDefaultTask+0x128>)
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	4b46      	ldr	r3, [pc, #280]	@ (8001f6c <StartDefaultTask+0x12c>)
 8001e54:	4a46      	ldr	r2, [pc, #280]	@ (8001f70 <StartDefaultTask+0x130>)
 8001e56:	4947      	ldr	r1, [pc, #284]	@ (8001f74 <StartDefaultTask+0x134>)
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f00b fad5 	bl	800d408 <rmw_uros_set_custom_transport>
	true, (void*) &hlpuart1, cubemx_transport_open, cubemx_transport_close,
			cubemx_transport_write, cubemx_transport_read);

	rcl_allocator_t freeRTOS_allocator =
			rcutils_get_zero_initialized_allocator();
 8001e5e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e62:	4618      	mov	r0, r3
 8001e64:	f00b f9ec 	bl	800d240 <rcutils_get_zero_initialized_allocator>
	freeRTOS_allocator.allocate = microros_allocate;
 8001e68:	4b43      	ldr	r3, [pc, #268]	@ (8001f78 <StartDefaultTask+0x138>)
 8001e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	freeRTOS_allocator.deallocate = microros_deallocate;
 8001e6e:	4b43      	ldr	r3, [pc, #268]	@ (8001f7c <StartDefaultTask+0x13c>)
 8001e70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	freeRTOS_allocator.reallocate = microros_reallocate;
 8001e74:	4b42      	ldr	r3, [pc, #264]	@ (8001f80 <StartDefaultTask+0x140>)
 8001e76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	freeRTOS_allocator.zero_allocate = microros_zero_allocate;
 8001e7a:	4b42      	ldr	r3, [pc, #264]	@ (8001f84 <StartDefaultTask+0x144>)
 8001e7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001e80:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e84:	4618      	mov	r0, r3
 8001e86:	f00b f9e9 	bl	800d25c <rcutils_set_default_allocator>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	f083 0301 	eor.w	r3, r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d004      	beq.n	8001ea0 <StartDefaultTask+0x60>
		printf("Error on default allocators (line %d)\n", __LINE__);
 8001e96:	f240 111b 	movw	r1, #283	@ 0x11b
 8001e9a:	483b      	ldr	r0, [pc, #236]	@ (8001f88 <StartDefaultTask+0x148>)
 8001e9c:	f017 fb4a 	bl	8019534 <iprintf>
	}

	allocator = rcl_get_default_allocator();
 8001ea0:	4c3a      	ldr	r4, [pc, #232]	@ (8001f8c <StartDefaultTask+0x14c>)
 8001ea2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f00b f9f6 	bl	800d298 <rcutils_get_default_allocator>
 8001eac:	4625      	mov	r5, r4
 8001eae:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 8001eb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	602b      	str	r3, [r5, #0]

	init_options = rcl_get_zero_initialized_init_options();
 8001eba:	f00a f8b5 	bl	800c028 <rcl_get_zero_initialized_init_options>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4a33      	ldr	r2, [pc, #204]	@ (8001f90 <StartDefaultTask+0x150>)
 8001ec2:	6013      	str	r3, [r2, #0]
	RCCHECK(rcl_init_options_init(&init_options, allocator));
 8001ec4:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <StartDefaultTask+0x14c>)
 8001ec6:	466c      	mov	r4, sp
 8001ec8:	f103 020c 	add.w	r2, r3, #12
 8001ecc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ed0:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ed4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed6:	482e      	ldr	r0, [pc, #184]	@ (8001f90 <StartDefaultTask+0x150>)
 8001ed8:	f00a f8a8 	bl	800c02c <rcl_init_options_init>
	RCCHECK(rcl_init_options_set_domain_id(&init_options, 127));
 8001edc:	217f      	movs	r1, #127	@ 0x7f
 8001ede:	482c      	ldr	r0, [pc, #176]	@ (8001f90 <StartDefaultTask+0x150>)
 8001ee0:	f00a f9a0 	bl	800c224 <rcl_init_options_set_domain_id>

	rclc_support_init_with_options(&support, 0, NULL, &init_options,
 8001ee4:	4b29      	ldr	r3, [pc, #164]	@ (8001f8c <StartDefaultTask+0x14c>)
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <StartDefaultTask+0x150>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	2100      	movs	r1, #0
 8001eee:	4829      	ldr	r0, [pc, #164]	@ (8001f94 <StartDefaultTask+0x154>)
 8001ef0:	f00b f8ca 	bl	800d088 <rclc_support_init_with_options>
			&allocator);

	rclc_node_init_default(&node, "bno055_publisher", "", &support);
 8001ef4:	4b27      	ldr	r3, [pc, #156]	@ (8001f94 <StartDefaultTask+0x154>)
 8001ef6:	4a28      	ldr	r2, [pc, #160]	@ (8001f98 <StartDefaultTask+0x158>)
 8001ef8:	4928      	ldr	r1, [pc, #160]	@ (8001f9c <StartDefaultTask+0x15c>)
 8001efa:	4829      	ldr	r0, [pc, #164]	@ (8001fa0 <StartDefaultTask+0x160>)
 8001efc:	f00b f8f8 	bl	800d0f0 <rclc_node_init_default>

	rclc_publisher_init_best_effort(&f64array_pub, &node,
 8001f00:	f00c fc26 	bl	800e750 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <StartDefaultTask+0x164>)
 8001f08:	4925      	ldr	r1, [pc, #148]	@ (8001fa0 <StartDefaultTask+0x160>)
 8001f0a:	4827      	ldr	r0, [pc, #156]	@ (8001fa8 <StartDefaultTask+0x168>)
 8001f0c:	f00b f92c 	bl	800d168 <rclc_publisher_init_best_effort>
			ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Float64MultiArray),
			"bno055_data");

	executor = rclc_executor_get_zero_initialized_executor();
 8001f10:	4c26      	ldr	r4, [pc, #152]	@ (8001fac <StartDefaultTask+0x16c>)
 8001f12:	463b      	mov	r3, r7
 8001f14:	4618      	mov	r0, r3
 8001f16:	f00a fde5 	bl	800cae4 <rclc_executor_get_zero_initialized_executor>
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	2288      	movs	r2, #136	@ 0x88
 8001f20:	4619      	mov	r1, r3
 8001f22:	f017 fd56 	bl	80199d2 <memcpy>
	rmw_uros_sync_session(1000);
 8001f26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f2a:	f00c f88f 	bl	800e04c <rmw_uros_sync_session>

	rclc_timer_init_default(&timer_, &support, RCL_MS_TO_NS(10),
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <StartDefaultTask+0x170>)
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	4a20      	ldr	r2, [pc, #128]	@ (8001fb4 <StartDefaultTask+0x174>)
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	4916      	ldr	r1, [pc, #88]	@ (8001f94 <StartDefaultTask+0x154>)
 8001f3a:	481f      	ldr	r0, [pc, #124]	@ (8001fb8 <StartDefaultTask+0x178>)
 8001f3c:	f00b f948 	bl	800d1d0 <rclc_timer_init_default>
			timer_callback);

	rclc_executor_init(&executor, &support.context, 1, &allocator);
 8001f40:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <StartDefaultTask+0x14c>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	4913      	ldr	r1, [pc, #76]	@ (8001f94 <StartDefaultTask+0x154>)
 8001f46:	4819      	ldr	r0, [pc, #100]	@ (8001fac <StartDefaultTask+0x16c>)
 8001f48:	f00a fdd6 	bl	800caf8 <rclc_executor_init>
	rclc_executor_add_timer(&executor, &timer_);
 8001f4c:	491a      	ldr	r1, [pc, #104]	@ (8001fb8 <StartDefaultTask+0x178>)
 8001f4e:	4817      	ldr	r0, [pc, #92]	@ (8001fac <StartDefaultTask+0x16c>)
 8001f50:	f00a fe42 	bl	800cbd8 <rclc_executor_add_timer>
	rclc_executor_spin(&executor);
 8001f54:	4815      	ldr	r0, [pc, #84]	@ (8001fac <StartDefaultTask+0x16c>)
 8001f56:	f00b f855 	bl	800d004 <rclc_executor_spin>
}
 8001f5a:	bf00      	nop
 8001f5c:	37c0      	adds	r7, #192	@ 0xc0
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bdb0      	pop	{r4, r5, r7, pc}
 8001f62:	bf00      	nop
 8001f64:	08002a6d 	.word	0x08002a6d
 8001f68:	08002a09 	.word	0x08002a09
 8001f6c:	080029e9 	.word	0x080029e9
 8001f70:	080029bd 	.word	0x080029bd
 8001f74:	20004234 	.word	0x20004234
 8001f78:	08002035 	.word	0x08002035
 8001f7c:	08002079 	.word	0x08002079
 8001f80:	080020b1 	.word	0x080020b1
 8001f84:	0800211d 	.word	0x0800211d
 8001f88:	0801a674 	.word	0x0801a674
 8001f8c:	20003fcc 	.word	0x20003fcc
 8001f90:	20003fe8 	.word	0x20003fe8
 8001f94:	20003f98 	.word	0x20003f98
 8001f98:	0801a69c 	.word	0x0801a69c
 8001f9c:	0801a6a0 	.word	0x0801a6a0
 8001fa0:	20003fe0 	.word	0x20003fe0
 8001fa4:	0801a6b4 	.word	0x0801a6b4
 8001fa8:	20004078 	.word	0x20004078
 8001fac:	20003ff0 	.word	0x20003ff0
 8001fb0:	08001c01 	.word	0x08001c01
 8001fb4:	00989680 	.word	0x00989680
 8001fb8:	20003fec 	.word	0x20003fec

08001fbc <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a05      	ldr	r2, [pc, #20]	@ (8001fdc <HAL_I2C_MemRxCpltCallback+0x20>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d102      	bne.n	8001fd2 <HAL_I2C_MemRxCpltCallback+0x16>
		BNO055_ProcessDMA(&bno);
 8001fcc:	4804      	ldr	r0, [pc, #16]	@ (8001fe0 <HAL_I2C_MemRxCpltCallback+0x24>)
 8001fce:	f7fe ffcd 	bl	8000f6c <BNO055_ProcessDMA>
	}
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20003e74 	.word	0x20003e74
 8001fe0:	20004104 	.word	0x20004104

08001fe4 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800201c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d101      	bne.n	8001ffa <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001ff6:	f000 fdcf 	bl	8002b98 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim == &htim2) {
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a08      	ldr	r2, [pc, #32]	@ (8002020 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d108      	bne.n	8002014 <HAL_TIM_PeriodElapsedCallback+0x30>
		if (bno.dma_ready) {
 8002002:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002004:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d002      	beq.n	8002014 <HAL_TIM_PeriodElapsedCallback+0x30>
			BNO055_UpdateDMA(&bno);
 800200e:	4805      	ldr	r0, [pc, #20]	@ (8002024 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002010:	f7fe ff6d 	bl	8000eee <BNO055_UpdateDMA>
		}
	}
	/* USER CODE END Callback 1 */
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40012c00 	.word	0x40012c00
 8002020:	200041e8 	.word	0x200041e8
 8002024:	20004104 	.word	0x20004104

08002028 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800202c:	b672      	cpsid	i
}
 800202e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <Error_Handler+0x8>

08002034 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <microros_allocate+0x3c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4413      	add	r3, r2
 8002048:	461a      	mov	r2, r3
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <microros_allocate+0x3c>)
 800204c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800204e:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <microros_allocate+0x40>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4413      	add	r3, r2
 8002058:	461a      	mov	r2, r3
 800205a:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <microros_allocate+0x40>)
 800205c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff f92e 	bl	80012c0 <pvPortMallocMicroROS>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000418c 	.word	0x2000418c
 8002074:	20004190 	.word	0x20004190

08002078 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00c      	beq.n	80020a2 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff fa3d 	bl	8001508 <getBlockSize>
 800208e:	4603      	mov	r3, r0
 8002090:	4a06      	ldr	r2, [pc, #24]	@ (80020ac <microros_deallocate+0x34>)
 8002092:	6812      	ldr	r2, [r2, #0]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	461a      	mov	r2, r3
 8002098:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <microros_deallocate+0x34>)
 800209a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff f9d7 	bl	8001450 <vPortFreeMicroROS>
  }
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20004190 	.word	0x20004190

080020b0 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80020bc:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <microros_reallocate+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	461a      	mov	r2, r3
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	4413      	add	r3, r2
 80020c6:	461a      	mov	r2, r3
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <microros_reallocate+0x64>)
 80020ca:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80020cc:	4b12      	ldr	r3, [pc, #72]	@ (8002118 <microros_reallocate+0x68>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	4413      	add	r3, r2
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <microros_reallocate+0x68>)
 80020da:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d104      	bne.n	80020ec <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80020e2:	68b8      	ldr	r0, [r7, #8]
 80020e4:	f7ff f8ec 	bl	80012c0 <pvPortMallocMicroROS>
 80020e8:	4603      	mov	r3, r0
 80020ea:	e00e      	b.n	800210a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f7ff fa0b 	bl	8001508 <getBlockSize>
 80020f2:	4603      	mov	r3, r0
 80020f4:	4a08      	ldr	r2, [pc, #32]	@ (8002118 <microros_reallocate+0x68>)
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	461a      	mov	r2, r3
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <microros_reallocate+0x68>)
 80020fe:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002100:	68b9      	ldr	r1, [r7, #8]
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f7ff fa1e 	bl	8001544 <pvPortReallocMicroROS>
 8002108:	4603      	mov	r3, r0
  }
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2000418c 	.word	0x2000418c
 8002118:	20004190 	.word	0x20004190

0800211c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	fb02 f303 	mul.w	r3, r2, r3
 8002130:	4a0c      	ldr	r2, [pc, #48]	@ (8002164 <microros_zero_allocate+0x48>)
 8002132:	6812      	ldr	r2, [r2, #0]
 8002134:	4413      	add	r3, r2
 8002136:	461a      	mov	r2, r3
 8002138:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <microros_zero_allocate+0x48>)
 800213a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	fb02 f303 	mul.w	r3, r2, r3
 8002144:	4a08      	ldr	r2, [pc, #32]	@ (8002168 <microros_zero_allocate+0x4c>)
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	4413      	add	r3, r2
 800214a:	461a      	mov	r2, r3
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <microros_zero_allocate+0x4c>)
 800214e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f7ff fa23 	bl	800159e <pvPortCallocMicroROS>
 8002158:	4603      	mov	r3, r0
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	2000418c 	.word	0x2000418c
 8002168:	20004190 	.word	0x20004190
 800216c:	00000000 	.word	0x00000000

08002170 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002170:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002174:	b086      	sub	sp, #24
 8002176:	af00      	add	r7, sp, #0
 8002178:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800217c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002182:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002186:	a320      	add	r3, pc, #128	@ (adr r3, 8002208 <UTILS_NanosecondsToTimespec+0x98>)
 8002188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218c:	f7fe fa6c 	bl	8000668 <__aeabi_ldivmod>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800219a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800219e:	a31a      	add	r3, pc, #104	@ (adr r3, 8002208 <UTILS_NanosecondsToTimespec+0x98>)
 80021a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a4:	f7fe fa60 	bl	8000668 <__aeabi_ldivmod>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	da20      	bge.n	80021f6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	4a11      	ldr	r2, [pc, #68]	@ (8002200 <UTILS_NanosecondsToTimespec+0x90>)
 80021ba:	fb82 1203 	smull	r1, r2, r2, r3
 80021be:	1712      	asrs	r2, r2, #28
 80021c0:	17db      	asrs	r3, r3, #31
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	6979      	ldr	r1, [r7, #20]
 80021d0:	17c8      	asrs	r0, r1, #31
 80021d2:	460c      	mov	r4, r1
 80021d4:	4605      	mov	r5, r0
 80021d6:	ebb2 0804 	subs.w	r8, r2, r4
 80021da:	eb63 0905 	sbc.w	r9, r3, r5
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	4906      	ldr	r1, [pc, #24]	@ (8002204 <UTILS_NanosecondsToTimespec+0x94>)
 80021ec:	fb01 f303 	mul.w	r3, r1, r3
 80021f0:	441a      	add	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	609a      	str	r2, [r3, #8]
    }
}
 80021f6:	bf00      	nop
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002200:	44b82fa1 	.word	0x44b82fa1
 8002204:	3b9aca00 	.word	0x3b9aca00
 8002208:	3b9aca00 	.word	0x3b9aca00
 800220c:	00000000 	.word	0x00000000

08002210 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002214:	b08e      	sub	sp, #56	@ 0x38
 8002216:	af00      	add	r7, sp, #0
 8002218:	6278      	str	r0, [r7, #36]	@ 0x24
 800221a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800221c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002220:	2300      	movs	r3, #0
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	f04f 0300 	mov.w	r3, #0
 800222e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002236:	4618      	mov	r0, r3
 8002238:	f008 fcf6 	bl	800ac28 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 800223c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800223e:	17da      	asrs	r2, r3, #31
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	61fa      	str	r2, [r7, #28]
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	69b9      	ldr	r1, [r7, #24]
 800224e:	000b      	movs	r3, r1
 8002250:	2200      	movs	r2, #0
 8002252:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002258:	2200      	movs	r2, #0
 800225a:	461c      	mov	r4, r3
 800225c:	4615      	mov	r5, r2
 800225e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002262:	1911      	adds	r1, r2, r4
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	416b      	adcs	r3, r5
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800226e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002272:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	f04f 0400 	mov.w	r4, #0
 800227e:	f04f 0500 	mov.w	r5, #0
 8002282:	015d      	lsls	r5, r3, #5
 8002284:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002288:	0154      	lsls	r4, r2, #5
 800228a:	4622      	mov	r2, r4
 800228c:	462b      	mov	r3, r5
 800228e:	ebb2 0800 	subs.w	r8, r2, r0
 8002292:	eb63 0901 	sbc.w	r9, r3, r1
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80022a2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80022a6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80022aa:	4690      	mov	r8, r2
 80022ac:	4699      	mov	r9, r3
 80022ae:	eb18 0a00 	adds.w	sl, r8, r0
 80022b2:	eb49 0b01 	adc.w	fp, r9, r1
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	f04f 0300 	mov.w	r3, #0
 80022be:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022c2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022c6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022ca:	ebb2 040a 	subs.w	r4, r2, sl
 80022ce:	603c      	str	r4, [r7, #0]
 80022d0:	eb63 030b 	sbc.w	r3, r3, fp
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022da:	4623      	mov	r3, r4
 80022dc:	181b      	adds	r3, r3, r0
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	462b      	mov	r3, r5
 80022e2:	eb41 0303 	adc.w	r3, r1, r3
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	6a3a      	ldr	r2, [r7, #32]
 80022ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022ee:	f7ff ff3f 	bl	8002170 <UTILS_NanosecondsToTimespec>

    return 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	4618      	mov	r0, r3
 80022f6:	3738      	adds	r7, #56	@ 0x38
 80022f8:	46bd      	mov	sp, r7
 80022fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002306:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_MspInit+0x50>)
 8002308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800230a:	4a11      	ldr	r2, [pc, #68]	@ (8002350 <HAL_MspInit+0x50>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6613      	str	r3, [r2, #96]	@ 0x60
 8002312:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <HAL_MspInit+0x50>)
 8002314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	607b      	str	r3, [r7, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	4b0c      	ldr	r3, [pc, #48]	@ (8002350 <HAL_MspInit+0x50>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002322:	4a0b      	ldr	r2, [pc, #44]	@ (8002350 <HAL_MspInit+0x50>)
 8002324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002328:	6593      	str	r3, [r2, #88]	@ 0x58
 800232a:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <HAL_MspInit+0x50>)
 800232c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002332:	603b      	str	r3, [r7, #0]
 8002334:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	210f      	movs	r1, #15
 800233a:	f06f 0001 	mvn.w	r0, #1
 800233e:	f000 fd23 	bl	8002d88 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002342:	f003 fd59 	bl	8005df8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000

08002354 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	@ 0x30
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800235c:	2300      	movs	r3, #0
 800235e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002364:	4b2c      	ldr	r3, [pc, #176]	@ (8002418 <HAL_InitTick+0xc4>)
 8002366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002368:	4a2b      	ldr	r2, [pc, #172]	@ (8002418 <HAL_InitTick+0xc4>)
 800236a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800236e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002370:	4b29      	ldr	r3, [pc, #164]	@ (8002418 <HAL_InitTick+0xc4>)
 8002372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002378:	60bb      	str	r3, [r7, #8]
 800237a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800237c:	f107 020c 	add.w	r2, r7, #12
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f004 fa2e 	bl	80067e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800238c:	f004 fa16 	bl	80067bc <HAL_RCC_GetPCLK2Freq>
 8002390:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002394:	4a21      	ldr	r2, [pc, #132]	@ (800241c <HAL_InitTick+0xc8>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	0c9b      	lsrs	r3, r3, #18
 800239c:	3b01      	subs	r3, #1
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <HAL_InitTick+0xcc>)
 80023a2:	4a20      	ldr	r2, [pc, #128]	@ (8002424 <HAL_InitTick+0xd0>)
 80023a4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_InitTick+0xcc>)
 80023a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023ac:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80023ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002420 <HAL_InitTick+0xcc>)
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80023b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <HAL_InitTick+0xcc>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ba:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <HAL_InitTick+0xcc>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80023c0:	4817      	ldr	r0, [pc, #92]	@ (8002420 <HAL_InitTick+0xcc>)
 80023c2:	f004 fcd7 	bl	8006d74 <HAL_TIM_Base_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80023cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d11b      	bne.n	800240c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80023d4:	4812      	ldr	r0, [pc, #72]	@ (8002420 <HAL_InitTick+0xcc>)
 80023d6:	f004 fd25 	bl	8006e24 <HAL_TIM_Base_Start_IT>
 80023da:	4603      	mov	r3, r0
 80023dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80023e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d111      	bne.n	800240c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80023e8:	2019      	movs	r0, #25
 80023ea:	f000 fce7 	bl	8002dbc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b0f      	cmp	r3, #15
 80023f2:	d808      	bhi.n	8002406 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80023f4:	2200      	movs	r2, #0
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	2019      	movs	r0, #25
 80023fa:	f000 fcc5 	bl	8002d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <HAL_InitTick+0xd4>)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	e002      	b.n	800240c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800240c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002410:	4618      	mov	r0, r3
 8002412:	3730      	adds	r7, #48	@ 0x30
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40021000 	.word	0x40021000
 800241c:	431bde83 	.word	0x431bde83
 8002420:	20004194 	.word	0x20004194
 8002424:	40012c00 	.word	0x40012c00
 8002428:	20000024 	.word	0x20000024

0800242c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <NMI_Handler+0x4>

08002434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002438:	bf00      	nop
 800243a:	e7fd      	b.n	8002438 <HardFault_Handler+0x4>

0800243c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <MemManage_Handler+0x4>

08002444 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <BusFault_Handler+0x4>

0800244c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <UsageFault_Handler+0x4>

08002454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
	...

08002464 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <DMA1_Channel2_IRQHandler+0x10>)
 800246a:	f000 fe98 	bl	800319e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200042c8 	.word	0x200042c8

08002478 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <DMA1_Channel3_IRQHandler+0x10>)
 800247e:	f000 fe8e 	bl	800319e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20003ec8 	.word	0x20003ec8

0800248c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002490:	4802      	ldr	r0, [pc, #8]	@ (800249c <DMA1_Channel4_IRQHandler+0x10>)
 8002492:	f000 fe84 	bl	800319e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20003f28 	.word	0x20003f28

080024a0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <DMA1_Channel6_IRQHandler+0x10>)
 80024a6:	f000 fe7a 	bl	800319e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20004328 	.word	0x20004328

080024b4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024b8:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80024ba:	f004 fd2b 	bl	8006f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20004194 	.word	0x20004194

080024c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <TIM2_IRQHandler+0x10>)
 80024ce:	f004 fd21 	bl	8006f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200041e8 	.word	0x200041e8

080024dc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024e0:	4802      	ldr	r0, [pc, #8]	@ (80024ec <I2C1_EV_IRQHandler+0x10>)
 80024e2:	f001 fd29 	bl	8003f38 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20003e74 	.word	0x20003e74

080024f0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <I2C1_ER_IRQHandler+0x10>)
 80024f6:	f001 fd39 	bl	8003f6c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20003e74 	.word	0x20003e74

08002504 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <LPUART1_IRQHandler+0x10>)
 800250a:	f005 fb6f 	bl	8007bec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20004234 	.word	0x20004234

08002518 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return 1;
 800251c:	2301      	movs	r3, #1
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <_kill>:

int _kill(int pid, int sig)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002532:	f017 fa19 	bl	8019968 <__errno>
 8002536:	4603      	mov	r3, r0
 8002538:	2216      	movs	r2, #22
 800253a:	601a      	str	r2, [r3, #0]
  return -1;
 800253c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002540:	4618      	mov	r0, r3
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <_exit>:

void _exit (int status)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002550:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff ffe7 	bl	8002528 <_kill>
  while (1) {}    /* Make sure we hang here */
 800255a:	bf00      	nop
 800255c:	e7fd      	b.n	800255a <_exit+0x12>

0800255e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e00a      	b.n	8002586 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002570:	f3af 8000 	nop.w
 8002574:	4601      	mov	r1, r0
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1c5a      	adds	r2, r3, #1
 800257a:	60ba      	str	r2, [r7, #8]
 800257c:	b2ca      	uxtb	r2, r1
 800257e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3301      	adds	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	429a      	cmp	r2, r3
 800258c:	dbf0      	blt.n	8002570 <_read+0x12>
  }

  return len;
 800258e:	687b      	ldr	r3, [r7, #4]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	e009      	b.n	80025be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	1c5a      	adds	r2, r3, #1
 80025ae:	60ba      	str	r2, [r7, #8]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	3301      	adds	r3, #1
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dbf1      	blt.n	80025aa <_write+0x12>
  }
  return len;
 80025c6:	687b      	ldr	r3, [r7, #4]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <_close>:

int _close(int file)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025dc:	4618      	mov	r0, r3
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025f8:	605a      	str	r2, [r3, #4]
  return 0;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <_isatty>:

int _isatty(int file)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002610:	2301      	movs	r3, #1
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261e:	b480      	push	{r7}
 8002620:	b085      	sub	sp, #20
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002640:	4a14      	ldr	r2, [pc, #80]	@ (8002694 <_sbrk+0x5c>)
 8002642:	4b15      	ldr	r3, [pc, #84]	@ (8002698 <_sbrk+0x60>)
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800264c:	4b13      	ldr	r3, [pc, #76]	@ (800269c <_sbrk+0x64>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d102      	bne.n	800265a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002654:	4b11      	ldr	r3, [pc, #68]	@ (800269c <_sbrk+0x64>)
 8002656:	4a12      	ldr	r2, [pc, #72]	@ (80026a0 <_sbrk+0x68>)
 8002658:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265a:	4b10      	ldr	r3, [pc, #64]	@ (800269c <_sbrk+0x64>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4413      	add	r3, r2
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	429a      	cmp	r2, r3
 8002666:	d207      	bcs.n	8002678 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002668:	f017 f97e 	bl	8019968 <__errno>
 800266c:	4603      	mov	r3, r0
 800266e:	220c      	movs	r2, #12
 8002670:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002672:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002676:	e009      	b.n	800268c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002678:	4b08      	ldr	r3, [pc, #32]	@ (800269c <_sbrk+0x64>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267e:	4b07      	ldr	r3, [pc, #28]	@ (800269c <_sbrk+0x64>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4413      	add	r3, r2
 8002686:	4a05      	ldr	r2, [pc, #20]	@ (800269c <_sbrk+0x64>)
 8002688:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800268a:	68fb      	ldr	r3, [r7, #12]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20020000 	.word	0x20020000
 8002698:	00000400 	.word	0x00000400
 800269c:	200041e4 	.word	0x200041e4
 80026a0:	2000b140 	.word	0x2000b140

080026a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026a8:	4b06      	ldr	r3, [pc, #24]	@ (80026c4 <SystemInit+0x20>)
 80026aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ae:	4a05      	ldr	r2, [pc, #20]	@ (80026c4 <SystemInit+0x20>)
 80026b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	f107 0310 	add.w	r3, r7, #16
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002760 <MX_TIM2_Init+0x98>)
 80026e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80026ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002760 <MX_TIM2_Init+0x98>)
 80026f0:	22a9      	movs	r2, #169	@ 0xa9
 80026f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002760 <MX_TIM2_Init+0x98>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80026fa:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <MX_TIM2_Init+0x98>)
 80026fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002700:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002702:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <MX_TIM2_Init+0x98>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002708:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <MX_TIM2_Init+0x98>)
 800270a:	2200      	movs	r2, #0
 800270c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800270e:	4814      	ldr	r0, [pc, #80]	@ (8002760 <MX_TIM2_Init+0x98>)
 8002710:	f004 fb30 	bl	8006d74 <HAL_TIM_Base_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800271a:	f7ff fc85 	bl	8002028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800271e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002722:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002724:	f107 0310 	add.w	r3, r7, #16
 8002728:	4619      	mov	r1, r3
 800272a:	480d      	ldr	r0, [pc, #52]	@ (8002760 <MX_TIM2_Init+0x98>)
 800272c:	f004 fd42 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002736:	f7ff fc77 	bl	8002028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800273a:	2320      	movs	r3, #32
 800273c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002742:	1d3b      	adds	r3, r7, #4
 8002744:	4619      	mov	r1, r3
 8002746:	4806      	ldr	r0, [pc, #24]	@ (8002760 <MX_TIM2_Init+0x98>)
 8002748:	f004 ffc2 	bl	80076d0 <HAL_TIMEx_MasterConfigSynchronization>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002752:	f7ff fc69 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002756:	bf00      	nop
 8002758:	3720      	adds	r7, #32
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200041e8 	.word	0x200041e8

08002764 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002774:	d113      	bne.n	800279e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002776:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <HAL_TIM_Base_MspInit+0x44>)
 8002778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277a:	4a0b      	ldr	r2, [pc, #44]	@ (80027a8 <HAL_TIM_Base_MspInit+0x44>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6593      	str	r3, [r2, #88]	@ 0x58
 8002782:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <HAL_TIM_Base_MspInit+0x44>)
 8002784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800278e:	2200      	movs	r2, #0
 8002790:	2105      	movs	r1, #5
 8002792:	201c      	movs	r0, #28
 8002794:	f000 faf8 	bl	8002d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002798:	201c      	movs	r0, #28
 800279a:	f000 fb0f 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000

080027ac <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80027b0:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027b2:	4a21      	ldr	r2, [pc, #132]	@ (8002838 <MX_LPUART1_UART_Init+0x8c>)
 80027b4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80027b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027b8:	4a20      	ldr	r2, [pc, #128]	@ (800283c <MX_LPUART1_UART_Init+0x90>)
 80027ba:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027be:	2200      	movs	r2, #0
 80027c0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80027c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80027c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80027ce:	4b19      	ldr	r3, [pc, #100]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027d0:	220c      	movs	r2, #12
 80027d2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027d4:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027da:	4b16      	ldr	r3, [pc, #88]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027dc:	2200      	movs	r2, #0
 80027de:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027e0:	4b14      	ldr	r3, [pc, #80]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027e6:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80027ec:	4811      	ldr	r0, [pc, #68]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 80027ee:	f005 f84b 	bl	8007888 <HAL_UART_Init>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80027f8:	f7ff fc16 	bl	8002028 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027fc:	2100      	movs	r1, #0
 80027fe:	480d      	ldr	r0, [pc, #52]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 8002800:	f006 fd5b 	bl	80092ba <HAL_UARTEx_SetTxFifoThreshold>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800280a:	f7ff fc0d 	bl	8002028 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800280e:	2100      	movs	r1, #0
 8002810:	4808      	ldr	r0, [pc, #32]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 8002812:	f006 fd90 	bl	8009336 <HAL_UARTEx_SetRxFifoThreshold>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 800281c:	f7ff fc04 	bl	8002028 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002820:	4804      	ldr	r0, [pc, #16]	@ (8002834 <MX_LPUART1_UART_Init+0x88>)
 8002822:	f006 fd11 	bl	8009248 <HAL_UARTEx_DisableFifoMode>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 800282c:	f7ff fbfc 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002830:	bf00      	nop
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20004234 	.word	0x20004234
 8002838:	40008000 	.word	0x40008000
 800283c:	001e8480 	.word	0x001e8480

08002840 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b09e      	sub	sp, #120	@ 0x78
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002858:	f107 0310 	add.w	r3, r7, #16
 800285c:	2254      	movs	r2, #84	@ 0x54
 800285e:	2100      	movs	r1, #0
 8002860:	4618      	mov	r0, r3
 8002862:	f016 ffed 	bl	8019840 <memset>
  if(uartHandle->Instance==LPUART1)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a4e      	ldr	r2, [pc, #312]	@ (80029a4 <HAL_UART_MspInit+0x164>)
 800286c:	4293      	cmp	r3, r2
 800286e:	f040 8094 	bne.w	800299a <HAL_UART_MspInit+0x15a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002872:	2320      	movs	r3, #32
 8002874:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002876:	2300      	movs	r3, #0
 8002878:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800287a:	f107 0310 	add.w	r3, r7, #16
 800287e:	4618      	mov	r0, r3
 8002880:	f004 f82a 	bl	80068d8 <HAL_RCCEx_PeriphCLKConfig>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800288a:	f7ff fbcd 	bl	8002028 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800288e:	4b46      	ldr	r3, [pc, #280]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	4a45      	ldr	r2, [pc, #276]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800289a:	4b43      	ldr	r3, [pc, #268]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 800289c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a6:	4b40      	ldr	r3, [pc, #256]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	4a3f      	ldr	r2, [pc, #252]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b2:	4b3d      	ldr	r3, [pc, #244]	@ (80029a8 <HAL_UART_MspInit+0x168>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80028be:	230c      	movs	r3, #12
 80028c0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80028ce:	230c      	movs	r3, #12
 80028d0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80028d6:	4619      	mov	r1, r3
 80028d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028dc:	f000 fdc8 	bl	8003470 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 80028e0:	4b32      	ldr	r3, [pc, #200]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 80028e2:	4a33      	ldr	r2, [pc, #204]	@ (80029b0 <HAL_UART_MspInit+0x170>)
 80028e4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80028e6:	4b31      	ldr	r3, [pc, #196]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 80028e8:	2223      	movs	r2, #35	@ 0x23
 80028ea:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ec:	4b2f      	ldr	r3, [pc, #188]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 80028ee:	2210      	movs	r2, #16
 80028f0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028f2:	4b2e      	ldr	r3, [pc, #184]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028f8:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 80028fa:	2280      	movs	r2, #128	@ 0x80
 80028fc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028fe:	4b2b      	ldr	r3, [pc, #172]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 8002900:	2200      	movs	r2, #0
 8002902:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002904:	4b29      	ldr	r3, [pc, #164]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800290a:	4b28      	ldr	r3, [pc, #160]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 800290c:	2200      	movs	r2, #0
 800290e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002910:	4b26      	ldr	r3, [pc, #152]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 8002912:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002916:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8002918:	4824      	ldr	r0, [pc, #144]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 800291a:	f000 fa5d 	bl	8002dd8 <HAL_DMA_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002924:	f7ff fb80 	bl	8002028 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a20      	ldr	r2, [pc, #128]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 800292c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800292e:	4a1f      	ldr	r2, [pc, #124]	@ (80029ac <HAL_UART_MspInit+0x16c>)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 8002934:	4b1f      	ldr	r3, [pc, #124]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002936:	4a20      	ldr	r2, [pc, #128]	@ (80029b8 <HAL_UART_MspInit+0x178>)
 8002938:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800293a:	4b1e      	ldr	r3, [pc, #120]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 800293c:	2222      	movs	r2, #34	@ 0x22
 800293e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002940:	4b1c      	ldr	r3, [pc, #112]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002942:	2200      	movs	r2, #0
 8002944:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002946:	4b1b      	ldr	r3, [pc, #108]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002948:	2200      	movs	r2, #0
 800294a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800294c:	4b19      	ldr	r3, [pc, #100]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 800294e:	2280      	movs	r2, #128	@ 0x80
 8002950:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002952:	4b18      	ldr	r3, [pc, #96]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002954:	2200      	movs	r2, #0
 8002956:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002958:	4b16      	ldr	r3, [pc, #88]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 800295a:	2200      	movs	r2, #0
 800295c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 800295e:	4b15      	ldr	r3, [pc, #84]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002960:	2220      	movs	r2, #32
 8002962:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002964:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002966:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800296a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800296c:	4811      	ldr	r0, [pc, #68]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 800296e:	f000 fa33 	bl	8002dd8 <HAL_DMA_Init>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002978:	f7ff fb56 	bl	8002028 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002984:	4a0b      	ldr	r2, [pc, #44]	@ (80029b4 <HAL_UART_MspInit+0x174>)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 800298a:	2200      	movs	r2, #0
 800298c:	2105      	movs	r1, #5
 800298e:	205b      	movs	r0, #91	@ 0x5b
 8002990:	f000 f9fa 	bl	8002d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002994:	205b      	movs	r0, #91	@ 0x5b
 8002996:	f000 fa11 	bl	8002dbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800299a:	bf00      	nop
 800299c:	3778      	adds	r7, #120	@ 0x78
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40008000 	.word	0x40008000
 80029a8:	40021000 	.word	0x40021000
 80029ac:	200042c8 	.word	0x200042c8
 80029b0:	4002001c 	.word	0x4002001c
 80029b4:	20004328 	.word	0x20004328
 80029b8:	4002006c 	.word	0x4002006c

080029bc <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80029ca:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80029cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029d0:	4904      	ldr	r1, [pc, #16]	@ (80029e4 <cubemx_transport_open+0x28>)
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f005 f828 	bl	8007a28 <HAL_UART_Receive_DMA>
    return true;
 80029d8:	2301      	movs	r3, #1
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20004388 	.word	0x20004388

080029e8 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80029f6:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f005 f861 	bl	8007ac0 <HAL_UART_DMAStop>
    return true;
 80029fe:	2301      	movs	r3, #1
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002a1c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a24:	2b20      	cmp	r3, #32
 8002a26:	d11b      	bne.n	8002a60 <cubemx_transport_write+0x58>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	68b9      	ldr	r1, [r7, #8]
 8002a30:	6978      	ldr	r0, [r7, #20]
 8002a32:	f004 ff79 	bl	8007928 <HAL_UART_Transmit_DMA>
 8002a36:	4603      	mov	r3, r0
 8002a38:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002a3a:	e002      	b.n	8002a42 <cubemx_transport_write+0x3a>
            osDelay(1);
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	f006 fe27 	bl	8009690 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002a42:	7cfb      	ldrb	r3, [r7, #19]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d104      	bne.n	8002a52 <cubemx_transport_write+0x4a>
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	2b20      	cmp	r3, #32
 8002a50:	d1f4      	bne.n	8002a3c <cubemx_transport_write+0x34>
        }

        return (ret == HAL_OK) ? len : 0;
 8002a52:	7cfb      	ldrb	r3, [r7, #19]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <cubemx_transport_write+0x54>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	e002      	b.n	8002a62 <cubemx_transport_write+0x5a>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <cubemx_transport_write+0x5a>
    }else{
        return 0;
 8002a60:	2300      	movs	r3, #0
    }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
 8002a78:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002a80:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a86:	b672      	cpsid	i
}
 8002a88:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002a98:	4a1b      	ldr	r2, [pc, #108]	@ (8002b08 <cubemx_transport_read+0x9c>)
 8002a9a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002a9c:	b662      	cpsie	i
}
 8002a9e:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f006 fdf2 	bl	8009690 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002aac:	4b17      	ldr	r3, [pc, #92]	@ (8002b0c <cubemx_transport_read+0xa0>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <cubemx_transport_read+0x9c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d103      	bne.n	8002ac0 <cubemx_transport_read+0x54>
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	dbe2      	blt.n	8002a86 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002ac4:	e011      	b.n	8002aea <cubemx_transport_read+0x7e>
        buf[wrote] = dma_buffer[dma_head];
 8002ac6:	4b11      	ldr	r3, [pc, #68]	@ (8002b0c <cubemx_transport_read+0xa0>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	440b      	add	r3, r1
 8002ad0:	490f      	ldr	r1, [pc, #60]	@ (8002b10 <cubemx_transport_read+0xa4>)
 8002ad2:	5c8a      	ldrb	r2, [r1, r2]
 8002ad4:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b0c <cubemx_transport_read+0xa0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8002b0c <cubemx_transport_read+0xa0>)
 8002ae2:	6013      	str	r3, [r2, #0]
        wrote++;
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002aea:	4b08      	ldr	r3, [pc, #32]	@ (8002b0c <cubemx_transport_read+0xa0>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <cubemx_transport_read+0x9c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d003      	beq.n	8002afe <cubemx_transport_read+0x92>
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d3e3      	bcc.n	8002ac6 <cubemx_transport_read+0x5a>
    }
    
    return wrote;
 8002afe:	69bb      	ldr	r3, [r7, #24]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3720      	adds	r7, #32
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	20004b8c 	.word	0x20004b8c
 8002b0c:	20004b88 	.word	0x20004b88
 8002b10:	20004388 	.word	0x20004388

08002b14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b14:	480d      	ldr	r0, [pc, #52]	@ (8002b4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b18:	f7ff fdc4 	bl	80026a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b1c:	480c      	ldr	r0, [pc, #48]	@ (8002b50 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b1e:	490d      	ldr	r1, [pc, #52]	@ (8002b54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b20:	4a0d      	ldr	r2, [pc, #52]	@ (8002b58 <LoopForever+0xe>)
  movs r3, #0
 8002b22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b24:	e002      	b.n	8002b2c <LoopCopyDataInit>

08002b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b2a:	3304      	adds	r3, #4

08002b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b30:	d3f9      	bcc.n	8002b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b34:	4c0a      	ldr	r4, [pc, #40]	@ (8002b60 <LoopForever+0x16>)
  movs r3, #0
 8002b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b38:	e001      	b.n	8002b3e <LoopFillZerobss>

08002b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b3c:	3204      	adds	r2, #4

08002b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b40:	d3fb      	bcc.n	8002b3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b42:	f016 ff17 	bl	8019974 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b46:	f7fe ffd5 	bl	8001af4 <main>

08002b4a <LoopForever>:

LoopForever:
    b LoopForever
 8002b4a:	e7fe      	b.n	8002b4a <LoopForever>
  ldr   r0, =_estack
 8002b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b54:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 8002b58:	0801b4c4 	.word	0x0801b4c4
  ldr r2, =_sbss
 8002b5c:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 8002b60:	2000b140 	.word	0x2000b140

08002b64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b64:	e7fe      	b.n	8002b64 <ADC1_2_IRQHandler>

08002b66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b70:	2003      	movs	r0, #3
 8002b72:	f000 f8fe 	bl	8002d72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b76:	200f      	movs	r0, #15
 8002b78:	f7ff fbec 	bl	8002354 <HAL_InitTick>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	71fb      	strb	r3, [r7, #7]
 8002b86:	e001      	b.n	8002b8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b88:	f7ff fbba 	bl	8002300 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b8c:	79fb      	ldrb	r3, [r7, #7]

}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b9c:	4b05      	ldr	r3, [pc, #20]	@ (8002bb4 <HAL_IncTick+0x1c>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <HAL_IncTick+0x20>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a03      	ldr	r2, [pc, #12]	@ (8002bb4 <HAL_IncTick+0x1c>)
 8002ba8:	6013      	str	r3, [r2, #0]
}
 8002baa:	bf00      	nop
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	20004b90 	.word	0x20004b90
 8002bb8:	20000028 	.word	0x20000028

08002bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc0:	4b03      	ldr	r3, [pc, #12]	@ (8002bd0 <HAL_GetTick+0x14>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20004b90 	.word	0x20004b90

08002bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bdc:	f7ff ffee 	bl	8002bbc <HAL_GetTick>
 8002be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bec:	d004      	beq.n	8002bf8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_Delay+0x40>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bf8:	bf00      	nop
 8002bfa:	f7ff ffdf 	bl	8002bbc <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d8f7      	bhi.n	8002bfa <HAL_Delay+0x26>
  {
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000028 	.word	0x20000028

08002c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c28:	4b0c      	ldr	r3, [pc, #48]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x44>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c34:	4013      	ands	r3, r2
 8002c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4a:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x44>)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	60d3      	str	r3, [r2, #12]
}
 8002c50:	bf00      	nop
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c64:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <__NVIC_GetPriorityGrouping+0x18>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	0a1b      	lsrs	r3, r3, #8
 8002c6a:	f003 0307 	and.w	r3, r3, #7
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	db0b      	blt.n	8002ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	f003 021f 	and.w	r2, r3, #31
 8002c94:	4907      	ldr	r1, [pc, #28]	@ (8002cb4 <__NVIC_EnableIRQ+0x38>)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	095b      	lsrs	r3, r3, #5
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	e000e100 	.word	0xe000e100

08002cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	6039      	str	r1, [r7, #0]
 8002cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	db0a      	blt.n	8002ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	490c      	ldr	r1, [pc, #48]	@ (8002d04 <__NVIC_SetPriority+0x4c>)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	0112      	lsls	r2, r2, #4
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	440b      	add	r3, r1
 8002cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce0:	e00a      	b.n	8002cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	4908      	ldr	r1, [pc, #32]	@ (8002d08 <__NVIC_SetPriority+0x50>)
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	3b04      	subs	r3, #4
 8002cf0:	0112      	lsls	r2, r2, #4
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	761a      	strb	r2, [r3, #24]
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000e100 	.word	0xe000e100
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	@ 0x24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	f1c3 0307 	rsb	r3, r3, #7
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	bf28      	it	cs
 8002d2a:	2304      	movcs	r3, #4
 8002d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3304      	adds	r3, #4
 8002d32:	2b06      	cmp	r3, #6
 8002d34:	d902      	bls.n	8002d3c <NVIC_EncodePriority+0x30>
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3b03      	subs	r3, #3
 8002d3a:	e000      	b.n	8002d3e <NVIC_EncodePriority+0x32>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	401a      	ands	r2, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	43d9      	mvns	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	4313      	orrs	r3, r2
         );
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3724      	adds	r7, #36	@ 0x24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff ff4c 	bl	8002c18 <__NVIC_SetPriorityGrouping>
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d96:	f7ff ff63 	bl	8002c60 <__NVIC_GetPriorityGrouping>
 8002d9a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	68b9      	ldr	r1, [r7, #8]
 8002da0:	6978      	ldr	r0, [r7, #20]
 8002da2:	f7ff ffb3 	bl	8002d0c <NVIC_EncodePriority>
 8002da6:	4602      	mov	r2, r0
 8002da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dac:	4611      	mov	r1, r2
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff ff82 	bl	8002cb8 <__NVIC_SetPriority>
}
 8002db4:	bf00      	nop
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff56 	bl	8002c7c <__NVIC_EnableIRQ>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e08d      	b.n	8002f06 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	4b47      	ldr	r3, [pc, #284]	@ (8002f10 <HAL_DMA_Init+0x138>)
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d80f      	bhi.n	8002e16 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4b45      	ldr	r3, [pc, #276]	@ (8002f14 <HAL_DMA_Init+0x13c>)
 8002dfe:	4413      	add	r3, r2
 8002e00:	4a45      	ldr	r2, [pc, #276]	@ (8002f18 <HAL_DMA_Init+0x140>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	091b      	lsrs	r3, r3, #4
 8002e08:	009a      	lsls	r2, r3, #2
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a42      	ldr	r2, [pc, #264]	@ (8002f1c <HAL_DMA_Init+0x144>)
 8002e12:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e14:	e00e      	b.n	8002e34 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	4b40      	ldr	r3, [pc, #256]	@ (8002f20 <HAL_DMA_Init+0x148>)
 8002e1e:	4413      	add	r3, r2
 8002e20:	4a3d      	ldr	r2, [pc, #244]	@ (8002f18 <HAL_DMA_Init+0x140>)
 8002e22:	fba2 2303 	umull	r2, r3, r2, r3
 8002e26:	091b      	lsrs	r3, r3, #4
 8002e28:	009a      	lsls	r2, r3, #2
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a3c      	ldr	r2, [pc, #240]	@ (8002f24 <HAL_DMA_Init+0x14c>)
 8002e32:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e4e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002e58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 fa90 	bl	80033ac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e94:	d102      	bne.n	8002e9c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002eb0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d010      	beq.n	8002edc <HAL_DMA_Init+0x104>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d80c      	bhi.n	8002edc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fab0 	bl	8003428 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ed8:	605a      	str	r2, [r3, #4]
 8002eda:	e008      	b.n	8002eee <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40020407 	.word	0x40020407
 8002f14:	bffdfff8 	.word	0xbffdfff8
 8002f18:	cccccccd 	.word	0xcccccccd
 8002f1c:	40020000 	.word	0x40020000
 8002f20:	bffdfbf8 	.word	0xbffdfbf8
 8002f24:	40020400 	.word	0x40020400

08002f28 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f36:	2300      	movs	r3, #0
 8002f38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_DMA_Start_IT+0x20>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e066      	b.n	8003016 <HAL_DMA_Start_IT+0xee>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d155      	bne.n	8003008 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0201 	bic.w	r2, r2, #1
 8002f78:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	68b9      	ldr	r1, [r7, #8]
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 f9d5 	bl	8003330 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d008      	beq.n	8002fa0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f042 020e 	orr.w	r2, r2, #14
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	e00f      	b.n	8002fc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0204 	bic.w	r2, r2, #4
 8002fae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 020a 	orr.w	r2, r2, #10
 8002fbe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fdc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d007      	beq.n	8002ff6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ff4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0201 	orr.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	e005      	b.n	8003014 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003010:	2302      	movs	r3, #2
 8003012:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003014:	7dfb      	ldrb	r3, [r7, #23]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800301e:	b480      	push	{r7}
 8003020:	b085      	sub	sp, #20
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d005      	beq.n	8003042 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2204      	movs	r2, #4
 800303a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
 8003040:	e037      	b.n	80030b2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f022 020e 	bic.w	r2, r2, #14
 8003050:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800305c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003060:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003076:	f003 021f 	and.w	r2, r3, #31
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2101      	movs	r1, #1
 8003080:	fa01 f202 	lsl.w	r2, r1, r2
 8003084:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800308e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00c      	beq.n	80030b2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030a6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030b0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030d8:	2300      	movs	r3, #0
 80030da:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d00d      	beq.n	8003104 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2204      	movs	r2, #4
 80030ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	73fb      	strb	r3, [r7, #15]
 8003102:	e047      	b.n	8003194 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 020e 	bic.w	r2, r2, #14
 8003112:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0201 	bic.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003132:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	f003 021f 	and.w	r2, r3, #31
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	2101      	movs	r1, #1
 8003142:	fa01 f202 	lsl.w	r2, r1, r2
 8003146:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003150:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00c      	beq.n	8003174 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003164:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003168:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003172:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
    }
  }
  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b084      	sub	sp, #16
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	f003 031f 	and.w	r3, r3, #31
 80031be:	2204      	movs	r2, #4
 80031c0:	409a      	lsls	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	4013      	ands	r3, r2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d026      	beq.n	8003218 <HAL_DMA_IRQHandler+0x7a>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d021      	beq.n	8003218 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d107      	bne.n	80031f2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0204 	bic.w	r2, r2, #4
 80031f0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	f003 021f 	and.w	r2, r3, #31
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	2104      	movs	r1, #4
 8003200:	fa01 f202 	lsl.w	r2, r1, r2
 8003204:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	2b00      	cmp	r3, #0
 800320c:	d071      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003216:	e06c      	b.n	80032f2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	2202      	movs	r2, #2
 8003222:	409a      	lsls	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4013      	ands	r3, r2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d02e      	beq.n	800328a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d029      	beq.n	800328a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0320 	and.w	r3, r3, #32
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10b      	bne.n	800325c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 020a 	bic.w	r2, r2, #10
 8003252:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003260:	f003 021f 	and.w	r2, r3, #31
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003268:	2102      	movs	r1, #2
 800326a:	fa01 f202 	lsl.w	r2, r1, r2
 800326e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800327c:	2b00      	cmp	r3, #0
 800327e:	d038      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003288:	e033      	b.n	80032f2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	2208      	movs	r2, #8
 8003294:	409a      	lsls	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	4013      	ands	r3, r2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d02a      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d025      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 020e 	bic.w	r2, r2, #14
 80032b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032bc:	f003 021f 	and.w	r2, r3, #31
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c4:	2101      	movs	r1, #1
 80032c6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d004      	beq.n	80032f4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80032f2:	bf00      	nop
 80032f4:	bf00      	nop
}
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800330a:	b2db      	uxtb	r3, r3
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003324:	4618      	mov	r0, r3
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003346:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334c:	2b00      	cmp	r3, #0
 800334e:	d004      	beq.n	800335a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003358:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335e:	f003 021f 	and.w	r2, r3, #31
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	2101      	movs	r1, #1
 8003368:	fa01 f202 	lsl.w	r2, r1, r2
 800336c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b10      	cmp	r3, #16
 800337c:	d108      	bne.n	8003390 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800338e:	e007      	b.n	80033a0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	60da      	str	r2, [r3, #12]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b087      	sub	sp, #28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	4b16      	ldr	r3, [pc, #88]	@ (8003414 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80033bc:	429a      	cmp	r2, r3
 80033be:	d802      	bhi.n	80033c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80033c0:	4b15      	ldr	r3, [pc, #84]	@ (8003418 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	e001      	b.n	80033ca <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80033c6:	4b15      	ldr	r3, [pc, #84]	@ (800341c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80033c8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	3b08      	subs	r3, #8
 80033d6:	4a12      	ldr	r2, [pc, #72]	@ (8003420 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80033d8:	fba2 2303 	umull	r2, r3, r2, r3
 80033dc:	091b      	lsrs	r3, r3, #4
 80033de:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e4:	089b      	lsrs	r3, r3, #2
 80033e6:	009a      	lsls	r2, r3, #2
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4413      	add	r3, r2
 80033ec:	461a      	mov	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003424 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80033f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f003 031f 	and.w	r3, r3, #31
 80033fe:	2201      	movs	r2, #1
 8003400:	409a      	lsls	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	40020407 	.word	0x40020407
 8003418:	40020800 	.word	0x40020800
 800341c:	40020820 	.word	0x40020820
 8003420:	cccccccd 	.word	0xcccccccd
 8003424:	40020880 	.word	0x40020880

08003428 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4b0b      	ldr	r3, [pc, #44]	@ (8003468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	461a      	mov	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a08      	ldr	r2, [pc, #32]	@ (800346c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800344a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	3b01      	subs	r3, #1
 8003450:	f003 031f 	and.w	r3, r3, #31
 8003454:	2201      	movs	r2, #1
 8003456:	409a      	lsls	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800345c:	bf00      	nop
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	1000823f 	.word	0x1000823f
 800346c:	40020940 	.word	0x40020940

08003470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003470:	b480      	push	{r7}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800347a:	2300      	movs	r3, #0
 800347c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800347e:	e15a      	b.n	8003736 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	2101      	movs	r1, #1
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	4013      	ands	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 814c 	beq.w	8003730 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d005      	beq.n	80034b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d130      	bne.n	8003512 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	2203      	movs	r2, #3
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4013      	ands	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034e6:	2201      	movs	r2, #1
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4013      	ands	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	091b      	lsrs	r3, r3, #4
 80034fc:	f003 0201 	and.w	r2, r3, #1
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	fa02 f303 	lsl.w	r3, r2, r3
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	2b03      	cmp	r3, #3
 800351c:	d017      	beq.n	800354e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	2203      	movs	r2, #3
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43db      	mvns	r3, r3
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4013      	ands	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	689a      	ldr	r2, [r3, #8]
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d123      	bne.n	80035a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	08da      	lsrs	r2, r3, #3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	3208      	adds	r2, #8
 8003562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003566:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	220f      	movs	r2, #15
 8003572:	fa02 f303 	lsl.w	r3, r2, r3
 8003576:	43db      	mvns	r3, r3
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4013      	ands	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	08da      	lsrs	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3208      	adds	r2, #8
 800359c:	6939      	ldr	r1, [r7, #16]
 800359e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	2203      	movs	r2, #3
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	4013      	ands	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 0203 	and.w	r2, r3, #3
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 80a6 	beq.w	8003730 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e4:	4b5b      	ldr	r3, [pc, #364]	@ (8003754 <HAL_GPIO_Init+0x2e4>)
 80035e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e8:	4a5a      	ldr	r2, [pc, #360]	@ (8003754 <HAL_GPIO_Init+0x2e4>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80035f0:	4b58      	ldr	r3, [pc, #352]	@ (8003754 <HAL_GPIO_Init+0x2e4>)
 80035f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	60bb      	str	r3, [r7, #8]
 80035fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035fc:	4a56      	ldr	r2, [pc, #344]	@ (8003758 <HAL_GPIO_Init+0x2e8>)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	089b      	lsrs	r3, r3, #2
 8003602:	3302      	adds	r3, #2
 8003604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	220f      	movs	r2, #15
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	43db      	mvns	r3, r3
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	4013      	ands	r3, r2
 800361e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003626:	d01f      	beq.n	8003668 <HAL_GPIO_Init+0x1f8>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a4c      	ldr	r2, [pc, #304]	@ (800375c <HAL_GPIO_Init+0x2ec>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d019      	beq.n	8003664 <HAL_GPIO_Init+0x1f4>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a4b      	ldr	r2, [pc, #300]	@ (8003760 <HAL_GPIO_Init+0x2f0>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d013      	beq.n	8003660 <HAL_GPIO_Init+0x1f0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4a4a      	ldr	r2, [pc, #296]	@ (8003764 <HAL_GPIO_Init+0x2f4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d00d      	beq.n	800365c <HAL_GPIO_Init+0x1ec>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a49      	ldr	r2, [pc, #292]	@ (8003768 <HAL_GPIO_Init+0x2f8>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d007      	beq.n	8003658 <HAL_GPIO_Init+0x1e8>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a48      	ldr	r2, [pc, #288]	@ (800376c <HAL_GPIO_Init+0x2fc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d101      	bne.n	8003654 <HAL_GPIO_Init+0x1e4>
 8003650:	2305      	movs	r3, #5
 8003652:	e00a      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 8003654:	2306      	movs	r3, #6
 8003656:	e008      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 8003658:	2304      	movs	r3, #4
 800365a:	e006      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 800365c:	2303      	movs	r3, #3
 800365e:	e004      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 8003660:	2302      	movs	r3, #2
 8003662:	e002      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 8003664:	2301      	movs	r3, #1
 8003666:	e000      	b.n	800366a <HAL_GPIO_Init+0x1fa>
 8003668:	2300      	movs	r3, #0
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	f002 0203 	and.w	r2, r2, #3
 8003670:	0092      	lsls	r2, r2, #2
 8003672:	4093      	lsls	r3, r2
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	4313      	orrs	r3, r2
 8003678:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800367a:	4937      	ldr	r1, [pc, #220]	@ (8003758 <HAL_GPIO_Init+0x2e8>)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	089b      	lsrs	r3, r3, #2
 8003680:	3302      	adds	r3, #2
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003688:	4b39      	ldr	r3, [pc, #228]	@ (8003770 <HAL_GPIO_Init+0x300>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	43db      	mvns	r3, r3
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	4013      	ands	r3, r2
 8003696:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036ac:	4a30      	ldr	r2, [pc, #192]	@ (8003770 <HAL_GPIO_Init+0x300>)
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003770 <HAL_GPIO_Init+0x300>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	43db      	mvns	r3, r3
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4013      	ands	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036d6:	4a26      	ldr	r2, [pc, #152]	@ (8003770 <HAL_GPIO_Init+0x300>)
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80036dc:	4b24      	ldr	r3, [pc, #144]	@ (8003770 <HAL_GPIO_Init+0x300>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4013      	ands	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003700:	4a1b      	ldr	r2, [pc, #108]	@ (8003770 <HAL_GPIO_Init+0x300>)
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003706:	4b1a      	ldr	r3, [pc, #104]	@ (8003770 <HAL_GPIO_Init+0x300>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	43db      	mvns	r3, r3
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800372a:	4a11      	ldr	r2, [pc, #68]	@ (8003770 <HAL_GPIO_Init+0x300>)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	3301      	adds	r3, #1
 8003734:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	f47f ae9d 	bne.w	8003480 <HAL_GPIO_Init+0x10>
  }
}
 8003746:	bf00      	nop
 8003748:	bf00      	nop
 800374a:	371c      	adds	r7, #28
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	40021000 	.word	0x40021000
 8003758:	40010000 	.word	0x40010000
 800375c:	48000400 	.word	0x48000400
 8003760:	48000800 	.word	0x48000800
 8003764:	48000c00 	.word	0x48000c00
 8003768:	48001000 	.word	0x48001000
 800376c:	48001400 	.word	0x48001400
 8003770:	40010400 	.word	0x40010400

08003774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	807b      	strh	r3, [r7, #2]
 8003780:	4613      	mov	r3, r2
 8003782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003784:	787b      	ldrb	r3, [r7, #1]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003790:	e002      	b.n	8003798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037b6:	887a      	ldrh	r2, [r7, #2]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4013      	ands	r3, r2
 80037bc:	041a      	lsls	r2, r3, #16
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	43d9      	mvns	r1, r3
 80037c2:	887b      	ldrh	r3, [r7, #2]
 80037c4:	400b      	ands	r3, r1
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	619a      	str	r2, [r3, #24]
}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e08d      	b.n	8003906 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d106      	bne.n	8003804 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7fe f896 	bl	8001930 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2224      	movs	r2, #36	@ 0x24
 8003808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0201 	bic.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003828:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003838:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d107      	bne.n	8003852 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	e006      	b.n	8003860 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800385e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	2b02      	cmp	r3, #2
 8003866:	d108      	bne.n	800387a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	e007      	b.n	800388a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003888:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800389c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691a      	ldr	r2, [r3, #16]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	430a      	orrs	r2, r1
 80038c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	69d9      	ldr	r1, [r3, #28]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a1a      	ldr	r2, [r3, #32]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 0201 	orr.w	r2, r2, #1
 80038e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af02      	add	r7, sp, #8
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	4608      	mov	r0, r1
 800391a:	4611      	mov	r1, r2
 800391c:	461a      	mov	r2, r3
 800391e:	4603      	mov	r3, r0
 8003920:	817b      	strh	r3, [r7, #10]
 8003922:	460b      	mov	r3, r1
 8003924:	813b      	strh	r3, [r7, #8]
 8003926:	4613      	mov	r3, r2
 8003928:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b20      	cmp	r3, #32
 8003934:	f040 80f9 	bne.w	8003b2a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <HAL_I2C_Mem_Write+0x34>
 800393e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800394a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0ed      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_I2C_Mem_Write+0x4e>
 800395a:	2302      	movs	r3, #2
 800395c:	e0e6      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003966:	f7ff f929 	bl	8002bbc <HAL_GetTick>
 800396a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	2319      	movs	r3, #25
 8003972:	2201      	movs	r2, #1
 8003974:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f001 fdcc 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0d1      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2221      	movs	r2, #33	@ 0x21
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2240      	movs	r2, #64	@ 0x40
 8003994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6a3a      	ldr	r2, [r7, #32]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80039a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039b0:	88f8      	ldrh	r0, [r7, #6]
 80039b2:	893a      	ldrh	r2, [r7, #8]
 80039b4:	8979      	ldrh	r1, [r7, #10]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	9301      	str	r3, [sp, #4]
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	4603      	mov	r3, r0
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 ff9b 	bl	80048fc <I2C_RequestMemoryWrite>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0a9      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2bff      	cmp	r3, #255	@ 0xff
 80039e0:	d90e      	bls.n	8003a00 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	22ff      	movs	r2, #255	@ 0xff
 80039e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	8979      	ldrh	r1, [r7, #10]
 80039f0:	2300      	movs	r3, #0
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f001 ff4f 	bl	800589c <I2C_TransferConfig>
 80039fe:	e00f      	b.n	8003a20 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	8979      	ldrh	r1, [r7, #10]
 8003a12:	2300      	movs	r3, #0
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f001 ff3e 	bl	800589c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f001 fdcf 	bl	80055c8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e07b      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	781a      	ldrb	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d034      	beq.n	8003ad8 <HAL_I2C_Mem_Write+0x1c8>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d130      	bne.n	8003ad8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	2180      	movs	r1, #128	@ 0x80
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f001 fd48 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e04d      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2bff      	cmp	r3, #255	@ 0xff
 8003a98:	d90e      	bls.n	8003ab8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	22ff      	movs	r2, #255	@ 0xff
 8003a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	8979      	ldrh	r1, [r7, #10]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f001 fef3 	bl	800589c <I2C_TransferConfig>
 8003ab6:	e00f      	b.n	8003ad8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	8979      	ldrh	r1, [r7, #10]
 8003aca:	2300      	movs	r3, #0
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f001 fee2 	bl	800589c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d19e      	bne.n	8003a20 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f001 fdb5 	bl	8005656 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e01a      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2220      	movs	r2, #32
 8003afc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6859      	ldr	r1, [r3, #4]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <HAL_I2C_Mem_Write+0x224>)
 8003b0a:	400b      	ands	r3, r1
 8003b0c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	e000      	b.n	8003b2c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003b2a:	2302      	movs	r3, #2
  }
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	fe00e800 	.word	0xfe00e800

08003b38 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	4608      	mov	r0, r1
 8003b42:	4611      	mov	r1, r2
 8003b44:	461a      	mov	r2, r3
 8003b46:	4603      	mov	r3, r0
 8003b48:	817b      	strh	r3, [r7, #10]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	813b      	strh	r3, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	f040 80fd 	bne.w	8003d5a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_I2C_Mem_Read+0x34>
 8003b66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d105      	bne.n	8003b78 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b72:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0f1      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <HAL_I2C_Mem_Read+0x4e>
 8003b82:	2302      	movs	r3, #2
 8003b84:	e0ea      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b8e:	f7ff f815 	bl	8002bbc <HAL_GetTick>
 8003b92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	2319      	movs	r3, #25
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f001 fcb8 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0d5      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2222      	movs	r2, #34	@ 0x22
 8003bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2240      	movs	r2, #64	@ 0x40
 8003bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003bd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bd8:	88f8      	ldrh	r0, [r7, #6]
 8003bda:	893a      	ldrh	r2, [r7, #8]
 8003bdc:	8979      	ldrh	r1, [r7, #10]
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	9301      	str	r3, [sp, #4]
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	4603      	mov	r3, r0
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 fedb 	bl	80049a4 <I2C_RequestMemoryRead>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e0ad      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2bff      	cmp	r3, #255	@ 0xff
 8003c08:	d90e      	bls.n	8003c28 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	22ff      	movs	r2, #255	@ 0xff
 8003c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	8979      	ldrh	r1, [r7, #10]
 8003c18:	4b52      	ldr	r3, [pc, #328]	@ (8003d64 <HAL_I2C_Mem_Read+0x22c>)
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f001 fe3b 	bl	800589c <I2C_TransferConfig>
 8003c26:	e00f      	b.n	8003c48 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	8979      	ldrh	r1, [r7, #10]
 8003c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d64 <HAL_I2C_Mem_Read+0x22c>)
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f001 fe2a 	bl	800589c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4e:	2200      	movs	r2, #0
 8003c50:	2104      	movs	r1, #4
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f001 fc5f 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e07c      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d034      	beq.n	8003d08 <HAL_I2C_Mem_Read+0x1d0>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d130      	bne.n	8003d08 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cac:	2200      	movs	r2, #0
 8003cae:	2180      	movs	r1, #128	@ 0x80
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f001 fc30 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e04d      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2bff      	cmp	r3, #255	@ 0xff
 8003cc8:	d90e      	bls.n	8003ce8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	22ff      	movs	r2, #255	@ 0xff
 8003cce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	8979      	ldrh	r1, [r7, #10]
 8003cd8:	2300      	movs	r3, #0
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f001 fddb 	bl	800589c <I2C_TransferConfig>
 8003ce6:	e00f      	b.n	8003d08 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	8979      	ldrh	r1, [r7, #10]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f001 fdca 	bl	800589c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d19a      	bne.n	8003c48 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f001 fc9d 	bl	8005656 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e01a      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6859      	ldr	r1, [r3, #4]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b0b      	ldr	r3, [pc, #44]	@ (8003d68 <HAL_I2C_Mem_Read+0x230>)
 8003d3a:	400b      	ands	r3, r1
 8003d3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2220      	movs	r2, #32
 8003d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d56:	2300      	movs	r3, #0
 8003d58:	e000      	b.n	8003d5c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003d5a:	2302      	movs	r3, #2
  }
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	80002400 	.word	0x80002400
 8003d68:	fe00e800 	.word	0xfe00e800

08003d6c <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af02      	add	r7, sp, #8
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	4608      	mov	r0, r1
 8003d76:	4611      	mov	r1, r2
 8003d78:	461a      	mov	r2, r3
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	817b      	strh	r3, [r7, #10]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	813b      	strh	r3, [r7, #8]
 8003d82:	4613      	mov	r3, r2
 8003d84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b20      	cmp	r3, #32
 8003d90:	f040 80c2 	bne.w	8003f18 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d002      	beq.n	8003da0 <HAL_I2C_Mem_Read_DMA+0x34>
 8003d9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d105      	bne.n	8003dac <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003da6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e0b6      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003db6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dba:	d101      	bne.n	8003dc0 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e0ac      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d101      	bne.n	8003dce <HAL_I2C_Mem_Read_DMA+0x62>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e0a5      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2222      	movs	r2, #34	@ 0x22
 8003dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2240      	movs	r2, #64	@ 0x40
 8003de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a3a      	ldr	r2, [r7, #32]
 8003df0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4a4a      	ldr	r2, [pc, #296]	@ (8003f24 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8003dfc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	4a49      	ldr	r2, [pc, #292]	@ (8003f28 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8003e02:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8003e04:	897a      	ldrh	r2, [r7, #10]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2bff      	cmp	r3, #255	@ 0xff
 8003e12:	d903      	bls.n	8003e1c <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	22ff      	movs	r2, #255	@ 0xff
 8003e18:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003e1a:	e004      	b.n	8003e26 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e26:	88fb      	ldrh	r3, [r7, #6]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d109      	bne.n	8003e40 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e2c:	893b      	ldrh	r3, [r7, #8]
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e3c:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e3e:	e00b      	b.n	8003e58 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003e40:	893b      	ldrh	r3, [r7, #8]
 8003e42:	0a1b      	lsrs	r3, r3, #8
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8003e4e:	893b      	ldrh	r3, [r7, #8]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d020      	beq.n	8003ea2 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e64:	4a31      	ldr	r2, [pc, #196]	@ (8003f2c <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8003e66:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e6c:	4a30      	ldr	r2, [pc, #192]	@ (8003f30 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8003e6e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3324      	adds	r3, #36	@ 0x24
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003e92:	f7ff f849 	bl	8002f28 <HAL_DMA_Start_IT>
 8003e96:	4603      	mov	r3, r0
 8003e98:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8003e9a:	7dfb      	ldrb	r3, [r7, #23]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d127      	bne.n	8003ef0 <HAL_I2C_Mem_Read_DMA+0x184>
 8003ea0:	e013      	b.n	8003eca <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e027      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	8979      	ldrh	r1, [r7, #10]
 8003ed0:	4b18      	ldr	r3, [pc, #96]	@ (8003f34 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f001 fce0 	bl	800589c <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f001 fd0a 	bl	8005900 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	e014      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f04:	f043 0210 	orr.w	r2, r3, #16
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8003f18:	2302      	movs	r3, #2
  }
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	ffff0000 	.word	0xffff0000
 8003f28:	080044d9 	.word	0x080044d9
 8003f2c:	08005417 	.word	0x08005417
 8003f30:	080054ad 	.word	0x080054ad
 8003f34:	80002000 	.word	0x80002000

08003f38 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	68f9      	ldr	r1, [r7, #12]
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
  }
}
 8003f64:	bf00      	nop
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	0a1b      	lsrs	r3, r3, #8
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d010      	beq.n	8003fb2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	09db      	lsrs	r3, r3, #7
 8003f94:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00a      	beq.n	8003fb2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa0:	f043 0201 	orr.w	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fb0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	0a9b      	lsrs	r3, r3, #10
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	09db      	lsrs	r3, r3, #7
 8003fc2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00a      	beq.n	8003fe0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fce:	f043 0208 	orr.w	r2, r3, #8
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003fde:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	0a5b      	lsrs	r3, r3, #9
 8003fe4:	f003 0301 	and.w	r3, r3, #1
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d010      	beq.n	800400e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	09db      	lsrs	r3, r3, #7
 8003ff0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00a      	beq.n	800400e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffc:	f043 0202 	orr.w	r2, r3, #2
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800400c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004012:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 030b 	and.w	r3, r3, #11
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800401e:	68f9      	ldr	r1, [r7, #12]
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f001 f8bd 	bl	80051a0 <I2C_ITError>
  }
}
 8004026:	bf00      	nop
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800402e:	b480      	push	{r7}
 8004030:	b083      	sub	sp, #12
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004042:	b480      	push	{r7}
 8004044:	b083      	sub	sp, #12
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800405e:	bf00      	nop
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr

0800406a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800406a:	b480      	push	{r7}
 800406c:	b083      	sub	sp, #12
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr

0800407e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	460b      	mov	r3, r1
 8004088:	70fb      	strb	r3, [r7, #3]
 800408a:	4613      	mov	r3, r2
 800408c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80040b6:	bf00      	nop
 80040b8:	370c      	adds	r7, #12
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b086      	sub	sp, #24
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	60f8      	str	r0, [r7, #12]
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004106:	2b01      	cmp	r3, #1
 8004108:	d101      	bne.n	800410e <I2C_Slave_ISR_IT+0x24>
 800410a:	2302      	movs	r3, #2
 800410c:	e0ed      	b.n	80042ea <I2C_Slave_ISR_IT+0x200>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800412a:	2b00      	cmp	r3, #0
 800412c:	d004      	beq.n	8004138 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800412e:	6939      	ldr	r1, [r7, #16]
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 fe75 	bl	8004e20 <I2C_ITSlaveCplt>
 8004136:	e0d3      	b.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d04d      	beq.n	80041e0 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	091b      	lsrs	r3, r3, #4
 8004148:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800414c:	2b00      	cmp	r3, #0
 800414e:	d047      	beq.n	80041e0 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d128      	bne.n	80041ac <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b28      	cmp	r3, #40	@ 0x28
 8004164:	d108      	bne.n	8004178 <I2C_Slave_ISR_IT+0x8e>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800416c:	d104      	bne.n	8004178 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800416e:	6939      	ldr	r1, [r7, #16]
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 ffbf 	bl	80050f4 <I2C_ITListenCplt>
 8004176:	e032      	b.n	80041de <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b29      	cmp	r3, #41	@ 0x29
 8004182:	d10e      	bne.n	80041a2 <I2C_Slave_ISR_IT+0xb8>
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800418a:	d00a      	beq.n	80041a2 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2210      	movs	r2, #16
 8004192:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f001 f91a 	bl	80053ce <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 fd17 	bl	8004bce <I2C_ITSlaveSeqCplt>
 80041a0:	e01d      	b.n	80041de <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2210      	movs	r2, #16
 80041a8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80041aa:	e096      	b.n	80042da <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2210      	movs	r2, #16
 80041b2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b8:	f043 0204 	orr.w	r2, r3, #4
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d004      	beq.n	80041d0 <I2C_Slave_ISR_IT+0xe6>
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041cc:	f040 8085 	bne.w	80042da <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d4:	4619      	mov	r1, r3
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 ffe2 	bl	80051a0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80041dc:	e07d      	b.n	80042da <I2C_Slave_ISR_IT+0x1f0>
 80041de:	e07c      	b.n	80042da <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	089b      	lsrs	r3, r3, #2
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d030      	beq.n	800424e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	089b      	lsrs	r3, r3, #2
 80041f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d02a      	beq.n	800424e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d018      	beq.n	8004234 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004238:	b29b      	uxth	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d14f      	bne.n	80042de <I2C_Slave_ISR_IT+0x1f4>
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004244:	d04b      	beq.n	80042de <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 fcc1 	bl	8004bce <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800424c:	e047      	b.n	80042de <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	08db      	lsrs	r3, r3, #3
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00a      	beq.n	8004270 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	08db      	lsrs	r3, r3, #3
 800425e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004262:	2b00      	cmp	r3, #0
 8004264:	d004      	beq.n	8004270 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004266:	6939      	ldr	r1, [r7, #16]
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fbef 	bl	8004a4c <I2C_ITAddrCplt>
 800426e:	e037      	b.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	085b      	lsrs	r3, r3, #1
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d031      	beq.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	085b      	lsrs	r3, r3, #1
 8004280:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004284:	2b00      	cmp	r3, #0
 8004286:	d02b      	beq.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428c:	b29b      	uxth	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d018      	beq.n	80042c4 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80042c2:	e00d      	b.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ca:	d002      	beq.n	80042d2 <I2C_Slave_ISR_IT+0x1e8>
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d106      	bne.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 fc7b 	bl	8004bce <I2C_ITSlaveSeqCplt>
 80042d8:	e002      	b.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80042da:	bf00      	nop
 80042dc:	e000      	b.n	80042e0 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80042de:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b088      	sub	sp, #32
 80042f6:	af02      	add	r7, sp, #8
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <I2C_Master_ISR_DMA+0x1a>
 8004308:	2302      	movs	r3, #2
 800430a:	e0e1      	b.n	80044d0 <I2C_Master_ISR_DMA+0x1de>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	091b      	lsrs	r3, r3, #4
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d017      	beq.n	8004350 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	091b      	lsrs	r3, r3, #4
 8004324:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004328:	2b00      	cmp	r3, #0
 800432a:	d011      	beq.n	8004350 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2210      	movs	r2, #16
 8004332:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004338:	f043 0204 	orr.w	r2, r3, #4
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004340:	2120      	movs	r1, #32
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f001 fadc 	bl	8005900 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f001 f840 	bl	80053ce <I2C_Flush_TXDR>
 800434e:	e0ba      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	09db      	lsrs	r3, r3, #7
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	2b00      	cmp	r3, #0
 800435a:	d072      	beq.n	8004442 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	099b      	lsrs	r3, r3, #6
 8004360:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004364:	2b00      	cmp	r3, #0
 8004366:	d06c      	beq.n	8004442 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004376:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d04e      	beq.n	8004420 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	b29b      	uxth	r3, r3
 800438a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800438e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004394:	b29b      	uxth	r3, r3
 8004396:	2bff      	cmp	r3, #255	@ 0xff
 8004398:	d906      	bls.n	80043a8 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	22ff      	movs	r2, #255	@ 0xff
 800439e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80043a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	e010      	b.n	80043ca <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043ba:	d003      	beq.n	80043c4 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	e002      	b.n	80043ca <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80043c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043c8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	8a79      	ldrh	r1, [r7, #18]
 80043d2:	2300      	movs	r3, #0
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f001 fa5f 	bl	800589c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b22      	cmp	r3, #34	@ 0x22
 80043fa:	d108      	bne.n	800440e <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800440a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800440c:	e05b      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800441c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800441e:	e052      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800442e:	d003      	beq.n	8004438 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 fb8f 	bl	8004b54 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004436:	e046      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004438:	2140      	movs	r1, #64	@ 0x40
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 feb0 	bl	80051a0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004440:	e041      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	099b      	lsrs	r3, r3, #6
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d029      	beq.n	80044a2 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	099b      	lsrs	r3, r3, #6
 8004452:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004456:	2b00      	cmp	r3, #0
 8004458:	d023      	beq.n	80044a2 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d119      	bne.n	8004498 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800446e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004472:	d027      	beq.n	80044c4 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004478:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800447c:	d108      	bne.n	8004490 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800448c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800448e:	e019      	b.n	80044c4 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 fb5f 	bl	8004b54 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004496:	e015      	b.n	80044c4 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004498:	2140      	movs	r1, #64	@ 0x40
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 fe80 	bl	80051a0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80044a0:	e010      	b.n	80044c4 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	095b      	lsrs	r3, r3, #5
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00b      	beq.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	095b      	lsrs	r3, r3, #5
 80044b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80044ba:	68b9      	ldr	r1, [r7, #8]
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 fbe5 	bl	8004c8c <I2C_ITMasterCplt>
 80044c2:	e000      	b.n	80044c6 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80044c4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b088      	sub	sp, #32
 80044dc:	af02      	add	r7, sp, #8
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80044e4:	4b92      	ldr	r3, [pc, #584]	@ (8004730 <I2C_Mem_ISR_DMA+0x258>)
 80044e6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <I2C_Mem_ISR_DMA+0x1e>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e118      	b.n	8004728 <I2C_Mem_ISR_DMA+0x250>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d017      	beq.n	800453a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	091b      	lsrs	r3, r3, #4
 800450e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004512:	2b00      	cmp	r3, #0
 8004514:	d011      	beq.n	800453a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2210      	movs	r2, #16
 800451c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004522:	f043 0204 	orr.w	r2, r3, #4
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800452a:	2120      	movs	r1, #32
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f001 f9e7 	bl	8005900 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 ff4b 	bl	80053ce <I2C_Flush_TXDR>
 8004538:	e0f1      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	085b      	lsrs	r3, r3, #1
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00f      	beq.n	8004566 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	085b      	lsrs	r3, r3, #1
 800454a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800454e:	2b00      	cmp	r3, #0
 8004550:	d009      	beq.n	8004566 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800455a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004562:	651a      	str	r2, [r3, #80]	@ 0x50
 8004564:	e0db      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	09db      	lsrs	r3, r3, #7
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d060      	beq.n	8004634 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	099b      	lsrs	r3, r3, #6
 8004576:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800457a:	2b00      	cmp	r3, #0
 800457c:	d05a      	beq.n	8004634 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800457e:	2101      	movs	r1, #1
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f001 fa41 	bl	8005a08 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004586:	2110      	movs	r1, #16
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f001 f9b9 	bl	8005900 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d048      	beq.n	800462a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	2bff      	cmp	r3, #255	@ 0xff
 80045a0:	d910      	bls.n	80045c4 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	22ff      	movs	r2, #255	@ 0xff
 80045a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ac:	b299      	uxth	r1, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	2300      	movs	r3, #0
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f001 f96d 	bl	800589c <I2C_TransferConfig>
 80045c2:	e011      	b.n	80045e8 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d2:	b299      	uxth	r1, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	2300      	movs	r3, #0
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f001 f95a 	bl	800589c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b22      	cmp	r3, #34	@ 0x22
 8004604:	d108      	bne.n	8004618 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004614:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004616:	e082      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004626:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004628:	e079      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800462a:	2140      	movs	r1, #64	@ 0x40
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 fdb7 	bl	80051a0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004632:	e074      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	099b      	lsrs	r3, r3, #6
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d05e      	beq.n	80046fe <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	099b      	lsrs	r3, r3, #6
 8004644:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004648:	2b00      	cmp	r3, #0
 800464a:	d058      	beq.n	80046fe <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800464c:	2101      	movs	r1, #1
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f001 f9da 	bl	8005a08 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004654:	2110      	movs	r1, #16
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f001 f952 	bl	8005900 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b22      	cmp	r3, #34	@ 0x22
 8004666:	d101      	bne.n	800466c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8004668:	4b32      	ldr	r3, [pc, #200]	@ (8004734 <I2C_Mem_ISR_DMA+0x25c>)
 800466a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004670:	b29b      	uxth	r3, r3
 8004672:	2bff      	cmp	r3, #255	@ 0xff
 8004674:	d910      	bls.n	8004698 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	22ff      	movs	r2, #255	@ 0xff
 800467a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004680:	b299      	uxth	r1, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004686:	b2da      	uxtb	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f001 f903 	bl	800589c <I2C_TransferConfig>
 8004696:	e011      	b.n	80046bc <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a6:	b299      	uxth	r1, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f001 f8f0 	bl	800589c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b22      	cmp	r3, #34	@ 0x22
 80046d8:	d108      	bne.n	80046ec <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046e8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046ea:	e018      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046fa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046fc:	e00f      	b.n	800471e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	095b      	lsrs	r3, r3, #5
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d009      	beq.n	800471e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004716:	68b9      	ldr	r1, [r7, #8]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 fab7 	bl	8004c8c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	80002000 	.word	0x80002000
 8004734:	80002400 	.word	0x80002400

08004738 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b088      	sub	sp, #32
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004748:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <I2C_Slave_ISR_DMA+0x24>
 8004758:	2302      	movs	r3, #2
 800475a:	e0ca      	b.n	80048f2 <I2C_Slave_ISR_DMA+0x1ba>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	095b      	lsrs	r3, r3, #5
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	095b      	lsrs	r3, r3, #5
 8004774:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004778:	2b00      	cmp	r3, #0
 800477a:	d004      	beq.n	8004786 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800477c:	68b9      	ldr	r1, [r7, #8]
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f000 fb4e 	bl	8004e20 <I2C_ITSlaveCplt>
 8004784:	e0b0      	b.n	80048e8 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	091b      	lsrs	r3, r3, #4
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 809a 	beq.w	80048c8 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	091b      	lsrs	r3, r3, #4
 8004798:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 8093 	beq.w	80048c8 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	0b9b      	lsrs	r3, r3, #14
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d105      	bne.n	80047ba <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	0bdb      	lsrs	r3, r3, #15
 80047b2:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d07f      	beq.n	80048ba <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00d      	beq.n	80047de <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	0bdb      	lsrs	r3, r3, #15
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d007      	beq.n	80047de <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 80047da:	2301      	movs	r3, #1
 80047dc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00d      	beq.n	8004802 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	0b9b      	lsrs	r3, r3, #14
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d007      	beq.n	8004802 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80047fe:	2301      	movs	r3, #1
 8004800:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d128      	bne.n	800485a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b28      	cmp	r3, #40	@ 0x28
 8004812:	d108      	bne.n	8004826 <I2C_Slave_ISR_DMA+0xee>
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800481a:	d104      	bne.n	8004826 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800481c:	68b9      	ldr	r1, [r7, #8]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fc68 	bl	80050f4 <I2C_ITListenCplt>
 8004824:	e048      	b.n	80048b8 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b29      	cmp	r3, #41	@ 0x29
 8004830:	d10e      	bne.n	8004850 <I2C_Slave_ISR_DMA+0x118>
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004838:	d00a      	beq.n	8004850 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2210      	movs	r2, #16
 8004840:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 fdc3 	bl	80053ce <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f9c0 	bl	8004bce <I2C_ITSlaveSeqCplt>
 800484e:	e033      	b.n	80048b8 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2210      	movs	r2, #16
 8004856:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004858:	e034      	b.n	80048c4 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2210      	movs	r2, #16
 8004860:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004866:	f043 0204 	orr.w	r2, r3, #4
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004874:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <I2C_Slave_ISR_DMA+0x14c>
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004882:	d11f      	bne.n	80048c4 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004884:	7dfb      	ldrb	r3, [r7, #23]
 8004886:	2b21      	cmp	r3, #33	@ 0x21
 8004888:	d002      	beq.n	8004890 <I2C_Slave_ISR_DMA+0x158>
 800488a:	7dfb      	ldrb	r3, [r7, #23]
 800488c:	2b29      	cmp	r3, #41	@ 0x29
 800488e:	d103      	bne.n	8004898 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2221      	movs	r2, #33	@ 0x21
 8004894:	631a      	str	r2, [r3, #48]	@ 0x30
 8004896:	e008      	b.n	80048aa <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004898:	7dfb      	ldrb	r3, [r7, #23]
 800489a:	2b22      	cmp	r3, #34	@ 0x22
 800489c:	d002      	beq.n	80048a4 <I2C_Slave_ISR_DMA+0x16c>
 800489e:	7dfb      	ldrb	r3, [r7, #23]
 80048a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80048a2:	d102      	bne.n	80048aa <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2222      	movs	r2, #34	@ 0x22
 80048a8:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ae:	4619      	mov	r1, r3
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f000 fc75 	bl	80051a0 <I2C_ITError>
      if (treatdmanack == 1U)
 80048b6:	e005      	b.n	80048c4 <I2C_Slave_ISR_DMA+0x18c>
 80048b8:	e004      	b.n	80048c4 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2210      	movs	r2, #16
 80048c0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80048c2:	e011      	b.n	80048e8 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 80048c4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80048c6:	e00f      	b.n	80048e8 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	08db      	lsrs	r3, r3, #3
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d009      	beq.n	80048e8 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	08db      	lsrs	r3, r3, #3
 80048d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80048e0:	68b9      	ldr	r1, [r7, #8]
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 f8b2 	bl	8004a4c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af02      	add	r7, sp, #8
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	4608      	mov	r0, r1
 8004906:	4611      	mov	r1, r2
 8004908:	461a      	mov	r2, r3
 800490a:	4603      	mov	r3, r0
 800490c:	817b      	strh	r3, [r7, #10]
 800490e:	460b      	mov	r3, r1
 8004910:	813b      	strh	r3, [r7, #8]
 8004912:	4613      	mov	r3, r2
 8004914:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004916:	88fb      	ldrh	r3, [r7, #6]
 8004918:	b2da      	uxtb	r2, r3
 800491a:	8979      	ldrh	r1, [r7, #10]
 800491c:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <I2C_RequestMemoryWrite+0xa4>)
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 ffb9 	bl	800589c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	69b9      	ldr	r1, [r7, #24]
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fe4a 	bl	80055c8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e02c      	b.n	8004998 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d105      	bne.n	8004950 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004944:	893b      	ldrh	r3, [r7, #8]
 8004946:	b2da      	uxtb	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	629a      	str	r2, [r3, #40]	@ 0x28
 800494e:	e015      	b.n	800497c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004950:	893b      	ldrh	r3, [r7, #8]
 8004952:	0a1b      	lsrs	r3, r3, #8
 8004954:	b29b      	uxth	r3, r3
 8004956:	b2da      	uxtb	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	69b9      	ldr	r1, [r7, #24]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 fe30 	bl	80055c8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e012      	b.n	8004998 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004972:	893b      	ldrh	r3, [r7, #8]
 8004974:	b2da      	uxtb	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	2200      	movs	r2, #0
 8004984:	2180      	movs	r1, #128	@ 0x80
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 fdc5 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	80002000 	.word	0x80002000

080049a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af02      	add	r7, sp, #8
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	4608      	mov	r0, r1
 80049ae:	4611      	mov	r1, r2
 80049b0:	461a      	mov	r2, r3
 80049b2:	4603      	mov	r3, r0
 80049b4:	817b      	strh	r3, [r7, #10]
 80049b6:	460b      	mov	r3, r1
 80049b8:	813b      	strh	r3, [r7, #8]
 80049ba:	4613      	mov	r3, r2
 80049bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049be:	88fb      	ldrh	r3, [r7, #6]
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	8979      	ldrh	r1, [r7, #10]
 80049c4:	4b20      	ldr	r3, [pc, #128]	@ (8004a48 <I2C_RequestMemoryRead+0xa4>)
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	2300      	movs	r3, #0
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	f000 ff66 	bl	800589c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d0:	69fa      	ldr	r2, [r7, #28]
 80049d2:	69b9      	ldr	r1, [r7, #24]
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 fdf7 	bl	80055c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e02c      	b.n	8004a3e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049e4:	88fb      	ldrh	r3, [r7, #6]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d105      	bne.n	80049f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049ea:	893b      	ldrh	r3, [r7, #8]
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80049f4:	e015      	b.n	8004a22 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049f6:	893b      	ldrh	r3, [r7, #8]
 80049f8:	0a1b      	lsrs	r3, r3, #8
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a04:	69fa      	ldr	r2, [r7, #28]
 8004a06:	69b9      	ldr	r1, [r7, #24]
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 fddd 	bl	80055c8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e012      	b.n	8004a3e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a18:	893b      	ldrh	r3, [r7, #8]
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	2140      	movs	r1, #64	@ 0x40
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fd72 	bl	8005516 <I2C_WaitOnFlagUntilTimeout>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	80002000 	.word	0x80002000

08004a4c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a62:	2b28      	cmp	r3, #40	@ 0x28
 8004a64:	d16a      	bne.n	8004b3c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	0c1b      	lsrs	r3, r3, #16
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	0c1b      	lsrs	r3, r3, #16
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004a84:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a92:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004aa0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d138      	bne.n	8004b1c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004aaa:	897b      	ldrh	r3, [r7, #10]
 8004aac:	09db      	lsrs	r3, r3, #7
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	89bb      	ldrh	r3, [r7, #12]
 8004ab2:	4053      	eors	r3, r2
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	f003 0306 	and.w	r3, r3, #6
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d11c      	bne.n	8004af8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004abe:	897b      	ldrh	r3, [r7, #10]
 8004ac0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ac6:	1c5a      	adds	r2, r3, #1
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d13b      	bne.n	8004b4c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2208      	movs	r2, #8
 8004ae0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004aea:	89ba      	ldrh	r2, [r7, #12]
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
 8004aee:	4619      	mov	r1, r3
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f7ff fac4 	bl	800407e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004af6:	e029      	b.n	8004b4c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004af8:	893b      	ldrh	r3, [r7, #8]
 8004afa:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004afc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f000 ff81 	bl	8005a08 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b0e:	89ba      	ldrh	r2, [r7, #12]
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
 8004b12:	4619      	mov	r1, r3
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff fab2 	bl	800407e <HAL_I2C_AddrCallback>
}
 8004b1a:	e017      	b.n	8004b4c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004b1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 ff71 	bl	8005a08 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004b2e:	89ba      	ldrh	r2, [r7, #12]
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
 8004b32:	4619      	mov	r1, r3
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7ff faa2 	bl	800407e <HAL_I2C_AddrCallback>
}
 8004b3a:	e007      	b.n	8004b4c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2208      	movs	r2, #8
 8004b42:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b21      	cmp	r3, #33	@ 0x21
 8004b6e:	d115      	bne.n	8004b9c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2211      	movs	r2, #17
 8004b7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004b84:	2101      	movs	r1, #1
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 ff3e 	bl	8005a08 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7ff fa4a 	bl	800402e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b9a:	e014      	b.n	8004bc6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2212      	movs	r2, #18
 8004ba8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 ff28 	bl	8005a08 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f7ff fa3e 	bl	8004042 <HAL_I2C_MasterRxCpltCallback>
}
 8004bc6:	bf00      	nop
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	0b9b      	lsrs	r3, r3, #14
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e00d      	b.n	8004c20 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	0bdb      	lsrs	r3, r3, #15
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d007      	beq.n	8004c20 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c1e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	2b29      	cmp	r3, #41	@ 0x29
 8004c2a:	d112      	bne.n	8004c52 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2228      	movs	r2, #40	@ 0x28
 8004c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2221      	movs	r2, #33	@ 0x21
 8004c38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 fee3 	bl	8005a08 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff fa03 	bl	8004056 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c50:	e017      	b.n	8004c82 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5c:	d111      	bne.n	8004c82 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2228      	movs	r2, #40	@ 0x28
 8004c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2222      	movs	r2, #34	@ 0x22
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 feca 	bl	8005a08 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7ff f9f4 	bl	800406a <HAL_I2C_SlaveRxCpltCallback>
}
 8004c82:	bf00      	nop
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b21      	cmp	r3, #33	@ 0x21
 8004cac:	d107      	bne.n	8004cbe <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004cae:	2101      	movs	r1, #1
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 fea9 	bl	8005a08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2211      	movs	r2, #17
 8004cba:	631a      	str	r2, [r3, #48]	@ 0x30
 8004cbc:	e00c      	b.n	8004cd8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b22      	cmp	r3, #34	@ 0x22
 8004cc8:	d106      	bne.n	8004cd8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004cca:	2102      	movs	r1, #2
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 fe9b 	bl	8005a08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2212      	movs	r2, #18
 8004cd6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6859      	ldr	r1, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	4b4d      	ldr	r3, [pc, #308]	@ (8004e18 <I2C_ITMasterCplt+0x18c>)
 8004ce4:	400b      	ands	r3, r1
 8004ce6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a4a      	ldr	r2, [pc, #296]	@ (8004e1c <I2C_ITMasterCplt+0x190>)
 8004cf2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	091b      	lsrs	r3, r3, #4
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d009      	beq.n	8004d14 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2210      	movs	r2, #16
 8004d06:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0c:	f043 0204 	orr.w	r2, r3, #4
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b60      	cmp	r3, #96	@ 0x60
 8004d1e:	d10b      	bne.n	8004d38 <I2C_ITMasterCplt+0xac>
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	089b      	lsrs	r3, r3, #2
 8004d24:	f003 0301 	and.w	r3, r3, #1
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004d36:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fb48 	bl	80053ce <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d42:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b60      	cmp	r3, #96	@ 0x60
 8004d4e:	d002      	beq.n	8004d56 <I2C_ITMasterCplt+0xca>
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d006      	beq.n	8004d64 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fa1f 	bl	80051a0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d62:	e054      	b.n	8004e0e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	2b21      	cmp	r3, #33	@ 0x21
 8004d6e:	d124      	bne.n	8004dba <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b40      	cmp	r3, #64	@ 0x40
 8004d88:	d10b      	bne.n	8004da2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff f987 	bl	80040ae <HAL_I2C_MemTxCpltCallback>
}
 8004da0:	e035      	b.n	8004e0e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7ff f93b 	bl	800402e <HAL_I2C_MasterTxCpltCallback>
}
 8004db8:	e029      	b.n	8004e0e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b22      	cmp	r3, #34	@ 0x22
 8004dc4:	d123      	bne.n	8004e0e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b40      	cmp	r3, #64	@ 0x40
 8004dde:	d10b      	bne.n	8004df8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7fd f8e3 	bl	8001fbc <HAL_I2C_MemRxCpltCallback>
}
 8004df6:	e00a      	b.n	8004e0e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff f91a 	bl	8004042 <HAL_I2C_MasterRxCpltCallback>
}
 8004e0e:	bf00      	nop
 8004e10:	3718      	adds	r7, #24
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	fe00e800 	.word	0xfe00e800
 8004e1c:	ffff0000 	.word	0xffff0000

08004e20 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e42:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e4c:	7afb      	ldrb	r3, [r7, #11]
 8004e4e:	2b21      	cmp	r3, #33	@ 0x21
 8004e50:	d002      	beq.n	8004e58 <I2C_ITSlaveCplt+0x38>
 8004e52:	7afb      	ldrb	r3, [r7, #11]
 8004e54:	2b29      	cmp	r3, #41	@ 0x29
 8004e56:	d108      	bne.n	8004e6a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004e58:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fdd3 	bl	8005a08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2221      	movs	r2, #33	@ 0x21
 8004e66:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e68:	e019      	b.n	8004e9e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e6a:	7afb      	ldrb	r3, [r7, #11]
 8004e6c:	2b22      	cmp	r3, #34	@ 0x22
 8004e6e:	d002      	beq.n	8004e76 <I2C_ITSlaveCplt+0x56>
 8004e70:	7afb      	ldrb	r3, [r7, #11]
 8004e72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e74:	d108      	bne.n	8004e88 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004e76:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 fdc4 	bl	8005a08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2222      	movs	r2, #34	@ 0x22
 8004e84:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e86:	e00a      	b.n	8004e9e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004e88:	7afb      	ldrb	r3, [r7, #11]
 8004e8a:	2b28      	cmp	r3, #40	@ 0x28
 8004e8c:	d107      	bne.n	8004e9e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004e8e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 fdb8 	bl	8005a08 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004eac:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	6859      	ldr	r1, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80050ec <I2C_ITSlaveCplt+0x2cc>)
 8004eba:	400b      	ands	r3, r1
 8004ebc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fa85 	bl	80053ce <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	0b9b      	lsrs	r3, r3, #14
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d013      	beq.n	8004ef8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ede:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d020      	beq.n	8004f2a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ef6:	e018      	b.n	8004f2a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	0bdb      	lsrs	r3, r3, #15
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d012      	beq.n	8004f2a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f12:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d006      	beq.n	8004f2a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	089b      	lsrs	r3, r3, #2
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d020      	beq.n	8004f78 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f023 0304 	bic.w	r3, r3, #4
 8004f3c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f50:	1c5a      	adds	r2, r3, #1
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f86:	f043 0204 	orr.w	r2, r3, #4
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	091b      	lsrs	r3, r3, #4
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d04a      	beq.n	8005030 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	091b      	lsrs	r3, r3, #4
 8004f9e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d044      	beq.n	8005030 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d128      	bne.n	8005002 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b28      	cmp	r3, #40	@ 0x28
 8004fba:	d108      	bne.n	8004fce <I2C_ITSlaveCplt+0x1ae>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fc2:	d104      	bne.n	8004fce <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004fc4:	6979      	ldr	r1, [r7, #20]
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f894 	bl	80050f4 <I2C_ITListenCplt>
 8004fcc:	e030      	b.n	8005030 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b29      	cmp	r3, #41	@ 0x29
 8004fd8:	d10e      	bne.n	8004ff8 <I2C_ITSlaveCplt+0x1d8>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fe0:	d00a      	beq.n	8004ff8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2210      	movs	r2, #16
 8004fe8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f9ef 	bl	80053ce <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff fdec 	bl	8004bce <I2C_ITSlaveSeqCplt>
 8004ff6:	e01b      	b.n	8005030 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2210      	movs	r2, #16
 8004ffe:	61da      	str	r2, [r3, #28]
 8005000:	e016      	b.n	8005030 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2210      	movs	r2, #16
 8005008:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	f043 0204 	orr.w	r2, r3, #4
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <I2C_ITSlaveCplt+0x204>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005022:	d105      	bne.n	8005030 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005028:	4619      	mov	r1, r3
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f8b8 	bl	80051a0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005042:	2b00      	cmp	r3, #0
 8005044:	d010      	beq.n	8005068 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800504a:	4619      	mov	r1, r3
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 f8a7 	bl	80051a0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b28      	cmp	r3, #40	@ 0x28
 800505c:	d141      	bne.n	80050e2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800505e:	6979      	ldr	r1, [r7, #20]
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f847 	bl	80050f4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005066:	e03c      	b.n	80050e2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005070:	d014      	beq.n	800509c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7ff fdab 	bl	8004bce <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a1d      	ldr	r2, [pc, #116]	@ (80050f0 <I2C_ITSlaveCplt+0x2d0>)
 800507c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2220      	movs	r2, #32
 8005082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7ff f800 	bl	800409a <HAL_I2C_ListenCpltCallback>
}
 800509a:	e022      	b.n	80050e2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	2b22      	cmp	r3, #34	@ 0x22
 80050a6:	d10e      	bne.n	80050c6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7fe ffd3 	bl	800406a <HAL_I2C_SlaveRxCpltCallback>
}
 80050c4:	e00d      	b.n	80050e2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2220      	movs	r2, #32
 80050ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7fe ffba 	bl	8004056 <HAL_I2C_SlaveTxCpltCallback>
}
 80050e2:	bf00      	nop
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	fe00e800 	.word	0xfe00e800
 80050f0:	ffff0000 	.word	0xffff0000

080050f4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a26      	ldr	r2, [pc, #152]	@ (800519c <I2C_ITListenCplt+0xa8>)
 8005102:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2220      	movs	r2, #32
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	089b      	lsrs	r3, r3, #2
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	d022      	beq.n	8005172 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513e:	1c5a      	adds	r2, r3, #1
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005148:	2b00      	cmp	r3, #0
 800514a:	d012      	beq.n	8005172 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516a:	f043 0204 	orr.w	r2, r3, #4
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005172:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fc46 	bl	8005a08 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2210      	movs	r2, #16
 8005182:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7fe ff84 	bl	800409a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	ffff0000 	.word	0xffff0000

080051a0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a6d      	ldr	r2, [pc, #436]	@ (8005374 <I2C_ITError+0x1d4>)
 80051be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	2b28      	cmp	r3, #40	@ 0x28
 80051d6:	d005      	beq.n	80051e4 <I2C_ITError+0x44>
 80051d8:	7bfb      	ldrb	r3, [r7, #15]
 80051da:	2b29      	cmp	r3, #41	@ 0x29
 80051dc:	d002      	beq.n	80051e4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80051de:	7bfb      	ldrb	r3, [r7, #15]
 80051e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80051e2:	d10b      	bne.n	80051fc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80051e4:	2103      	movs	r1, #3
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fc0e 	bl	8005a08 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2228      	movs	r2, #40	@ 0x28
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a60      	ldr	r2, [pc, #384]	@ (8005378 <I2C_ITError+0x1d8>)
 80051f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80051fa:	e030      	b.n	800525e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80051fc:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 fc01 	bl	8005a08 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f8e1 	bl	80053ce <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b60      	cmp	r3, #96	@ 0x60
 8005216:	d01f      	beq.n	8005258 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b20      	cmp	r3, #32
 800522c:	d114      	bne.n	8005258 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b10      	cmp	r3, #16
 800523a:	d109      	bne.n	8005250 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2210      	movs	r2, #16
 8005242:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005248:	f043 0204 	orr.w	r2, r3, #4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2220      	movs	r2, #32
 8005256:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005262:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	2b00      	cmp	r3, #0
 800526a:	d039      	beq.n	80052e0 <I2C_ITError+0x140>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b11      	cmp	r3, #17
 8005270:	d002      	beq.n	8005278 <I2C_ITError+0xd8>
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2b21      	cmp	r3, #33	@ 0x21
 8005276:	d133      	bne.n	80052e0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005282:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005286:	d107      	bne.n	8005298 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005296:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529c:	4618      	mov	r0, r3
 800529e:	f7fe f82d 	bl	80032fc <HAL_DMA_GetState>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d017      	beq.n	80052d8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ac:	4a33      	ldr	r2, [pc, #204]	@ (800537c <I2C_ITError+0x1dc>)
 80052ae:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	4618      	mov	r0, r3
 80052be:	f7fd ff07 	bl	80030d0 <HAL_DMA_Abort_IT>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d04d      	beq.n	8005364 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052d2:	4610      	mov	r0, r2
 80052d4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052d6:	e045      	b.n	8005364 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f851 	bl	8005380 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052de:	e041      	b.n	8005364 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d039      	beq.n	800535c <I2C_ITError+0x1bc>
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2b12      	cmp	r3, #18
 80052ec:	d002      	beq.n	80052f4 <I2C_ITError+0x154>
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	2b22      	cmp	r3, #34	@ 0x22
 80052f2:	d133      	bne.n	800535c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005302:	d107      	bne.n	8005314 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005312:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005318:	4618      	mov	r0, r3
 800531a:	f7fd ffef 	bl	80032fc <HAL_DMA_GetState>
 800531e:	4603      	mov	r3, r0
 8005320:	2b01      	cmp	r3, #1
 8005322:	d017      	beq.n	8005354 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005328:	4a14      	ldr	r2, [pc, #80]	@ (800537c <I2C_ITError+0x1dc>)
 800532a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005338:	4618      	mov	r0, r3
 800533a:	f7fd fec9 	bl	80030d0 <HAL_DMA_Abort_IT>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d011      	beq.n	8005368 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800534e:	4610      	mov	r0, r2
 8005350:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005352:	e009      	b.n	8005368 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f813 	bl	8005380 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800535a:	e005      	b.n	8005368 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f80f 	bl	8005380 <I2C_TreatErrorCallback>
  }
}
 8005362:	e002      	b.n	800536a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005364:	bf00      	nop
 8005366:	e000      	b.n	800536a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005368:	bf00      	nop
}
 800536a:	bf00      	nop
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	ffff0000 	.word	0xffff0000
 8005378:	080040eb 	.word	0x080040eb
 800537c:	080054db 	.word	0x080054db

08005380 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b60      	cmp	r3, #96	@ 0x60
 8005392:	d10e      	bne.n	80053b2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fe fe93 	bl	80040d6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053b0:	e009      	b.n	80053c6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f7fe fe7e 	bl	80040c2 <HAL_I2C_ErrorCallback>
}
 80053c6:	bf00      	nop
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	f003 0302 	and.w	r3, r3, #2
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d103      	bne.n	80053ec <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2200      	movs	r2, #0
 80053ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d007      	beq.n	800540a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0201 	orr.w	r2, r2, #1
 8005408:	619a      	str	r2, [r3, #24]
  }
}
 800540a:	bf00      	nop
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b084      	sub	sp, #16
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005422:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005432:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d104      	bne.n	8005448 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800543e:	2120      	movs	r1, #32
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 fa5d 	bl	8005900 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005446:	e02d      	b.n	80054a4 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005450:	441a      	add	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800545a:	b29b      	uxth	r3, r3
 800545c:	2bff      	cmp	r3, #255	@ 0xff
 800545e:	d903      	bls.n	8005468 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	22ff      	movs	r2, #255	@ 0xff
 8005464:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005466:	e004      	b.n	8005472 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3324      	adds	r3, #36	@ 0x24
 800547c:	4619      	mov	r1, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005482:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005488:	f7fd fd4e 	bl	8002f28 <HAL_DMA_Start_IT>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005492:	2110      	movs	r1, #16
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f7ff fe83 	bl	80051a0 <I2C_ITError>
}
 800549a:	e003      	b.n	80054a4 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800549c:	2140      	movs	r1, #64	@ 0x40
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f000 fa2e 	bl	8005900 <I2C_Enable_IRQ>
}
 80054a4:	bf00      	nop
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054c8:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80054ca:	2110      	movs	r1, #16
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f7ff fe67 	bl	80051a0 <I2C_ITError>
}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f4:	2200      	movs	r2, #0
 80054f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005504:	2200      	movs	r2, #0
 8005506:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7ff ff39 	bl	8005380 <I2C_TreatErrorCallback>
}
 800550e:	bf00      	nop
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	603b      	str	r3, [r7, #0]
 8005522:	4613      	mov	r3, r2
 8005524:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005526:	e03b      	b.n	80055a0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	6839      	ldr	r1, [r7, #0]
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 f8d5 	bl	80056dc <I2C_IsErrorOccurred>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e041      	b.n	80055c0 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005542:	d02d      	beq.n	80055a0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005544:	f7fd fb3a 	bl	8002bbc <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d302      	bcc.n	800555a <I2C_WaitOnFlagUntilTimeout+0x44>
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d122      	bne.n	80055a0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699a      	ldr	r2, [r3, #24]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	4013      	ands	r3, r2
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	429a      	cmp	r2, r3
 8005568:	bf0c      	ite	eq
 800556a:	2301      	moveq	r3, #1
 800556c:	2300      	movne	r3, #0
 800556e:	b2db      	uxtb	r3, r3
 8005570:	461a      	mov	r2, r3
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	429a      	cmp	r2, r3
 8005576:	d113      	bne.n	80055a0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557c:	f043 0220 	orr.w	r2, r3, #32
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e00f      	b.n	80055c0 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	4013      	ands	r3, r2
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	bf0c      	ite	eq
 80055b0:	2301      	moveq	r3, #1
 80055b2:	2300      	movne	r3, #0
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	461a      	mov	r2, r3
 80055b8:	79fb      	ldrb	r3, [r7, #7]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d0b4      	beq.n	8005528 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055d4:	e033      	b.n	800563e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 f87e 	bl	80056dc <I2C_IsErrorOccurred>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d001      	beq.n	80055ea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e031      	b.n	800564e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055f0:	d025      	beq.n	800563e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055f2:	f7fd fae3 	bl	8002bbc <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	68ba      	ldr	r2, [r7, #8]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d302      	bcc.n	8005608 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d11a      	bne.n	800563e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b02      	cmp	r3, #2
 8005614:	d013      	beq.n	800563e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561a:	f043 0220 	orr.w	r2, r3, #32
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2220      	movs	r2, #32
 8005626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e007      	b.n	800564e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b02      	cmp	r3, #2
 800564a:	d1c4      	bne.n	80055d6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b084      	sub	sp, #16
 800565a:	af00      	add	r7, sp, #0
 800565c:	60f8      	str	r0, [r7, #12]
 800565e:	60b9      	str	r1, [r7, #8]
 8005660:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005662:	e02f      	b.n	80056c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f837 	bl	80056dc <I2C_IsErrorOccurred>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e02d      	b.n	80056d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005678:	f7fd faa0 	bl	8002bbc <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	429a      	cmp	r2, r3
 8005686:	d302      	bcc.n	800568e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d11a      	bne.n	80056c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b20      	cmp	r3, #32
 800569a:	d013      	beq.n	80056c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a0:	f043 0220 	orr.w	r2, r3, #32
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e007      	b.n	80056d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d1c8      	bne.n	8005664 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b08a      	sub	sp, #40	@ 0x28
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	f003 0310 	and.w	r3, r3, #16
 8005704:	2b00      	cmp	r3, #0
 8005706:	d068      	beq.n	80057da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2210      	movs	r2, #16
 800570e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005710:	e049      	b.n	80057a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005718:	d045      	beq.n	80057a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800571a:	f7fd fa4f 	bl	8002bbc <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	429a      	cmp	r2, r3
 8005728:	d302      	bcc.n	8005730 <I2C_IsErrorOccurred+0x54>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d13a      	bne.n	80057a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800573a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005742:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800574e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005752:	d121      	bne.n	8005798 <I2C_IsErrorOccurred+0xbc>
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800575a:	d01d      	beq.n	8005798 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800575c:	7cfb      	ldrb	r3, [r7, #19]
 800575e:	2b20      	cmp	r3, #32
 8005760:	d01a      	beq.n	8005798 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005770:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005772:	f7fd fa23 	bl	8002bbc <HAL_GetTick>
 8005776:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005778:	e00e      	b.n	8005798 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800577a:	f7fd fa1f 	bl	8002bbc <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b19      	cmp	r3, #25
 8005786:	d907      	bls.n	8005798 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	f043 0320 	orr.w	r3, r3, #32
 800578e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005796:	e006      	b.n	80057a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	f003 0320 	and.w	r3, r3, #32
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	d1e9      	bne.n	800577a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b20      	cmp	r3, #32
 80057b2:	d003      	beq.n	80057bc <I2C_IsErrorOccurred+0xe0>
 80057b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d0aa      	beq.n	8005712 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80057bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d103      	bne.n	80057cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2220      	movs	r2, #32
 80057ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80057cc:	6a3b      	ldr	r3, [r7, #32]
 80057ce:	f043 0304 	orr.w	r3, r3, #4
 80057d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00b      	beq.n	8005804 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	f043 0301 	orr.w	r3, r3, #1
 80057f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00b      	beq.n	8005826 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f043 0308 	orr.w	r3, r3, #8
 8005814:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800581e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00b      	beq.n	8005848 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	f043 0302 	orr.w	r3, r3, #2
 8005836:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005840:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005848:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01c      	beq.n	800588a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f7ff fdbc 	bl	80053ce <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6859      	ldr	r1, [r3, #4]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	4b0d      	ldr	r3, [pc, #52]	@ (8005898 <I2C_IsErrorOccurred+0x1bc>)
 8005862:	400b      	ands	r3, r1
 8005864:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	431a      	orrs	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2220      	movs	r2, #32
 8005876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800588a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800588e:	4618      	mov	r0, r3
 8005890:	3728      	adds	r7, #40	@ 0x28
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	fe00e800 	.word	0xfe00e800

0800589c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800589c:	b480      	push	{r7}
 800589e:	b087      	sub	sp, #28
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	607b      	str	r3, [r7, #4]
 80058a6:	460b      	mov	r3, r1
 80058a8:	817b      	strh	r3, [r7, #10]
 80058aa:	4613      	mov	r3, r2
 80058ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058ae:	897b      	ldrh	r3, [r7, #10]
 80058b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058b4:	7a7b      	ldrb	r3, [r7, #9]
 80058b6:	041b      	lsls	r3, r3, #16
 80058b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	0d5b      	lsrs	r3, r3, #21
 80058d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80058da:	4b08      	ldr	r3, [pc, #32]	@ (80058fc <I2C_TransferConfig+0x60>)
 80058dc:	430b      	orrs	r3, r1
 80058de:	43db      	mvns	r3, r3
 80058e0:	ea02 0103 	and.w	r1, r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80058ee:	bf00      	nop
 80058f0:	371c      	adds	r7, #28
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	03ff63ff 	.word	0x03ff63ff

08005900 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	460b      	mov	r3, r1
 800590a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005914:	4a39      	ldr	r2, [pc, #228]	@ (80059fc <I2C_Enable_IRQ+0xfc>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d032      	beq.n	8005980 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800591e:	4a38      	ldr	r2, [pc, #224]	@ (8005a00 <I2C_Enable_IRQ+0x100>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d02d      	beq.n	8005980 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005928:	4a36      	ldr	r2, [pc, #216]	@ (8005a04 <I2C_Enable_IRQ+0x104>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d028      	beq.n	8005980 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800592e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005932:	2b00      	cmp	r3, #0
 8005934:	da03      	bge.n	800593e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800593c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800593e:	887b      	ldrh	r3, [r7, #2]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800594e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005950:	887b      	ldrh	r3, [r7, #2]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005960:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005962:	887b      	ldrh	r3, [r7, #2]
 8005964:	2b10      	cmp	r3, #16
 8005966:	d103      	bne.n	8005970 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800596e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005970:	887b      	ldrh	r3, [r7, #2]
 8005972:	2b20      	cmp	r3, #32
 8005974:	d133      	bne.n	80059de <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f043 0320 	orr.w	r3, r3, #32
 800597c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800597e:	e02e      	b.n	80059de <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005980:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005984:	2b00      	cmp	r3, #0
 8005986:	da03      	bge.n	8005990 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800598e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005990:	887b      	ldrh	r3, [r7, #2]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80059a0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80059a2:	887b      	ldrh	r3, [r7, #2]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80059b2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80059b4:	887b      	ldrh	r3, [r7, #2]
 80059b6:	2b10      	cmp	r3, #16
 80059b8:	d103      	bne.n	80059c2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80059c0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80059c2:	887b      	ldrh	r3, [r7, #2]
 80059c4:	2b20      	cmp	r3, #32
 80059c6:	d103      	bne.n	80059d0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80059ce:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80059d0:	887b      	ldrh	r3, [r7, #2]
 80059d2:	2b40      	cmp	r3, #64	@ 0x40
 80059d4:	d103      	bne.n	80059de <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059dc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6819      	ldr	r1, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	601a      	str	r2, [r3, #0]
}
 80059ee:	bf00      	nop
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	080042f3 	.word	0x080042f3
 8005a00:	08004739 	.word	0x08004739
 8005a04:	080044d9 	.word	0x080044d9

08005a08 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	460b      	mov	r3, r1
 8005a12:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005a18:	887b      	ldrh	r3, [r7, #2]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00f      	beq.n	8005a42 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005a28:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a36:	2b28      	cmp	r3, #40	@ 0x28
 8005a38:	d003      	beq.n	8005a42 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005a40:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005a42:	887b      	ldrh	r3, [r7, #2]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00f      	beq.n	8005a6c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005a52:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a60:	2b28      	cmp	r3, #40	@ 0x28
 8005a62:	d003      	beq.n	8005a6c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005a6a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005a6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	da03      	bge.n	8005a7c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005a7a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005a7c:	887b      	ldrh	r3, [r7, #2]
 8005a7e:	2b10      	cmp	r3, #16
 8005a80:	d103      	bne.n	8005a8a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005a88:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005a8a:	887b      	ldrh	r3, [r7, #2]
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d103      	bne.n	8005a98 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f043 0320 	orr.w	r3, r3, #32
 8005a96:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005a98:	887b      	ldrh	r3, [r7, #2]
 8005a9a:	2b40      	cmp	r3, #64	@ 0x40
 8005a9c:	d103      	bne.n	8005aa6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aa4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6819      	ldr	r1, [r3, #0]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	43da      	mvns	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	400a      	ands	r2, r1
 8005ab6:	601a      	str	r2, [r3, #0]
}
 8005ab8:	bf00      	nop
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	2b20      	cmp	r3, #32
 8005ad8:	d138      	bne.n	8005b4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e032      	b.n	8005b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2224      	movs	r2, #36	@ 0x24
 8005af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 0201 	bic.w	r2, r2, #1
 8005b06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6819      	ldr	r1, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0201 	orr.w	r2, r2, #1
 8005b36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e000      	b.n	8005b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b4c:	2302      	movs	r3, #2
  }
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b085      	sub	sp, #20
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	2b20      	cmp	r3, #32
 8005b6e:	d139      	bne.n	8005be4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e033      	b.n	8005be6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2224      	movs	r2, #36	@ 0x24
 8005b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0201 	bic.w	r2, r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005bac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	021b      	lsls	r3, r3, #8
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0201 	orr.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	e000      	b.n	8005be6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005be4:	2302      	movs	r3, #2
  }
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3714      	adds	r7, #20
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b084      	sub	sp, #16
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e041      	b.n	8005c88 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8005c0c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f245 5255 	movw	r2, #21845	@ 0x5555
 8005c16:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	6852      	ldr	r2, [r2, #4]
 8005c20:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6892      	ldr	r2, [r2, #8]
 8005c2a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005c2c:	f7fc ffc6 	bl	8002bbc <HAL_GetTick>
 8005c30:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005c32:	e00f      	b.n	8005c54 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005c34:	f7fc ffc2 	bl	8002bbc <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b31      	cmp	r3, #49	@ 0x31
 8005c40:	d908      	bls.n	8005c54 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e019      	b.n	8005c88 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	f003 0307 	and.w	r3, r3, #7
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1e8      	bne.n	8005c34 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d005      	beq.n	8005c7c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	68d2      	ldr	r2, [r2, #12]
 8005c78:	611a      	str	r2, [r3, #16]
 8005c7a:	e004      	b.n	8005c86 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005c84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005ca0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d141      	bne.n	8005d42 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cbe:	4b4b      	ldr	r3, [pc, #300]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cca:	d131      	bne.n	8005d30 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ccc:	4b47      	ldr	r3, [pc, #284]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cd2:	4a46      	ldr	r2, [pc, #280]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005cdc:	4b43      	ldr	r3, [pc, #268]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005ce4:	4a41      	ldr	r2, [pc, #260]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ce6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005cec:	4b40      	ldr	r3, [pc, #256]	@ (8005df0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2232      	movs	r2, #50	@ 0x32
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	4a3f      	ldr	r2, [pc, #252]	@ (8005df4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfc:	0c9b      	lsrs	r3, r3, #18
 8005cfe:	3301      	adds	r3, #1
 8005d00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d02:	e002      	b.n	8005d0a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d0a:	4b38      	ldr	r3, [pc, #224]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d16:	d102      	bne.n	8005d1e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f2      	bne.n	8005d04 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005d1e:	4b33      	ldr	r3, [pc, #204]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d2a:	d158      	bne.n	8005dde <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e057      	b.n	8005de0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d30:	4b2e      	ldr	r3, [pc, #184]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d36:	4a2d      	ldr	r2, [pc, #180]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005d40:	e04d      	b.n	8005dde <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d48:	d141      	bne.n	8005dce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d4a:	4b28      	ldr	r3, [pc, #160]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d56:	d131      	bne.n	8005dbc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d58:	4b24      	ldr	r3, [pc, #144]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d5e:	4a23      	ldr	r2, [pc, #140]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d68:	4b20      	ldr	r3, [pc, #128]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d70:	4a1e      	ldr	r2, [pc, #120]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d76:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d78:	4b1d      	ldr	r3, [pc, #116]	@ (8005df0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2232      	movs	r2, #50	@ 0x32
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
 8005d82:	4a1c      	ldr	r2, [pc, #112]	@ (8005df4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005d84:	fba2 2303 	umull	r2, r3, r2, r3
 8005d88:	0c9b      	lsrs	r3, r3, #18
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d8e:	e002      	b.n	8005d96 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	3b01      	subs	r3, #1
 8005d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d96:	4b15      	ldr	r3, [pc, #84]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da2:	d102      	bne.n	8005daa <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1f2      	bne.n	8005d90 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005daa:	4b10      	ldr	r3, [pc, #64]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db6:	d112      	bne.n	8005dde <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e011      	b.n	8005de0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005dcc:	e007      	b.n	8005dde <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005dce:	4b07      	ldr	r3, [pc, #28]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dd6:	4a05      	ldr	r2, [pc, #20]	@ (8005dec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ddc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	40007000 	.word	0x40007000
 8005df0:	20000020 	.word	0x20000020
 8005df4:	431bde83 	.word	0x431bde83

08005df8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005dfc:	4b05      	ldr	r3, [pc, #20]	@ (8005e14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4a04      	ldr	r2, [pc, #16]	@ (8005e14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005e02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e06:	6093      	str	r3, [r2, #8]
}
 8005e08:	bf00      	nop
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40007000 	.word	0x40007000

08005e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e2fe      	b.n	8006428 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d075      	beq.n	8005f22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e36:	4b97      	ldr	r3, [pc, #604]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 030c 	and.w	r3, r3, #12
 8005e3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e40:	4b94      	ldr	r3, [pc, #592]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f003 0303 	and.w	r3, r3, #3
 8005e48:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	2b0c      	cmp	r3, #12
 8005e4e:	d102      	bne.n	8005e56 <HAL_RCC_OscConfig+0x3e>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d002      	beq.n	8005e5c <HAL_RCC_OscConfig+0x44>
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d10b      	bne.n	8005e74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e5c:	4b8d      	ldr	r3, [pc, #564]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d05b      	beq.n	8005f20 <HAL_RCC_OscConfig+0x108>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d157      	bne.n	8005f20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e2d9      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e7c:	d106      	bne.n	8005e8c <HAL_RCC_OscConfig+0x74>
 8005e7e:	4b85      	ldr	r3, [pc, #532]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a84      	ldr	r2, [pc, #528]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e88:	6013      	str	r3, [r2, #0]
 8005e8a:	e01d      	b.n	8005ec8 <HAL_RCC_OscConfig+0xb0>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e94:	d10c      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x98>
 8005e96:	4b7f      	ldr	r3, [pc, #508]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a7e      	ldr	r2, [pc, #504]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	4b7c      	ldr	r3, [pc, #496]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a7b      	ldr	r2, [pc, #492]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eac:	6013      	str	r3, [r2, #0]
 8005eae:	e00b      	b.n	8005ec8 <HAL_RCC_OscConfig+0xb0>
 8005eb0:	4b78      	ldr	r3, [pc, #480]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a77      	ldr	r2, [pc, #476]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	4b75      	ldr	r3, [pc, #468]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a74      	ldr	r2, [pc, #464]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ec6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d013      	beq.n	8005ef8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed0:	f7fc fe74 	bl	8002bbc <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ed8:	f7fc fe70 	bl	8002bbc <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b64      	cmp	r3, #100	@ 0x64
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e29e      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005eea:	4b6a      	ldr	r3, [pc, #424]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0f0      	beq.n	8005ed8 <HAL_RCC_OscConfig+0xc0>
 8005ef6:	e014      	b.n	8005f22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef8:	f7fc fe60 	bl	8002bbc <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f00:	f7fc fe5c 	bl	8002bbc <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b64      	cmp	r3, #100	@ 0x64
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e28a      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f12:	4b60      	ldr	r3, [pc, #384]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1f0      	bne.n	8005f00 <HAL_RCC_OscConfig+0xe8>
 8005f1e:	e000      	b.n	8005f22 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d075      	beq.n	800601a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f2e:	4b59      	ldr	r3, [pc, #356]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 030c 	and.w	r3, r3, #12
 8005f36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f38:	4b56      	ldr	r3, [pc, #344]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f003 0303 	and.w	r3, r3, #3
 8005f40:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	2b0c      	cmp	r3, #12
 8005f46:	d102      	bne.n	8005f4e <HAL_RCC_OscConfig+0x136>
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d002      	beq.n	8005f54 <HAL_RCC_OscConfig+0x13c>
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	2b04      	cmp	r3, #4
 8005f52:	d11f      	bne.n	8005f94 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f54:	4b4f      	ldr	r3, [pc, #316]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <HAL_RCC_OscConfig+0x154>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e25d      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f6c:	4b49      	ldr	r3, [pc, #292]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	061b      	lsls	r3, r3, #24
 8005f7a:	4946      	ldr	r1, [pc, #280]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005f80:	4b45      	ldr	r3, [pc, #276]	@ (8006098 <HAL_RCC_OscConfig+0x280>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fc f9e5 	bl	8002354 <HAL_InitTick>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d043      	beq.n	8006018 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e249      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d023      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f9c:	4b3d      	ldr	r3, [pc, #244]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a3c      	ldr	r2, [pc, #240]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa8:	f7fc fe08 	bl	8002bbc <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fb0:	f7fc fe04 	bl	8002bbc <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e232      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fc2:	4b34      	ldr	r3, [pc, #208]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0f0      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fce:	4b31      	ldr	r3, [pc, #196]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	061b      	lsls	r3, r3, #24
 8005fdc:	492d      	ldr	r1, [pc, #180]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	604b      	str	r3, [r1, #4]
 8005fe2:	e01a      	b.n	800601a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a2a      	ldr	r2, [pc, #168]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8005fea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ff0:	f7fc fde4 	bl	8002bbc <HAL_GetTick>
 8005ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ff6:	e008      	b.n	800600a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ff8:	f7fc fde0 	bl	8002bbc <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	2b02      	cmp	r3, #2
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e20e      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800600a:	4b22      	ldr	r3, [pc, #136]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f0      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x1e0>
 8006016:	e000      	b.n	800601a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006018:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d041      	beq.n	80060aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d01c      	beq.n	8006068 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800602e:	4b19      	ldr	r3, [pc, #100]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8006030:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006034:	4a17      	ldr	r2, [pc, #92]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8006036:	f043 0301 	orr.w	r3, r3, #1
 800603a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603e:	f7fc fdbd 	bl	8002bbc <HAL_GetTick>
 8006042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006044:	e008      	b.n	8006058 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006046:	f7fc fdb9 	bl	8002bbc <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	2b02      	cmp	r3, #2
 8006052:	d901      	bls.n	8006058 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e1e7      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006058:	4b0e      	ldr	r3, [pc, #56]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 800605a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0ef      	beq.n	8006046 <HAL_RCC_OscConfig+0x22e>
 8006066:	e020      	b.n	80060aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006068:	4b0a      	ldr	r3, [pc, #40]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 800606a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800606e:	4a09      	ldr	r2, [pc, #36]	@ (8006094 <HAL_RCC_OscConfig+0x27c>)
 8006070:	f023 0301 	bic.w	r3, r3, #1
 8006074:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006078:	f7fc fda0 	bl	8002bbc <HAL_GetTick>
 800607c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800607e:	e00d      	b.n	800609c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006080:	f7fc fd9c 	bl	8002bbc <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	2b02      	cmp	r3, #2
 800608c:	d906      	bls.n	800609c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e1ca      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
 8006092:	bf00      	nop
 8006094:	40021000 	.word	0x40021000
 8006098:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800609c:	4b8c      	ldr	r3, [pc, #560]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 800609e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1ea      	bne.n	8006080 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0304 	and.w	r3, r3, #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 80a6 	beq.w	8006204 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060b8:	2300      	movs	r3, #0
 80060ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80060bc:	4b84      	ldr	r3, [pc, #528]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80060be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <HAL_RCC_OscConfig+0x2b4>
 80060c8:	2301      	movs	r3, #1
 80060ca:	e000      	b.n	80060ce <HAL_RCC_OscConfig+0x2b6>
 80060cc:	2300      	movs	r3, #0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00d      	beq.n	80060ee <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060d2:	4b7f      	ldr	r3, [pc, #508]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80060d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d6:	4a7e      	ldr	r2, [pc, #504]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80060d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80060de:	4b7c      	ldr	r3, [pc, #496]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80060e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80060ea:	2301      	movs	r3, #1
 80060ec:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ee:	4b79      	ldr	r3, [pc, #484]	@ (80062d4 <HAL_RCC_OscConfig+0x4bc>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d118      	bne.n	800612c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060fa:	4b76      	ldr	r3, [pc, #472]	@ (80062d4 <HAL_RCC_OscConfig+0x4bc>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a75      	ldr	r2, [pc, #468]	@ (80062d4 <HAL_RCC_OscConfig+0x4bc>)
 8006100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006104:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006106:	f7fc fd59 	bl	8002bbc <HAL_GetTick>
 800610a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800610c:	e008      	b.n	8006120 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800610e:	f7fc fd55 	bl	8002bbc <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	2b02      	cmp	r3, #2
 800611a:	d901      	bls.n	8006120 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800611c:	2303      	movs	r3, #3
 800611e:	e183      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006120:	4b6c      	ldr	r3, [pc, #432]	@ (80062d4 <HAL_RCC_OscConfig+0x4bc>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006128:	2b00      	cmp	r3, #0
 800612a:	d0f0      	beq.n	800610e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d108      	bne.n	8006146 <HAL_RCC_OscConfig+0x32e>
 8006134:	4b66      	ldr	r3, [pc, #408]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800613a:	4a65      	ldr	r2, [pc, #404]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 800613c:	f043 0301 	orr.w	r3, r3, #1
 8006140:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006144:	e024      	b.n	8006190 <HAL_RCC_OscConfig+0x378>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	2b05      	cmp	r3, #5
 800614c:	d110      	bne.n	8006170 <HAL_RCC_OscConfig+0x358>
 800614e:	4b60      	ldr	r3, [pc, #384]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006154:	4a5e      	ldr	r2, [pc, #376]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006156:	f043 0304 	orr.w	r3, r3, #4
 800615a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800615e:	4b5c      	ldr	r3, [pc, #368]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006164:	4a5a      	ldr	r2, [pc, #360]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006166:	f043 0301 	orr.w	r3, r3, #1
 800616a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800616e:	e00f      	b.n	8006190 <HAL_RCC_OscConfig+0x378>
 8006170:	4b57      	ldr	r3, [pc, #348]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006176:	4a56      	ldr	r2, [pc, #344]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006178:	f023 0301 	bic.w	r3, r3, #1
 800617c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006180:	4b53      	ldr	r3, [pc, #332]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006186:	4a52      	ldr	r2, [pc, #328]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006188:	f023 0304 	bic.w	r3, r3, #4
 800618c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d016      	beq.n	80061c6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006198:	f7fc fd10 	bl	8002bbc <HAL_GetTick>
 800619c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800619e:	e00a      	b.n	80061b6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061a0:	f7fc fd0c 	bl	8002bbc <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d901      	bls.n	80061b6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e138      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061b6:	4b46      	ldr	r3, [pc, #280]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80061b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d0ed      	beq.n	80061a0 <HAL_RCC_OscConfig+0x388>
 80061c4:	e015      	b.n	80061f2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061c6:	f7fc fcf9 	bl	8002bbc <HAL_GetTick>
 80061ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061cc:	e00a      	b.n	80061e4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061ce:	f7fc fcf5 	bl	8002bbc <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061dc:	4293      	cmp	r3, r2
 80061de:	d901      	bls.n	80061e4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e121      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061e4:	4b3a      	ldr	r3, [pc, #232]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80061e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1ed      	bne.n	80061ce <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061f2:	7ffb      	ldrb	r3, [r7, #31]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d105      	bne.n	8006204 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061f8:	4b35      	ldr	r3, [pc, #212]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80061fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fc:	4a34      	ldr	r2, [pc, #208]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80061fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006202:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b00      	cmp	r3, #0
 800620e:	d03c      	beq.n	800628a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01c      	beq.n	8006252 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006218:	4b2d      	ldr	r3, [pc, #180]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 800621a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800621e:	4a2c      	ldr	r2, [pc, #176]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006220:	f043 0301 	orr.w	r3, r3, #1
 8006224:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006228:	f7fc fcc8 	bl	8002bbc <HAL_GetTick>
 800622c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800622e:	e008      	b.n	8006242 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006230:	f7fc fcc4 	bl	8002bbc <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	2b02      	cmp	r3, #2
 800623c:	d901      	bls.n	8006242 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e0f2      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006242:	4b23      	ldr	r3, [pc, #140]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006244:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d0ef      	beq.n	8006230 <HAL_RCC_OscConfig+0x418>
 8006250:	e01b      	b.n	800628a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006252:	4b1f      	ldr	r3, [pc, #124]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006254:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006258:	4a1d      	ldr	r2, [pc, #116]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 800625a:	f023 0301 	bic.w	r3, r3, #1
 800625e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006262:	f7fc fcab 	bl	8002bbc <HAL_GetTick>
 8006266:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006268:	e008      	b.n	800627c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800626a:	f7fc fca7 	bl	8002bbc <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	2b02      	cmp	r3, #2
 8006276:	d901      	bls.n	800627c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e0d5      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800627c:	4b14      	ldr	r3, [pc, #80]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 800627e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1ef      	bne.n	800626a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	2b00      	cmp	r3, #0
 8006290:	f000 80c9 	beq.w	8006426 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006294:	4b0e      	ldr	r3, [pc, #56]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f003 030c 	and.w	r3, r3, #12
 800629c:	2b0c      	cmp	r3, #12
 800629e:	f000 8083 	beq.w	80063a8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d15e      	bne.n	8006368 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062aa:	4b09      	ldr	r3, [pc, #36]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a08      	ldr	r2, [pc, #32]	@ (80062d0 <HAL_RCC_OscConfig+0x4b8>)
 80062b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b6:	f7fc fc81 	bl	8002bbc <HAL_GetTick>
 80062ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062bc:	e00c      	b.n	80062d8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062be:	f7fc fc7d 	bl	8002bbc <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d905      	bls.n	80062d8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e0ab      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
 80062d0:	40021000 	.word	0x40021000
 80062d4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062d8:	4b55      	ldr	r3, [pc, #340]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1ec      	bne.n	80062be <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062e4:	4b52      	ldr	r3, [pc, #328]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	4b52      	ldr	r3, [pc, #328]	@ (8006434 <HAL_RCC_OscConfig+0x61c>)
 80062ea:	4013      	ands	r3, r2
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	6a11      	ldr	r1, [r2, #32]
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062f4:	3a01      	subs	r2, #1
 80062f6:	0112      	lsls	r2, r2, #4
 80062f8:	4311      	orrs	r1, r2
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80062fe:	0212      	lsls	r2, r2, #8
 8006300:	4311      	orrs	r1, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006306:	0852      	lsrs	r2, r2, #1
 8006308:	3a01      	subs	r2, #1
 800630a:	0552      	lsls	r2, r2, #21
 800630c:	4311      	orrs	r1, r2
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006312:	0852      	lsrs	r2, r2, #1
 8006314:	3a01      	subs	r2, #1
 8006316:	0652      	lsls	r2, r2, #25
 8006318:	4311      	orrs	r1, r2
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800631e:	06d2      	lsls	r2, r2, #27
 8006320:	430a      	orrs	r2, r1
 8006322:	4943      	ldr	r1, [pc, #268]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 8006324:	4313      	orrs	r3, r2
 8006326:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006328:	4b41      	ldr	r3, [pc, #260]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a40      	ldr	r2, [pc, #256]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800632e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006332:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006334:	4b3e      	ldr	r3, [pc, #248]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	4a3d      	ldr	r2, [pc, #244]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800633a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800633e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006340:	f7fc fc3c 	bl	8002bbc <HAL_GetTick>
 8006344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006346:	e008      	b.n	800635a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006348:	f7fc fc38 	bl	8002bbc <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e066      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800635a:	4b35      	ldr	r3, [pc, #212]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0f0      	beq.n	8006348 <HAL_RCC_OscConfig+0x530>
 8006366:	e05e      	b.n	8006426 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006368:	4b31      	ldr	r3, [pc, #196]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a30      	ldr	r2, [pc, #192]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800636e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006374:	f7fc fc22 	bl	8002bbc <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800637a:	e008      	b.n	800638e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800637c:	f7fc fc1e 	bl	8002bbc <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b02      	cmp	r3, #2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e04c      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800638e:	4b28      	ldr	r3, [pc, #160]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1f0      	bne.n	800637c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800639a:	4b25      	ldr	r3, [pc, #148]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	4924      	ldr	r1, [pc, #144]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 80063a0:	4b25      	ldr	r3, [pc, #148]	@ (8006438 <HAL_RCC_OscConfig+0x620>)
 80063a2:	4013      	ands	r3, r2
 80063a4:	60cb      	str	r3, [r1, #12]
 80063a6:	e03e      	b.n	8006426 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e039      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80063b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006430 <HAL_RCC_OscConfig+0x618>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f003 0203 	and.w	r2, r3, #3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d12c      	bne.n	8006422 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d2:	3b01      	subs	r3, #1
 80063d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d123      	bne.n	8006422 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d11b      	bne.n	8006422 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d113      	bne.n	8006422 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006404:	085b      	lsrs	r3, r3, #1
 8006406:	3b01      	subs	r3, #1
 8006408:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800640a:	429a      	cmp	r2, r3
 800640c:	d109      	bne.n	8006422 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006418:	085b      	lsrs	r3, r3, #1
 800641a:	3b01      	subs	r3, #1
 800641c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800641e:	429a      	cmp	r2, r3
 8006420:	d001      	beq.n	8006426 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e000      	b.n	8006428 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3720      	adds	r7, #32
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}
 8006430:	40021000 	.word	0x40021000
 8006434:	019f800c 	.word	0x019f800c
 8006438:	feeefffc 	.word	0xfeeefffc

0800643c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006446:	2300      	movs	r3, #0
 8006448:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d101      	bne.n	8006454 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e11e      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006454:	4b91      	ldr	r3, [pc, #580]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d910      	bls.n	8006484 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006462:	4b8e      	ldr	r3, [pc, #568]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f023 020f 	bic.w	r2, r3, #15
 800646a:	498c      	ldr	r1, [pc, #560]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	4313      	orrs	r3, r2
 8006470:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006472:	4b8a      	ldr	r3, [pc, #552]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 030f 	and.w	r3, r3, #15
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	429a      	cmp	r2, r3
 800647e:	d001      	beq.n	8006484 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e106      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	d073      	beq.n	8006578 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b03      	cmp	r3, #3
 8006496:	d129      	bne.n	80064ec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006498:	4b81      	ldr	r3, [pc, #516]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d101      	bne.n	80064a8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e0f4      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80064a8:	f000 f9d0 	bl	800684c <RCC_GetSysClockFreqFromPLLSource>
 80064ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	4a7c      	ldr	r2, [pc, #496]	@ (80066a4 <HAL_RCC_ClockConfig+0x268>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d93f      	bls.n	8006536 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80064b6:	4b7a      	ldr	r3, [pc, #488]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d009      	beq.n	80064d6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d033      	beq.n	8006536 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d12f      	bne.n	8006536 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064d6:	4b72      	ldr	r3, [pc, #456]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064de:	4a70      	ldr	r2, [pc, #448]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80064e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80064e6:	2380      	movs	r3, #128	@ 0x80
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	e024      	b.n	8006536 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d107      	bne.n	8006504 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064f4:	4b6a      	ldr	r3, [pc, #424]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d109      	bne.n	8006514 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e0c6      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006504:	4b66      	ldr	r3, [pc, #408]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800650c:	2b00      	cmp	r3, #0
 800650e:	d101      	bne.n	8006514 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e0be      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006514:	f000 f8ce 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 8006518:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	4a61      	ldr	r2, [pc, #388]	@ (80066a4 <HAL_RCC_ClockConfig+0x268>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d909      	bls.n	8006536 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006522:	4b5f      	ldr	r3, [pc, #380]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800652a:	4a5d      	ldr	r2, [pc, #372]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 800652c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006530:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006532:	2380      	movs	r3, #128	@ 0x80
 8006534:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006536:	4b5a      	ldr	r3, [pc, #360]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f023 0203 	bic.w	r2, r3, #3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	4957      	ldr	r1, [pc, #348]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006544:	4313      	orrs	r3, r2
 8006546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006548:	f7fc fb38 	bl	8002bbc <HAL_GetTick>
 800654c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800654e:	e00a      	b.n	8006566 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006550:	f7fc fb34 	bl	8002bbc <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800655e:	4293      	cmp	r3, r2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e095      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006566:	4b4e      	ldr	r3, [pc, #312]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 020c 	and.w	r2, r3, #12
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	429a      	cmp	r2, r3
 8006576:	d1eb      	bne.n	8006550 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d023      	beq.n	80065cc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0304 	and.w	r3, r3, #4
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006590:	4b43      	ldr	r3, [pc, #268]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	4a42      	ldr	r2, [pc, #264]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006596:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800659a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d007      	beq.n	80065b8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80065a8:	4b3d      	ldr	r3, [pc, #244]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80065b0:	4a3b      	ldr	r2, [pc, #236]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80065b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065b8:	4b39      	ldr	r3, [pc, #228]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	4936      	ldr	r1, [pc, #216]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	608b      	str	r3, [r1, #8]
 80065ca:	e008      	b.n	80065de <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b80      	cmp	r3, #128	@ 0x80
 80065d0:	d105      	bne.n	80065de <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80065d2:	4b33      	ldr	r3, [pc, #204]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	4a32      	ldr	r2, [pc, #200]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 80065d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065dc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065de:	4b2f      	ldr	r3, [pc, #188]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d21d      	bcs.n	8006628 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065ec:	4b2b      	ldr	r3, [pc, #172]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f023 020f 	bic.w	r2, r3, #15
 80065f4:	4929      	ldr	r1, [pc, #164]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80065fc:	f7fc fade 	bl	8002bbc <HAL_GetTick>
 8006600:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006602:	e00a      	b.n	800661a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006604:	f7fc fada 	bl	8002bbc <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006612:	4293      	cmp	r3, r2
 8006614:	d901      	bls.n	800661a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e03b      	b.n	8006692 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800661a:	4b20      	ldr	r3, [pc, #128]	@ (800669c <HAL_RCC_ClockConfig+0x260>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 030f 	and.w	r3, r3, #15
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	429a      	cmp	r2, r3
 8006626:	d1ed      	bne.n	8006604 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0304 	and.w	r3, r3, #4
 8006630:	2b00      	cmp	r3, #0
 8006632:	d008      	beq.n	8006646 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006634:	4b1a      	ldr	r3, [pc, #104]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	4917      	ldr	r1, [pc, #92]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006642:	4313      	orrs	r3, r2
 8006644:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0308 	and.w	r3, r3, #8
 800664e:	2b00      	cmp	r3, #0
 8006650:	d009      	beq.n	8006666 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006652:	4b13      	ldr	r3, [pc, #76]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	490f      	ldr	r1, [pc, #60]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 8006662:	4313      	orrs	r3, r2
 8006664:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006666:	f000 f825 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 800666a:	4602      	mov	r2, r0
 800666c:	4b0c      	ldr	r3, [pc, #48]	@ (80066a0 <HAL_RCC_ClockConfig+0x264>)
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	091b      	lsrs	r3, r3, #4
 8006672:	f003 030f 	and.w	r3, r3, #15
 8006676:	490c      	ldr	r1, [pc, #48]	@ (80066a8 <HAL_RCC_ClockConfig+0x26c>)
 8006678:	5ccb      	ldrb	r3, [r1, r3]
 800667a:	f003 031f 	and.w	r3, r3, #31
 800667e:	fa22 f303 	lsr.w	r3, r2, r3
 8006682:	4a0a      	ldr	r2, [pc, #40]	@ (80066ac <HAL_RCC_ClockConfig+0x270>)
 8006684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006686:	4b0a      	ldr	r3, [pc, #40]	@ (80066b0 <HAL_RCC_ClockConfig+0x274>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4618      	mov	r0, r3
 800668c:	f7fb fe62 	bl	8002354 <HAL_InitTick>
 8006690:	4603      	mov	r3, r0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3718      	adds	r7, #24
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	40022000 	.word	0x40022000
 80066a0:	40021000 	.word	0x40021000
 80066a4:	04c4b400 	.word	0x04c4b400
 80066a8:	0801a734 	.word	0x0801a734
 80066ac:	20000020 	.word	0x20000020
 80066b0:	20000024 	.word	0x20000024

080066b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80066ba:	4b2c      	ldr	r3, [pc, #176]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f003 030c 	and.w	r3, r3, #12
 80066c2:	2b04      	cmp	r3, #4
 80066c4:	d102      	bne.n	80066cc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80066c6:	4b2a      	ldr	r3, [pc, #168]	@ (8006770 <HAL_RCC_GetSysClockFreq+0xbc>)
 80066c8:	613b      	str	r3, [r7, #16]
 80066ca:	e047      	b.n	800675c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80066cc:	4b27      	ldr	r3, [pc, #156]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d102      	bne.n	80066de <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80066d8:	4b26      	ldr	r3, [pc, #152]	@ (8006774 <HAL_RCC_GetSysClockFreq+0xc0>)
 80066da:	613b      	str	r3, [r7, #16]
 80066dc:	e03e      	b.n	800675c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80066de:	4b23      	ldr	r3, [pc, #140]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	f003 030c 	and.w	r3, r3, #12
 80066e6:	2b0c      	cmp	r3, #12
 80066e8:	d136      	bne.n	8006758 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066ea:	4b20      	ldr	r3, [pc, #128]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f003 0303 	and.w	r3, r3, #3
 80066f2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066f4:	4b1d      	ldr	r3, [pc, #116]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	091b      	lsrs	r3, r3, #4
 80066fa:	f003 030f 	and.w	r3, r3, #15
 80066fe:	3301      	adds	r3, #1
 8006700:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2b03      	cmp	r3, #3
 8006706:	d10c      	bne.n	8006722 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006708:	4a1a      	ldr	r2, [pc, #104]	@ (8006774 <HAL_RCC_GetSysClockFreq+0xc0>)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006710:	4a16      	ldr	r2, [pc, #88]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006712:	68d2      	ldr	r2, [r2, #12]
 8006714:	0a12      	lsrs	r2, r2, #8
 8006716:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800671a:	fb02 f303 	mul.w	r3, r2, r3
 800671e:	617b      	str	r3, [r7, #20]
      break;
 8006720:	e00c      	b.n	800673c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006722:	4a13      	ldr	r2, [pc, #76]	@ (8006770 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	fbb2 f3f3 	udiv	r3, r2, r3
 800672a:	4a10      	ldr	r2, [pc, #64]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 800672c:	68d2      	ldr	r2, [r2, #12]
 800672e:	0a12      	lsrs	r2, r2, #8
 8006730:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006734:	fb02 f303 	mul.w	r3, r2, r3
 8006738:	617b      	str	r3, [r7, #20]
      break;
 800673a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800673c:	4b0b      	ldr	r3, [pc, #44]	@ (800676c <HAL_RCC_GetSysClockFreq+0xb8>)
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	0e5b      	lsrs	r3, r3, #25
 8006742:	f003 0303 	and.w	r3, r3, #3
 8006746:	3301      	adds	r3, #1
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	fbb2 f3f3 	udiv	r3, r2, r3
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	e001      	b.n	800675c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800675c:	693b      	ldr	r3, [r7, #16]
}
 800675e:	4618      	mov	r0, r3
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40021000 	.word	0x40021000
 8006770:	00f42400 	.word	0x00f42400
 8006774:	016e3600 	.word	0x016e3600

08006778 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006778:	b480      	push	{r7}
 800677a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800677c:	4b03      	ldr	r3, [pc, #12]	@ (800678c <HAL_RCC_GetHCLKFreq+0x14>)
 800677e:	681b      	ldr	r3, [r3, #0]
}
 8006780:	4618      	mov	r0, r3
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	20000020 	.word	0x20000020

08006790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006794:	f7ff fff0 	bl	8006778 <HAL_RCC_GetHCLKFreq>
 8006798:	4602      	mov	r2, r0
 800679a:	4b06      	ldr	r3, [pc, #24]	@ (80067b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	0a1b      	lsrs	r3, r3, #8
 80067a0:	f003 0307 	and.w	r3, r3, #7
 80067a4:	4904      	ldr	r1, [pc, #16]	@ (80067b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80067a6:	5ccb      	ldrb	r3, [r1, r3]
 80067a8:	f003 031f 	and.w	r3, r3, #31
 80067ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40021000 	.word	0x40021000
 80067b8:	0801a744 	.word	0x0801a744

080067bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80067c0:	f7ff ffda 	bl	8006778 <HAL_RCC_GetHCLKFreq>
 80067c4:	4602      	mov	r2, r0
 80067c6:	4b06      	ldr	r3, [pc, #24]	@ (80067e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	0adb      	lsrs	r3, r3, #11
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	4904      	ldr	r1, [pc, #16]	@ (80067e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80067d2:	5ccb      	ldrb	r3, [r1, r3]
 80067d4:	f003 031f 	and.w	r3, r3, #31
 80067d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067dc:	4618      	mov	r0, r3
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	40021000 	.word	0x40021000
 80067e4:	0801a744 	.word	0x0801a744

080067e8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	220f      	movs	r2, #15
 80067f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80067f8:	4b12      	ldr	r3, [pc, #72]	@ (8006844 <HAL_RCC_GetClockConfig+0x5c>)
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f003 0203 	and.w	r2, r3, #3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006804:	4b0f      	ldr	r3, [pc, #60]	@ (8006844 <HAL_RCC_GetClockConfig+0x5c>)
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006810:	4b0c      	ldr	r3, [pc, #48]	@ (8006844 <HAL_RCC_GetClockConfig+0x5c>)
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800681c:	4b09      	ldr	r3, [pc, #36]	@ (8006844 <HAL_RCC_GetClockConfig+0x5c>)
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	08db      	lsrs	r3, r3, #3
 8006822:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800682a:	4b07      	ldr	r3, [pc, #28]	@ (8006848 <HAL_RCC_GetClockConfig+0x60>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 020f 	and.w	r2, r3, #15
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	601a      	str	r2, [r3, #0]
}
 8006836:	bf00      	nop
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	40021000 	.word	0x40021000
 8006848:	40022000 	.word	0x40022000

0800684c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800684c:	b480      	push	{r7}
 800684e:	b087      	sub	sp, #28
 8006850:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006852:	4b1e      	ldr	r3, [pc, #120]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800685c:	4b1b      	ldr	r3, [pc, #108]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	091b      	lsrs	r3, r3, #4
 8006862:	f003 030f 	and.w	r3, r3, #15
 8006866:	3301      	adds	r3, #1
 8006868:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	2b03      	cmp	r3, #3
 800686e:	d10c      	bne.n	800688a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006870:	4a17      	ldr	r2, [pc, #92]	@ (80068d0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	fbb2 f3f3 	udiv	r3, r2, r3
 8006878:	4a14      	ldr	r2, [pc, #80]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800687a:	68d2      	ldr	r2, [r2, #12]
 800687c:	0a12      	lsrs	r2, r2, #8
 800687e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006882:	fb02 f303 	mul.w	r3, r2, r3
 8006886:	617b      	str	r3, [r7, #20]
    break;
 8006888:	e00c      	b.n	80068a4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800688a:	4a12      	ldr	r2, [pc, #72]	@ (80068d4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006892:	4a0e      	ldr	r2, [pc, #56]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006894:	68d2      	ldr	r2, [r2, #12]
 8006896:	0a12      	lsrs	r2, r2, #8
 8006898:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800689c:	fb02 f303 	mul.w	r3, r2, r3
 80068a0:	617b      	str	r3, [r7, #20]
    break;
 80068a2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80068a4:	4b09      	ldr	r3, [pc, #36]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	0e5b      	lsrs	r3, r3, #25
 80068aa:	f003 0303 	and.w	r3, r3, #3
 80068ae:	3301      	adds	r3, #1
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80068bc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80068be:	687b      	ldr	r3, [r7, #4]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	371c      	adds	r7, #28
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr
 80068cc:	40021000 	.word	0x40021000
 80068d0:	016e3600 	.word	0x016e3600
 80068d4:	00f42400 	.word	0x00f42400

080068d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80068e0:	2300      	movs	r3, #0
 80068e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068e4:	2300      	movs	r3, #0
 80068e6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 8098 	beq.w	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068f6:	2300      	movs	r3, #0
 80068f8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068fa:	4b43      	ldr	r3, [pc, #268]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10d      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006906:	4b40      	ldr	r3, [pc, #256]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800690a:	4a3f      	ldr	r2, [pc, #252]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800690c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006910:	6593      	str	r3, [r2, #88]	@ 0x58
 8006912:	4b3d      	ldr	r3, [pc, #244]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800691a:	60bb      	str	r3, [r7, #8]
 800691c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800691e:	2301      	movs	r3, #1
 8006920:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006922:	4b3a      	ldr	r3, [pc, #232]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a39      	ldr	r2, [pc, #228]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800692c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800692e:	f7fc f945 	bl	8002bbc <HAL_GetTick>
 8006932:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006934:	e009      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006936:	f7fc f941 	bl	8002bbc <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d902      	bls.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	74fb      	strb	r3, [r7, #19]
        break;
 8006948:	e005      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800694a:	4b30      	ldr	r3, [pc, #192]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006952:	2b00      	cmp	r3, #0
 8006954:	d0ef      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006956:	7cfb      	ldrb	r3, [r7, #19]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d159      	bne.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800695c:	4b2a      	ldr	r3, [pc, #168]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800695e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006966:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d01e      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	429a      	cmp	r2, r3
 8006976:	d019      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006978:	4b23      	ldr	r3, [pc, #140]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800697a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006982:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006984:	4b20      	ldr	r3, [pc, #128]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800698a:	4a1f      	ldr	r2, [pc, #124]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800698c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006994:	4b1c      	ldr	r3, [pc, #112]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800699a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800699c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80069a4:	4a18      	ldr	r2, [pc, #96]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d016      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b6:	f7fc f901 	bl	8002bbc <HAL_GetTick>
 80069ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069bc:	e00b      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069be:	f7fc f8fd 	bl	8002bbc <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d902      	bls.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	74fb      	strb	r3, [r7, #19]
            break;
 80069d4:	e006      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d0ec      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80069e4:	7cfb      	ldrb	r3, [r7, #19]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10b      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069ea:	4b07      	ldr	r3, [pc, #28]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f8:	4903      	ldr	r1, [pc, #12]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006a00:	e008      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a02:	7cfb      	ldrb	r3, [r7, #19]
 8006a04:	74bb      	strb	r3, [r7, #18]
 8006a06:	e005      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006a08:	40021000 	.word	0x40021000
 8006a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a10:	7cfb      	ldrb	r3, [r7, #19]
 8006a12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a14:	7c7b      	ldrb	r3, [r7, #17]
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d105      	bne.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a1a:	4ba7      	ldr	r3, [pc, #668]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1e:	4aa6      	ldr	r2, [pc, #664]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a24:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a32:	4ba1      	ldr	r3, [pc, #644]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a38:	f023 0203 	bic.w	r2, r3, #3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	499d      	ldr	r1, [pc, #628]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00a      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a54:	4b98      	ldr	r3, [pc, #608]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5a:	f023 020c 	bic.w	r2, r3, #12
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	4995      	ldr	r1, [pc, #596]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0304 	and.w	r3, r3, #4
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00a      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a76:	4b90      	ldr	r3, [pc, #576]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	498c      	ldr	r1, [pc, #560]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00a      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a98:	4b87      	ldr	r3, [pc, #540]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	4984      	ldr	r1, [pc, #528]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0310 	and.w	r3, r3, #16
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00a      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006aba:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	497b      	ldr	r1, [pc, #492]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0320 	and.w	r3, r3, #32
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00a      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006adc:	4b76      	ldr	r3, [pc, #472]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	4973      	ldr	r1, [pc, #460]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006afe:	4b6e      	ldr	r3, [pc, #440]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	496a      	ldr	r1, [pc, #424]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00a      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b20:	4b65      	ldr	r3, [pc, #404]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	4962      	ldr	r1, [pc, #392]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00a      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b42:	4b5d      	ldr	r3, [pc, #372]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b50:	4959      	ldr	r1, [pc, #356]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00a      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b64:	4b54      	ldr	r3, [pc, #336]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b6a:	f023 0203 	bic.w	r2, r3, #3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b72:	4951      	ldr	r1, [pc, #324]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00a      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b86:	4b4c      	ldr	r3, [pc, #304]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b94:	4948      	ldr	r1, [pc, #288]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d015      	beq.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ba8:	4b43      	ldr	r3, [pc, #268]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb6:	4940      	ldr	r1, [pc, #256]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bc6:	d105      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	4a3a      	ldr	r2, [pc, #232]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bd2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d015      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006be0:	4b35      	ldr	r3, [pc, #212]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bee:	4932      	ldr	r1, [pc, #200]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bfe:	d105      	bne.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c00:	4b2d      	ldr	r3, [pc, #180]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	4a2c      	ldr	r2, [pc, #176]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c0a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d015      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c18:	4b27      	ldr	r3, [pc, #156]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c1e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c26:	4924      	ldr	r1, [pc, #144]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c36:	d105      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c38:	4b1f      	ldr	r3, [pc, #124]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c42:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d015      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c50:	4b19      	ldr	r3, [pc, #100]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c5e:	4916      	ldr	r1, [pc, #88]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6e:	d105      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c70:	4b11      	ldr	r3, [pc, #68]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	4a10      	ldr	r2, [pc, #64]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c7a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d019      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c88:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c96:	4908      	ldr	r1, [pc, #32]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ca6:	d109      	bne.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ca8:	4b03      	ldr	r3, [pc, #12]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	4a02      	ldr	r2, [pc, #8]	@ (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cb2:	60d3      	str	r3, [r2, #12]
 8006cb4:	e002      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006cb6:	bf00      	nop
 8006cb8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d015      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006cc8:	4b29      	ldr	r3, [pc, #164]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd6:	4926      	ldr	r1, [pc, #152]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ce6:	d105      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ce8:	4b21      	ldr	r3, [pc, #132]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	4a20      	ldr	r2, [pc, #128]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cf2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d015      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006d00:	4b1b      	ldr	r3, [pc, #108]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d06:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d0e:	4918      	ldr	r1, [pc, #96]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1e:	d105      	bne.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d20:	4b13      	ldr	r3, [pc, #76]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	4a12      	ldr	r2, [pc, #72]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d2a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d015      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006d38:	4b0d      	ldr	r3, [pc, #52]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d46:	490a      	ldr	r1, [pc, #40]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d56:	d105      	bne.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d58:	4b05      	ldr	r3, [pc, #20]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	4a04      	ldr	r2, [pc, #16]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006d64:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	40021000 	.word	0x40021000

08006d74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e049      	b.n	8006e1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d106      	bne.n	8006da0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f7fb fce2 	bl	8002764 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	3304      	adds	r3, #4
 8006db0:	4619      	mov	r1, r3
 8006db2:	4610      	mov	r0, r2
 8006db4:	f000 fb3c 	bl	8007430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
	...

08006e24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d001      	beq.n	8006e3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e054      	b.n	8006ee6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68da      	ldr	r2, [r3, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f042 0201 	orr.w	r2, r2, #1
 8006e52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a26      	ldr	r2, [pc, #152]	@ (8006ef4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d022      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e66:	d01d      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a22      	ldr	r2, [pc, #136]	@ (8006ef8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d018      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a21      	ldr	r2, [pc, #132]	@ (8006efc <HAL_TIM_Base_Start_IT+0xd8>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d013      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a1f      	ldr	r2, [pc, #124]	@ (8006f00 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00e      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8006f04 <HAL_TIM_Base_Start_IT+0xe0>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d009      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a1c      	ldr	r2, [pc, #112]	@ (8006f08 <HAL_TIM_Base_Start_IT+0xe4>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d004      	beq.n	8006ea4 <HAL_TIM_Base_Start_IT+0x80>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8006f0c <HAL_TIM_Base_Start_IT+0xe8>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d115      	bne.n	8006ed0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689a      	ldr	r2, [r3, #8]
 8006eaa:	4b19      	ldr	r3, [pc, #100]	@ (8006f10 <HAL_TIM_Base_Start_IT+0xec>)
 8006eac:	4013      	ands	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2b06      	cmp	r3, #6
 8006eb4:	d015      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0xbe>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ebc:	d011      	beq.n	8006ee2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f042 0201 	orr.w	r2, r2, #1
 8006ecc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ece:	e008      	b.n	8006ee2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f042 0201 	orr.w	r2, r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	e000      	b.n	8006ee4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	40012c00 	.word	0x40012c00
 8006ef8:	40000400 	.word	0x40000400
 8006efc:	40000800 	.word	0x40000800
 8006f00:	40000c00 	.word	0x40000c00
 8006f04:	40013400 	.word	0x40013400
 8006f08:	40014000 	.word	0x40014000
 8006f0c:	40015000 	.word	0x40015000
 8006f10:	00010007 	.word	0x00010007

08006f14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d020      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f003 0302 	and.w	r3, r3, #2
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d01b      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f06f 0202 	mvn.w	r2, #2
 8006f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	f003 0303 	and.w	r3, r3, #3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d003      	beq.n	8006f66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fa48 	bl	80073f4 <HAL_TIM_IC_CaptureCallback>
 8006f64:	e005      	b.n	8006f72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 fa3a 	bl	80073e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f000 fa4b 	bl	8007408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	f003 0304 	and.w	r3, r3, #4
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d020      	beq.n	8006fc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d01b      	beq.n	8006fc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f06f 0204 	mvn.w	r2, #4
 8006f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2202      	movs	r2, #2
 8006f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	699b      	ldr	r3, [r3, #24]
 8006fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fa22 	bl	80073f4 <HAL_TIM_IC_CaptureCallback>
 8006fb0:	e005      	b.n	8006fbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fa14 	bl	80073e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fa25 	bl	8007408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f003 0308 	and.w	r3, r3, #8
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d020      	beq.n	8007010 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d01b      	beq.n	8007010 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f06f 0208 	mvn.w	r2, #8
 8006fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2204      	movs	r2, #4
 8006fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	69db      	ldr	r3, [r3, #28]
 8006fee:	f003 0303 	and.w	r3, r3, #3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f9fc 	bl	80073f4 <HAL_TIM_IC_CaptureCallback>
 8006ffc:	e005      	b.n	800700a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f9ee 	bl	80073e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f9ff 	bl	8007408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f003 0310 	and.w	r3, r3, #16
 8007016:	2b00      	cmp	r3, #0
 8007018:	d020      	beq.n	800705c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f003 0310 	and.w	r3, r3, #16
 8007020:	2b00      	cmp	r3, #0
 8007022:	d01b      	beq.n	800705c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f06f 0210 	mvn.w	r2, #16
 800702c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2208      	movs	r2, #8
 8007032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	69db      	ldr	r3, [r3, #28]
 800703a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800703e:	2b00      	cmp	r3, #0
 8007040:	d003      	beq.n	800704a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9d6 	bl	80073f4 <HAL_TIM_IC_CaptureCallback>
 8007048:	e005      	b.n	8007056 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f9c8 	bl	80073e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f9d9 	bl	8007408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00c      	beq.n	8007080 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f003 0301 	and.w	r3, r3, #1
 800706c:	2b00      	cmp	r3, #0
 800706e:	d007      	beq.n	8007080 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f06f 0201 	mvn.w	r2, #1
 8007078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f7fa ffb2 	bl	8001fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007086:	2b00      	cmp	r3, #0
 8007088:	d104      	bne.n	8007094 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00c      	beq.n	80070ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80070a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fbb1 	bl	8007810 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00c      	beq.n	80070d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d007      	beq.n	80070d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80070ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fba9 	bl	8007824 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00c      	beq.n	80070f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d007      	beq.n	80070f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f993 	bl	800741c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f003 0320 	and.w	r3, r3, #32
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00c      	beq.n	800711a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f003 0320 	and.w	r3, r3, #32
 8007106:	2b00      	cmp	r3, #0
 8007108:	d007      	beq.n	800711a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f06f 0220 	mvn.w	r2, #32
 8007112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 fb71 	bl	80077fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007120:	2b00      	cmp	r3, #0
 8007122:	d00c      	beq.n	800713e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d007      	beq.n	800713e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fb7d 	bl	8007838 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00c      	beq.n	8007162 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d007      	beq.n	8007162 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800715a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fb75 	bl	800784c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00c      	beq.n	8007186 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d007      	beq.n	8007186 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800717e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 fb6d 	bl	8007860 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00c      	beq.n	80071aa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d007      	beq.n	80071aa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80071a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 fb65 	bl	8007874 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071aa:	bf00      	nop
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d101      	bne.n	80071d0 <HAL_TIM_ConfigClockSource+0x1c>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e0f6      	b.n	80073be <HAL_TIM_ConfigClockSource+0x20a>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80071ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80071f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a6f      	ldr	r2, [pc, #444]	@ (80073c8 <HAL_TIM_ConfigClockSource+0x214>)
 800720a:	4293      	cmp	r3, r2
 800720c:	f000 80c1 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007210:	4a6d      	ldr	r2, [pc, #436]	@ (80073c8 <HAL_TIM_ConfigClockSource+0x214>)
 8007212:	4293      	cmp	r3, r2
 8007214:	f200 80c6 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007218:	4a6c      	ldr	r2, [pc, #432]	@ (80073cc <HAL_TIM_ConfigClockSource+0x218>)
 800721a:	4293      	cmp	r3, r2
 800721c:	f000 80b9 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007220:	4a6a      	ldr	r2, [pc, #424]	@ (80073cc <HAL_TIM_ConfigClockSource+0x218>)
 8007222:	4293      	cmp	r3, r2
 8007224:	f200 80be 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007228:	4a69      	ldr	r2, [pc, #420]	@ (80073d0 <HAL_TIM_ConfigClockSource+0x21c>)
 800722a:	4293      	cmp	r3, r2
 800722c:	f000 80b1 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007230:	4a67      	ldr	r2, [pc, #412]	@ (80073d0 <HAL_TIM_ConfigClockSource+0x21c>)
 8007232:	4293      	cmp	r3, r2
 8007234:	f200 80b6 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007238:	4a66      	ldr	r2, [pc, #408]	@ (80073d4 <HAL_TIM_ConfigClockSource+0x220>)
 800723a:	4293      	cmp	r3, r2
 800723c:	f000 80a9 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007240:	4a64      	ldr	r2, [pc, #400]	@ (80073d4 <HAL_TIM_ConfigClockSource+0x220>)
 8007242:	4293      	cmp	r3, r2
 8007244:	f200 80ae 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007248:	4a63      	ldr	r2, [pc, #396]	@ (80073d8 <HAL_TIM_ConfigClockSource+0x224>)
 800724a:	4293      	cmp	r3, r2
 800724c:	f000 80a1 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007250:	4a61      	ldr	r2, [pc, #388]	@ (80073d8 <HAL_TIM_ConfigClockSource+0x224>)
 8007252:	4293      	cmp	r3, r2
 8007254:	f200 80a6 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007258:	4a60      	ldr	r2, [pc, #384]	@ (80073dc <HAL_TIM_ConfigClockSource+0x228>)
 800725a:	4293      	cmp	r3, r2
 800725c:	f000 8099 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007260:	4a5e      	ldr	r2, [pc, #376]	@ (80073dc <HAL_TIM_ConfigClockSource+0x228>)
 8007262:	4293      	cmp	r3, r2
 8007264:	f200 809e 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007268:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800726c:	f000 8091 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007270:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007274:	f200 8096 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007278:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800727c:	f000 8089 	beq.w	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 8007280:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007284:	f200 808e 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007288:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800728c:	d03e      	beq.n	800730c <HAL_TIM_ConfigClockSource+0x158>
 800728e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007292:	f200 8087 	bhi.w	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8007296:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800729a:	f000 8086 	beq.w	80073aa <HAL_TIM_ConfigClockSource+0x1f6>
 800729e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072a2:	d87f      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072a4:	2b70      	cmp	r3, #112	@ 0x70
 80072a6:	d01a      	beq.n	80072de <HAL_TIM_ConfigClockSource+0x12a>
 80072a8:	2b70      	cmp	r3, #112	@ 0x70
 80072aa:	d87b      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072ac:	2b60      	cmp	r3, #96	@ 0x60
 80072ae:	d050      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0x19e>
 80072b0:	2b60      	cmp	r3, #96	@ 0x60
 80072b2:	d877      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072b4:	2b50      	cmp	r3, #80	@ 0x50
 80072b6:	d03c      	beq.n	8007332 <HAL_TIM_ConfigClockSource+0x17e>
 80072b8:	2b50      	cmp	r3, #80	@ 0x50
 80072ba:	d873      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072bc:	2b40      	cmp	r3, #64	@ 0x40
 80072be:	d058      	beq.n	8007372 <HAL_TIM_ConfigClockSource+0x1be>
 80072c0:	2b40      	cmp	r3, #64	@ 0x40
 80072c2:	d86f      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072c4:	2b30      	cmp	r3, #48	@ 0x30
 80072c6:	d064      	beq.n	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 80072c8:	2b30      	cmp	r3, #48	@ 0x30
 80072ca:	d86b      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072cc:	2b20      	cmp	r3, #32
 80072ce:	d060      	beq.n	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 80072d0:	2b20      	cmp	r3, #32
 80072d2:	d867      	bhi.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d05c      	beq.n	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 80072d8:	2b10      	cmp	r3, #16
 80072da:	d05a      	beq.n	8007392 <HAL_TIM_ConfigClockSource+0x1de>
 80072dc:	e062      	b.n	80073a4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072ee:	f000 f9cf 	bl	8007690 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007300:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	609a      	str	r2, [r3, #8]
      break;
 800730a:	e04f      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800731c:	f000 f9b8 	bl	8007690 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689a      	ldr	r2, [r3, #8]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800732e:	609a      	str	r2, [r3, #8]
      break;
 8007330:	e03c      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800733e:	461a      	mov	r2, r3
 8007340:	f000 f92a 	bl	8007598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2150      	movs	r1, #80	@ 0x50
 800734a:	4618      	mov	r0, r3
 800734c:	f000 f983 	bl	8007656 <TIM_ITRx_SetConfig>
      break;
 8007350:	e02c      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800735e:	461a      	mov	r2, r3
 8007360:	f000 f949 	bl	80075f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2160      	movs	r1, #96	@ 0x60
 800736a:	4618      	mov	r0, r3
 800736c:	f000 f973 	bl	8007656 <TIM_ITRx_SetConfig>
      break;
 8007370:	e01c      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800737e:	461a      	mov	r2, r3
 8007380:	f000 f90a 	bl	8007598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2140      	movs	r1, #64	@ 0x40
 800738a:	4618      	mov	r0, r3
 800738c:	f000 f963 	bl	8007656 <TIM_ITRx_SetConfig>
      break;
 8007390:	e00c      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4619      	mov	r1, r3
 800739c:	4610      	mov	r0, r2
 800739e:	f000 f95a 	bl	8007656 <TIM_ITRx_SetConfig>
      break;
 80073a2:	e003      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	73fb      	strb	r3, [r7, #15]
      break;
 80073a8:	e000      	b.n	80073ac <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80073aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	00100070 	.word	0x00100070
 80073cc:	00100060 	.word	0x00100060
 80073d0:	00100050 	.word	0x00100050
 80073d4:	00100040 	.word	0x00100040
 80073d8:	00100030 	.word	0x00100030
 80073dc:	00100020 	.word	0x00100020

080073e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a4c      	ldr	r2, [pc, #304]	@ (8007574 <TIM_Base_SetConfig+0x144>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d017      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800744e:	d013      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a49      	ldr	r2, [pc, #292]	@ (8007578 <TIM_Base_SetConfig+0x148>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d00f      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a48      	ldr	r2, [pc, #288]	@ (800757c <TIM_Base_SetConfig+0x14c>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d00b      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a47      	ldr	r2, [pc, #284]	@ (8007580 <TIM_Base_SetConfig+0x150>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d007      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a46      	ldr	r2, [pc, #280]	@ (8007584 <TIM_Base_SetConfig+0x154>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d003      	beq.n	8007478 <TIM_Base_SetConfig+0x48>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	4a45      	ldr	r2, [pc, #276]	@ (8007588 <TIM_Base_SetConfig+0x158>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d108      	bne.n	800748a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800747e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	4313      	orrs	r3, r2
 8007488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a39      	ldr	r2, [pc, #228]	@ (8007574 <TIM_Base_SetConfig+0x144>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d023      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007498:	d01f      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a36      	ldr	r2, [pc, #216]	@ (8007578 <TIM_Base_SetConfig+0x148>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d01b      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a35      	ldr	r2, [pc, #212]	@ (800757c <TIM_Base_SetConfig+0x14c>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d017      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a34      	ldr	r2, [pc, #208]	@ (8007580 <TIM_Base_SetConfig+0x150>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d013      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a33      	ldr	r2, [pc, #204]	@ (8007584 <TIM_Base_SetConfig+0x154>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d00f      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a33      	ldr	r2, [pc, #204]	@ (800758c <TIM_Base_SetConfig+0x15c>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d00b      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a32      	ldr	r2, [pc, #200]	@ (8007590 <TIM_Base_SetConfig+0x160>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d007      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a31      	ldr	r2, [pc, #196]	@ (8007594 <TIM_Base_SetConfig+0x164>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d003      	beq.n	80074da <TIM_Base_SetConfig+0xaa>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2c      	ldr	r2, [pc, #176]	@ (8007588 <TIM_Base_SetConfig+0x158>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d108      	bne.n	80074ec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	689a      	ldr	r2, [r3, #8]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a18      	ldr	r2, [pc, #96]	@ (8007574 <TIM_Base_SetConfig+0x144>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d013      	beq.n	8007540 <TIM_Base_SetConfig+0x110>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a1a      	ldr	r2, [pc, #104]	@ (8007584 <TIM_Base_SetConfig+0x154>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d00f      	beq.n	8007540 <TIM_Base_SetConfig+0x110>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a1a      	ldr	r2, [pc, #104]	@ (800758c <TIM_Base_SetConfig+0x15c>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d00b      	beq.n	8007540 <TIM_Base_SetConfig+0x110>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a19      	ldr	r2, [pc, #100]	@ (8007590 <TIM_Base_SetConfig+0x160>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d007      	beq.n	8007540 <TIM_Base_SetConfig+0x110>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a18      	ldr	r2, [pc, #96]	@ (8007594 <TIM_Base_SetConfig+0x164>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d003      	beq.n	8007540 <TIM_Base_SetConfig+0x110>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a13      	ldr	r2, [pc, #76]	@ (8007588 <TIM_Base_SetConfig+0x158>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d103      	bne.n	8007548 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	691a      	ldr	r2, [r3, #16]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b01      	cmp	r3, #1
 8007558:	d105      	bne.n	8007566 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	f023 0201 	bic.w	r2, r3, #1
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	611a      	str	r2, [r3, #16]
  }
}
 8007566:	bf00      	nop
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40012c00 	.word	0x40012c00
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800
 8007580:	40000c00 	.word	0x40000c00
 8007584:	40013400 	.word	0x40013400
 8007588:	40015000 	.word	0x40015000
 800758c:	40014000 	.word	0x40014000
 8007590:	40014400 	.word	0x40014400
 8007594:	40014800 	.word	0x40014800

08007598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007598:	b480      	push	{r7}
 800759a:	b087      	sub	sp, #28
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	f023 0201 	bic.w	r2, r3, #1
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80075c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	011b      	lsls	r3, r3, #4
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	f023 030a 	bic.w	r3, r3, #10
 80075d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4313      	orrs	r3, r2
 80075dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	621a      	str	r2, [r3, #32]
}
 80075ea:	bf00      	nop
 80075ec:	371c      	adds	r7, #28
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b087      	sub	sp, #28
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	60f8      	str	r0, [r7, #12]
 80075fe:	60b9      	str	r1, [r7, #8]
 8007600:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6a1b      	ldr	r3, [r3, #32]
 800760c:	f023 0210 	bic.w	r2, r3, #16
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	699b      	ldr	r3, [r3, #24]
 8007618:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	031b      	lsls	r3, r3, #12
 8007626:	693a      	ldr	r2, [r7, #16]
 8007628:	4313      	orrs	r3, r2
 800762a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007632:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	011b      	lsls	r3, r3, #4
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	621a      	str	r2, [r3, #32]
}
 800764a:	bf00      	nop
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr

08007656 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007656:	b480      	push	{r7}
 8007658:	b085      	sub	sp, #20
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800766c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007670:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	4313      	orrs	r3, r2
 8007678:	f043 0307 	orr.w	r3, r3, #7
 800767c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	609a      	str	r2, [r3, #8]
}
 8007684:	bf00      	nop
 8007686:	3714      	adds	r7, #20
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
 800769c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	021a      	lsls	r2, r3, #8
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	431a      	orrs	r2, r3
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	609a      	str	r2, [r3, #8]
}
 80076c4:	bf00      	nop
 80076c6:	371c      	adds	r7, #28
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d101      	bne.n	80076e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076e4:	2302      	movs	r3, #2
 80076e6:	e074      	b.n	80077d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2202      	movs	r2, #2
 80076f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a34      	ldr	r2, [pc, #208]	@ (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d009      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a33      	ldr	r2, [pc, #204]	@ (80077e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d004      	beq.n	8007726 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a31      	ldr	r2, [pc, #196]	@ (80077e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d108      	bne.n	8007738 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800772c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	4313      	orrs	r3, r2
 8007736:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800773e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007742:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a21      	ldr	r2, [pc, #132]	@ (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d022      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007768:	d01d      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a1f      	ldr	r2, [pc, #124]	@ (80077ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d018      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a1d      	ldr	r2, [pc, #116]	@ (80077f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d013      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a1c      	ldr	r2, [pc, #112]	@ (80077f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d00e      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a15      	ldr	r2, [pc, #84]	@ (80077e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d009      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a18      	ldr	r2, [pc, #96]	@ (80077f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d004      	beq.n	80077a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a11      	ldr	r2, [pc, #68]	@ (80077e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d10c      	bne.n	80077c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	68ba      	ldr	r2, [r7, #8]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	40012c00 	.word	0x40012c00
 80077e4:	40013400 	.word	0x40013400
 80077e8:	40015000 	.word	0x40015000
 80077ec:	40000400 	.word	0x40000400
 80077f0:	40000800 	.word	0x40000800
 80077f4:	40000c00 	.word	0x40000c00
 80077f8:	40014000 	.word	0x40014000

080077fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800787c:	bf00      	nop
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e042      	b.n	8007920 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d106      	bne.n	80078b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f7fa ffc7 	bl	8002840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2224      	movs	r2, #36	@ 0x24
 80078b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f022 0201 	bic.w	r2, r2, #1
 80078c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d002      	beq.n	80078d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f001 f806 	bl	80088e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fd07 	bl	80082ec <UART_SetConfig>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d101      	bne.n	80078e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e01b      	b.n	8007920 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007906:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f042 0201 	orr.w	r2, r2, #1
 8007916:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 f885 	bl	8008a28 <UART_CheckIdleState>
 800791e:	4603      	mov	r3, r0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08a      	sub	sp, #40	@ 0x28
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	4613      	mov	r3, r2
 8007934:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800793c:	2b20      	cmp	r3, #32
 800793e:	d167      	bne.n	8007a10 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d002      	beq.n	800794c <HAL_UART_Transmit_DMA+0x24>
 8007946:	88fb      	ldrh	r3, [r7, #6]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e060      	b.n	8007a12 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	88fa      	ldrh	r2, [r7, #6]
 800795a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	88fa      	ldrh	r2, [r7, #6]
 8007962:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2221      	movs	r2, #33	@ 0x21
 8007972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800797a:	2b00      	cmp	r3, #0
 800797c:	d028      	beq.n	80079d0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007982:	4a26      	ldr	r2, [pc, #152]	@ (8007a1c <HAL_UART_Transmit_DMA+0xf4>)
 8007984:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800798a:	4a25      	ldr	r2, [pc, #148]	@ (8007a20 <HAL_UART_Transmit_DMA+0xf8>)
 800798c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007992:	4a24      	ldr	r2, [pc, #144]	@ (8007a24 <HAL_UART_Transmit_DMA+0xfc>)
 8007994:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800799a:	2200      	movs	r2, #0
 800799c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a6:	4619      	mov	r1, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	3328      	adds	r3, #40	@ 0x28
 80079ae:	461a      	mov	r2, r3
 80079b0:	88fb      	ldrh	r3, [r7, #6]
 80079b2:	f7fb fab9 	bl	8002f28 <HAL_DMA_Start_IT>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d009      	beq.n	80079d0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2210      	movs	r2, #16
 80079c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2220      	movs	r2, #32
 80079c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e020      	b.n	8007a12 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2240      	movs	r2, #64	@ 0x40
 80079d6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3308      	adds	r3, #8
 80079de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	e853 3f00 	ldrex	r3, [r3]
 80079e6:	613b      	str	r3, [r7, #16]
   return(result);
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	3308      	adds	r3, #8
 80079f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f8:	623a      	str	r2, [r7, #32]
 80079fa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fc:	69f9      	ldr	r1, [r7, #28]
 80079fe:	6a3a      	ldr	r2, [r7, #32]
 8007a00:	e841 2300 	strex	r3, r2, [r1]
 8007a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1e5      	bne.n	80079d8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	e000      	b.n	8007a12 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007a10:	2302      	movs	r3, #2
  }
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3728      	adds	r7, #40	@ 0x28
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	08008ef3 	.word	0x08008ef3
 8007a20:	08008f8d 	.word	0x08008f8d
 8007a24:	08009113 	.word	0x08009113

08007a28 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b08a      	sub	sp, #40	@ 0x28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	4613      	mov	r3, r2
 8007a34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	d137      	bne.n	8007ab0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <HAL_UART_Receive_DMA+0x24>
 8007a46:	88fb      	ldrh	r3, [r7, #6]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e030      	b.n	8007ab2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a18      	ldr	r2, [pc, #96]	@ (8007abc <HAL_UART_Receive_DMA+0x94>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d01f      	beq.n	8007aa0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d018      	beq.n	8007aa0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8c:	623b      	str	r3, [r7, #32]
 8007a8e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	69f9      	ldr	r1, [r7, #28]
 8007a92:	6a3a      	ldr	r2, [r7, #32]
 8007a94:	e841 2300 	strex	r3, r2, [r1]
 8007a98:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1e6      	bne.n	8007a6e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007aa0:	88fb      	ldrh	r3, [r7, #6]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	68b9      	ldr	r1, [r7, #8]
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f001 f8d6 	bl	8008c58 <UART_Start_Receive_DMA>
 8007aac:	4603      	mov	r3, r0
 8007aae:	e000      	b.n	8007ab2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ab0:	2302      	movs	r3, #2
  }
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3728      	adds	r7, #40	@ 0x28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40008000 	.word	0x40008000

08007ac0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b090      	sub	sp, #64	@ 0x40
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ad6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ae2:	2b80      	cmp	r3, #128	@ 0x80
 8007ae4:	d139      	bne.n	8007b5a <HAL_UART_DMAStop+0x9a>
 8007ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae8:	2b21      	cmp	r3, #33	@ 0x21
 8007aea:	d136      	bne.n	8007b5a <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	3308      	adds	r3, #8
 8007af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	e853 3f00 	ldrex	r3, [r3]
 8007afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	3308      	adds	r3, #8
 8007b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b14:	e841 2300 	strex	r3, r2, [r1]
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1e5      	bne.n	8007aec <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d015      	beq.n	8007b54 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fb fa76 	bl	800301e <HAL_DMA_Abort>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00d      	beq.n	8007b54 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7fb fbeb 	bl	8003318 <HAL_DMA_GetError>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b20      	cmp	r3, #32
 8007b46:	d105      	bne.n	8007b54 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2210      	movs	r2, #16
 8007b4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e047      	b.n	8007be4 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 f925 	bl	8008da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b64:	2b40      	cmp	r3, #64	@ 0x40
 8007b66:	d13c      	bne.n	8007be2 <HAL_UART_DMAStop+0x122>
 8007b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6a:	2b22      	cmp	r3, #34	@ 0x22
 8007b6c:	d139      	bne.n	8007be2 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	3308      	adds	r3, #8
 8007b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	e853 3f00 	ldrex	r3, [r3]
 8007b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3308      	adds	r3, #8
 8007b8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b8e:	61ba      	str	r2, [r7, #24]
 8007b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b92:	6979      	ldr	r1, [r7, #20]
 8007b94:	69ba      	ldr	r2, [r7, #24]
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1e5      	bne.n	8007b6e <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d017      	beq.n	8007bdc <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fb fa33 	bl	800301e <HAL_DMA_Abort>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00e      	beq.n	8007bdc <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f7fb fba7 	bl	8003318 <HAL_DMA_GetError>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b20      	cmp	r3, #32
 8007bce:	d105      	bne.n	8007bdc <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2210      	movs	r2, #16
 8007bd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007bd8:	2303      	movs	r3, #3
 8007bda:	e003      	b.n	8007be4 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f001 f922 	bl	8008e26 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3740      	adds	r7, #64	@ 0x40
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b0ba      	sub	sp, #232	@ 0xe8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c12:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007c16:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007c1a:	4013      	ands	r3, r2
 8007c1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007c20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d11b      	bne.n	8007c60 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c2c:	f003 0320 	and.w	r3, r3, #32
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d015      	beq.n	8007c60 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c38:	f003 0320 	and.w	r3, r3, #32
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d105      	bne.n	8007c4c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007c40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d009      	beq.n	8007c60 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 8300 	beq.w	8008256 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	4798      	blx	r3
      }
      return;
 8007c5e:	e2fa      	b.n	8008256 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007c60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 8123 	beq.w	8007eb0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007c6a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007c6e:	4b8d      	ldr	r3, [pc, #564]	@ (8007ea4 <HAL_UART_IRQHandler+0x2b8>)
 8007c70:	4013      	ands	r3, r2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d106      	bne.n	8007c84 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007c76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007c7a:	4b8b      	ldr	r3, [pc, #556]	@ (8007ea8 <HAL_UART_IRQHandler+0x2bc>)
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8116 	beq.w	8007eb0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d011      	beq.n	8007cb4 <HAL_UART_IRQHandler+0xc8>
 8007c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00b      	beq.n	8007cb4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007caa:	f043 0201 	orr.w	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb8:	f003 0302 	and.w	r3, r3, #2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d011      	beq.n	8007ce4 <HAL_UART_IRQHandler+0xf8>
 8007cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cc4:	f003 0301 	and.w	r3, r3, #1
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00b      	beq.n	8007ce4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2202      	movs	r2, #2
 8007cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cda:	f043 0204 	orr.w	r2, r3, #4
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ce8:	f003 0304 	and.w	r3, r3, #4
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d011      	beq.n	8007d14 <HAL_UART_IRQHandler+0x128>
 8007cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cf4:	f003 0301 	and.w	r3, r3, #1
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2204      	movs	r2, #4
 8007d02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d0a:	f043 0202 	orr.w	r2, r3, #2
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d18:	f003 0308 	and.w	r3, r3, #8
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d017      	beq.n	8007d50 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d24:	f003 0320 	and.w	r3, r3, #32
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d105      	bne.n	8007d38 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007d2c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007d30:	4b5c      	ldr	r3, [pc, #368]	@ (8007ea4 <HAL_UART_IRQHandler+0x2b8>)
 8007d32:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00b      	beq.n	8007d50 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2208      	movs	r2, #8
 8007d3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d46:	f043 0208 	orr.w	r2, r3, #8
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d012      	beq.n	8007d82 <HAL_UART_IRQHandler+0x196>
 8007d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00c      	beq.n	8007d82 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d78:	f043 0220 	orr.w	r2, r3, #32
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f000 8266 	beq.w	800825a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d92:	f003 0320 	and.w	r3, r3, #32
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d013      	beq.n	8007dc2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d9e:	f003 0320 	and.w	r3, r3, #32
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d105      	bne.n	8007db2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007da6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d007      	beq.n	8007dc2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d003      	beq.n	8007dc2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd6:	2b40      	cmp	r3, #64	@ 0x40
 8007dd8:	d005      	beq.n	8007de6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007dda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dde:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d054      	beq.n	8007e90 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f001 f81d 	bl	8008e26 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df6:	2b40      	cmp	r3, #64	@ 0x40
 8007df8:	d146      	bne.n	8007e88 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	3308      	adds	r3, #8
 8007e00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e08:	e853 3f00 	ldrex	r3, [r3]
 8007e0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	3308      	adds	r3, #8
 8007e22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007e36:	e841 2300 	strex	r3, r2, [r1]
 8007e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007e3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1d9      	bne.n	8007dfa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d017      	beq.n	8007e80 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e56:	4a15      	ldr	r2, [pc, #84]	@ (8007eac <HAL_UART_IRQHandler+0x2c0>)
 8007e58:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7fb f935 	bl	80030d0 <HAL_DMA_Abort_IT>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d019      	beq.n	8007ea0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007e7a:	4610      	mov	r0, r2
 8007e7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e7e:	e00f      	b.n	8007ea0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fa1d 	bl	80082c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e86:	e00b      	b.n	8007ea0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fa19 	bl	80082c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e8e:	e007      	b.n	8007ea0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 fa15 	bl	80082c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007e9e:	e1dc      	b.n	800825a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ea0:	bf00      	nop
    return;
 8007ea2:	e1da      	b.n	800825a <HAL_UART_IRQHandler+0x66e>
 8007ea4:	10000001 	.word	0x10000001
 8007ea8:	04000120 	.word	0x04000120
 8007eac:	08009193 	.word	0x08009193

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	f040 8170 	bne.w	800819a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ebe:	f003 0310 	and.w	r3, r3, #16
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f000 8169 	beq.w	800819a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ecc:	f003 0310 	and.w	r3, r3, #16
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 8162 	beq.w	800819a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2210      	movs	r2, #16
 8007edc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee8:	2b40      	cmp	r3, #64	@ 0x40
 8007eea:	f040 80d8 	bne.w	800809e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007efc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f000 80af 	beq.w	8008064 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f10:	429a      	cmp	r2, r3
 8007f12:	f080 80a7 	bcs.w	8008064 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0320 	and.w	r3, r3, #32
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f040 8087 	bne.w	8008042 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	461a      	mov	r2, r3
 8007f5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f6e:	e841 2300 	strex	r3, r2, [r1]
 8007f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1da      	bne.n	8007f34 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	3308      	adds	r3, #8
 8007f84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f88:	e853 3f00 	ldrex	r3, [r3]
 8007f8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f90:	f023 0301 	bic.w	r3, r3, #1
 8007f94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	3308      	adds	r3, #8
 8007f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007fa2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007fa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007faa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007fb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e1      	bne.n	8007f7e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3308      	adds	r3, #8
 8007fda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007fde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007fe4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007fe6:	e841 2300 	strex	r3, r2, [r1]
 8007fea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1e3      	bne.n	8007fba <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800800e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008010:	f023 0310 	bic.w	r3, r3, #16
 8008014:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	461a      	mov	r2, r3
 800801e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008022:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008024:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008026:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008028:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800802a:	e841 2300 	strex	r3, r2, [r1]
 800802e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008030:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1e4      	bne.n	8008000 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800803c:	4618      	mov	r0, r3
 800803e:	f7fa ffee 	bl	800301e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2202      	movs	r2, #2
 8008046:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008054:	b29b      	uxth	r3, r3
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	b29b      	uxth	r3, r3
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 f939 	bl	80082d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008062:	e0fc      	b.n	800825e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800806a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800806e:	429a      	cmp	r2, r3
 8008070:	f040 80f5 	bne.w	800825e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0320 	and.w	r3, r3, #32
 8008082:	2b20      	cmp	r3, #32
 8008084:	f040 80eb 	bne.w	800825e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2202      	movs	r2, #2
 800808c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 f91c 	bl	80082d4 <HAL_UARTEx_RxEventCallback>
      return;
 800809c:	e0df      	b.n	800825e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	1ad3      	subs	r3, r2, r3
 80080ae:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 80d1 	beq.w	8008262 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80080c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 80cc 	beq.w	8008262 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d2:	e853 3f00 	ldrex	r3, [r3]
 80080d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80080ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80080ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080f4:	e841 2300 	strex	r3, r2, [r1]
 80080f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e4      	bne.n	80080ca <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3308      	adds	r3, #8
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	e853 3f00 	ldrex	r3, [r3]
 800810e:	623b      	str	r3, [r7, #32]
   return(result);
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008116:	f023 0301 	bic.w	r3, r3, #1
 800811a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008128:	633a      	str	r2, [r7, #48]	@ 0x30
 800812a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800812e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008130:	e841 2300 	strex	r3, r2, [r1]
 8008134:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e1      	bne.n	8008100 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2220      	movs	r2, #32
 8008140:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	e853 3f00 	ldrex	r3, [r3]
 800815c:	60fb      	str	r3, [r7, #12]
   return(result);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f023 0310 	bic.w	r3, r3, #16
 8008164:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	461a      	mov	r2, r3
 800816e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008172:	61fb      	str	r3, [r7, #28]
 8008174:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008176:	69b9      	ldr	r1, [r7, #24]
 8008178:	69fa      	ldr	r2, [r7, #28]
 800817a:	e841 2300 	strex	r3, r2, [r1]
 800817e:	617b      	str	r3, [r7, #20]
   return(result);
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1e4      	bne.n	8008150 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2202      	movs	r2, #2
 800818a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800818c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f89e 	bl	80082d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008198:	e063      	b.n	8008262 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800819a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800819e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00e      	beq.n	80081c4 <HAL_UART_IRQHandler+0x5d8>
 80081a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d008      	beq.n	80081c4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80081ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f001 f825 	bl	800920c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081c2:	e051      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80081c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d014      	beq.n	80081fa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80081d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d105      	bne.n	80081e8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80081dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d008      	beq.n	80081fa <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d03a      	beq.n	8008266 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	4798      	blx	r3
    }
    return;
 80081f8:	e035      	b.n	8008266 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80081fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008202:	2b00      	cmp	r3, #0
 8008204:	d009      	beq.n	800821a <HAL_UART_IRQHandler+0x62e>
 8008206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800820a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800820e:	2b00      	cmp	r3, #0
 8008210:	d003      	beq.n	800821a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 ffcf 	bl	80091b6 <UART_EndTransmit_IT>
    return;
 8008218:	e026      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800821a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800821e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d009      	beq.n	800823a <HAL_UART_IRQHandler+0x64e>
 8008226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800822a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 fffe 	bl	8009234 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008238:	e016      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800823a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800823e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008242:	2b00      	cmp	r3, #0
 8008244:	d010      	beq.n	8008268 <HAL_UART_IRQHandler+0x67c>
 8008246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800824a:	2b00      	cmp	r3, #0
 800824c:	da0c      	bge.n	8008268 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 ffe6 	bl	8009220 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008254:	e008      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
      return;
 8008256:	bf00      	nop
 8008258:	e006      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
    return;
 800825a:	bf00      	nop
 800825c:	e004      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
      return;
 800825e:	bf00      	nop
 8008260:	e002      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
      return;
 8008262:	bf00      	nop
 8008264:	e000      	b.n	8008268 <HAL_UART_IRQHandler+0x67c>
    return;
 8008266:	bf00      	nop
  }
}
 8008268:	37e8      	adds	r7, #232	@ 0xe8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop

08008270 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008278:	bf00      	nop
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	460b      	mov	r3, r1
 80082de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082f0:	b08c      	sub	sp, #48	@ 0x30
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082f6:	2300      	movs	r3, #0
 80082f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	691b      	ldr	r3, [r3, #16]
 8008304:	431a      	orrs	r2, r3
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	431a      	orrs	r2, r3
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	69db      	ldr	r3, [r3, #28]
 8008310:	4313      	orrs	r3, r2
 8008312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	4baa      	ldr	r3, [pc, #680]	@ (80085c4 <UART_SetConfig+0x2d8>)
 800831c:	4013      	ands	r3, r2
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	6812      	ldr	r2, [r2, #0]
 8008322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008324:	430b      	orrs	r3, r1
 8008326:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a9f      	ldr	r2, [pc, #636]	@ (80085c8 <UART_SetConfig+0x2dc>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d004      	beq.n	8008358 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008354:	4313      	orrs	r3, r2
 8008356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008362:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	6812      	ldr	r2, [r2, #0]
 800836a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800836c:	430b      	orrs	r3, r1
 800836e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008376:	f023 010f 	bic.w	r1, r3, #15
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	430a      	orrs	r2, r1
 8008384:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a90      	ldr	r2, [pc, #576]	@ (80085cc <UART_SetConfig+0x2e0>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d125      	bne.n	80083dc <UART_SetConfig+0xf0>
 8008390:	4b8f      	ldr	r3, [pc, #572]	@ (80085d0 <UART_SetConfig+0x2e4>)
 8008392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008396:	f003 0303 	and.w	r3, r3, #3
 800839a:	2b03      	cmp	r3, #3
 800839c:	d81a      	bhi.n	80083d4 <UART_SetConfig+0xe8>
 800839e:	a201      	add	r2, pc, #4	@ (adr r2, 80083a4 <UART_SetConfig+0xb8>)
 80083a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a4:	080083b5 	.word	0x080083b5
 80083a8:	080083c5 	.word	0x080083c5
 80083ac:	080083bd 	.word	0x080083bd
 80083b0:	080083cd 	.word	0x080083cd
 80083b4:	2301      	movs	r3, #1
 80083b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ba:	e116      	b.n	80085ea <UART_SetConfig+0x2fe>
 80083bc:	2302      	movs	r3, #2
 80083be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c2:	e112      	b.n	80085ea <UART_SetConfig+0x2fe>
 80083c4:	2304      	movs	r3, #4
 80083c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ca:	e10e      	b.n	80085ea <UART_SetConfig+0x2fe>
 80083cc:	2308      	movs	r3, #8
 80083ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083d2:	e10a      	b.n	80085ea <UART_SetConfig+0x2fe>
 80083d4:	2310      	movs	r3, #16
 80083d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083da:	e106      	b.n	80085ea <UART_SetConfig+0x2fe>
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a7c      	ldr	r2, [pc, #496]	@ (80085d4 <UART_SetConfig+0x2e8>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d138      	bne.n	8008458 <UART_SetConfig+0x16c>
 80083e6:	4b7a      	ldr	r3, [pc, #488]	@ (80085d0 <UART_SetConfig+0x2e4>)
 80083e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ec:	f003 030c 	and.w	r3, r3, #12
 80083f0:	2b0c      	cmp	r3, #12
 80083f2:	d82d      	bhi.n	8008450 <UART_SetConfig+0x164>
 80083f4:	a201      	add	r2, pc, #4	@ (adr r2, 80083fc <UART_SetConfig+0x110>)
 80083f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fa:	bf00      	nop
 80083fc:	08008431 	.word	0x08008431
 8008400:	08008451 	.word	0x08008451
 8008404:	08008451 	.word	0x08008451
 8008408:	08008451 	.word	0x08008451
 800840c:	08008441 	.word	0x08008441
 8008410:	08008451 	.word	0x08008451
 8008414:	08008451 	.word	0x08008451
 8008418:	08008451 	.word	0x08008451
 800841c:	08008439 	.word	0x08008439
 8008420:	08008451 	.word	0x08008451
 8008424:	08008451 	.word	0x08008451
 8008428:	08008451 	.word	0x08008451
 800842c:	08008449 	.word	0x08008449
 8008430:	2300      	movs	r3, #0
 8008432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008436:	e0d8      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008438:	2302      	movs	r3, #2
 800843a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800843e:	e0d4      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008440:	2304      	movs	r3, #4
 8008442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008446:	e0d0      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008448:	2308      	movs	r3, #8
 800844a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800844e:	e0cc      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008450:	2310      	movs	r3, #16
 8008452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008456:	e0c8      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a5e      	ldr	r2, [pc, #376]	@ (80085d8 <UART_SetConfig+0x2ec>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d125      	bne.n	80084ae <UART_SetConfig+0x1c2>
 8008462:	4b5b      	ldr	r3, [pc, #364]	@ (80085d0 <UART_SetConfig+0x2e4>)
 8008464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008468:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800846c:	2b30      	cmp	r3, #48	@ 0x30
 800846e:	d016      	beq.n	800849e <UART_SetConfig+0x1b2>
 8008470:	2b30      	cmp	r3, #48	@ 0x30
 8008472:	d818      	bhi.n	80084a6 <UART_SetConfig+0x1ba>
 8008474:	2b20      	cmp	r3, #32
 8008476:	d00a      	beq.n	800848e <UART_SetConfig+0x1a2>
 8008478:	2b20      	cmp	r3, #32
 800847a:	d814      	bhi.n	80084a6 <UART_SetConfig+0x1ba>
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <UART_SetConfig+0x19a>
 8008480:	2b10      	cmp	r3, #16
 8008482:	d008      	beq.n	8008496 <UART_SetConfig+0x1aa>
 8008484:	e00f      	b.n	80084a6 <UART_SetConfig+0x1ba>
 8008486:	2300      	movs	r3, #0
 8008488:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800848c:	e0ad      	b.n	80085ea <UART_SetConfig+0x2fe>
 800848e:	2302      	movs	r3, #2
 8008490:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008494:	e0a9      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008496:	2304      	movs	r3, #4
 8008498:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800849c:	e0a5      	b.n	80085ea <UART_SetConfig+0x2fe>
 800849e:	2308      	movs	r3, #8
 80084a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084a4:	e0a1      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084a6:	2310      	movs	r3, #16
 80084a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ac:	e09d      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a4a      	ldr	r2, [pc, #296]	@ (80085dc <UART_SetConfig+0x2f0>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d125      	bne.n	8008504 <UART_SetConfig+0x218>
 80084b8:	4b45      	ldr	r3, [pc, #276]	@ (80085d0 <UART_SetConfig+0x2e4>)
 80084ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80084c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80084c4:	d016      	beq.n	80084f4 <UART_SetConfig+0x208>
 80084c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80084c8:	d818      	bhi.n	80084fc <UART_SetConfig+0x210>
 80084ca:	2b80      	cmp	r3, #128	@ 0x80
 80084cc:	d00a      	beq.n	80084e4 <UART_SetConfig+0x1f8>
 80084ce:	2b80      	cmp	r3, #128	@ 0x80
 80084d0:	d814      	bhi.n	80084fc <UART_SetConfig+0x210>
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d002      	beq.n	80084dc <UART_SetConfig+0x1f0>
 80084d6:	2b40      	cmp	r3, #64	@ 0x40
 80084d8:	d008      	beq.n	80084ec <UART_SetConfig+0x200>
 80084da:	e00f      	b.n	80084fc <UART_SetConfig+0x210>
 80084dc:	2300      	movs	r3, #0
 80084de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084e2:	e082      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084e4:	2302      	movs	r3, #2
 80084e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ea:	e07e      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084ec:	2304      	movs	r3, #4
 80084ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084f2:	e07a      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084f4:	2308      	movs	r3, #8
 80084f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084fa:	e076      	b.n	80085ea <UART_SetConfig+0x2fe>
 80084fc:	2310      	movs	r3, #16
 80084fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008502:	e072      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a35      	ldr	r2, [pc, #212]	@ (80085e0 <UART_SetConfig+0x2f4>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d12a      	bne.n	8008564 <UART_SetConfig+0x278>
 800850e:	4b30      	ldr	r3, [pc, #192]	@ (80085d0 <UART_SetConfig+0x2e4>)
 8008510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008514:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008518:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800851c:	d01a      	beq.n	8008554 <UART_SetConfig+0x268>
 800851e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008522:	d81b      	bhi.n	800855c <UART_SetConfig+0x270>
 8008524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008528:	d00c      	beq.n	8008544 <UART_SetConfig+0x258>
 800852a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800852e:	d815      	bhi.n	800855c <UART_SetConfig+0x270>
 8008530:	2b00      	cmp	r3, #0
 8008532:	d003      	beq.n	800853c <UART_SetConfig+0x250>
 8008534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008538:	d008      	beq.n	800854c <UART_SetConfig+0x260>
 800853a:	e00f      	b.n	800855c <UART_SetConfig+0x270>
 800853c:	2300      	movs	r3, #0
 800853e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008542:	e052      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008544:	2302      	movs	r3, #2
 8008546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800854a:	e04e      	b.n	80085ea <UART_SetConfig+0x2fe>
 800854c:	2304      	movs	r3, #4
 800854e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008552:	e04a      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008554:	2308      	movs	r3, #8
 8008556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800855a:	e046      	b.n	80085ea <UART_SetConfig+0x2fe>
 800855c:	2310      	movs	r3, #16
 800855e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008562:	e042      	b.n	80085ea <UART_SetConfig+0x2fe>
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a17      	ldr	r2, [pc, #92]	@ (80085c8 <UART_SetConfig+0x2dc>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d13a      	bne.n	80085e4 <UART_SetConfig+0x2f8>
 800856e:	4b18      	ldr	r3, [pc, #96]	@ (80085d0 <UART_SetConfig+0x2e4>)
 8008570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008574:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008578:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800857c:	d01a      	beq.n	80085b4 <UART_SetConfig+0x2c8>
 800857e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008582:	d81b      	bhi.n	80085bc <UART_SetConfig+0x2d0>
 8008584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008588:	d00c      	beq.n	80085a4 <UART_SetConfig+0x2b8>
 800858a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800858e:	d815      	bhi.n	80085bc <UART_SetConfig+0x2d0>
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <UART_SetConfig+0x2b0>
 8008594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008598:	d008      	beq.n	80085ac <UART_SetConfig+0x2c0>
 800859a:	e00f      	b.n	80085bc <UART_SetConfig+0x2d0>
 800859c:	2300      	movs	r3, #0
 800859e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085a2:	e022      	b.n	80085ea <UART_SetConfig+0x2fe>
 80085a4:	2302      	movs	r3, #2
 80085a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085aa:	e01e      	b.n	80085ea <UART_SetConfig+0x2fe>
 80085ac:	2304      	movs	r3, #4
 80085ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085b2:	e01a      	b.n	80085ea <UART_SetConfig+0x2fe>
 80085b4:	2308      	movs	r3, #8
 80085b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085ba:	e016      	b.n	80085ea <UART_SetConfig+0x2fe>
 80085bc:	2310      	movs	r3, #16
 80085be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085c2:	e012      	b.n	80085ea <UART_SetConfig+0x2fe>
 80085c4:	cfff69f3 	.word	0xcfff69f3
 80085c8:	40008000 	.word	0x40008000
 80085cc:	40013800 	.word	0x40013800
 80085d0:	40021000 	.word	0x40021000
 80085d4:	40004400 	.word	0x40004400
 80085d8:	40004800 	.word	0x40004800
 80085dc:	40004c00 	.word	0x40004c00
 80085e0:	40005000 	.word	0x40005000
 80085e4:	2310      	movs	r3, #16
 80085e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4aae      	ldr	r2, [pc, #696]	@ (80088a8 <UART_SetConfig+0x5bc>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	f040 8097 	bne.w	8008724 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085fa:	2b08      	cmp	r3, #8
 80085fc:	d823      	bhi.n	8008646 <UART_SetConfig+0x35a>
 80085fe:	a201      	add	r2, pc, #4	@ (adr r2, 8008604 <UART_SetConfig+0x318>)
 8008600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008604:	08008629 	.word	0x08008629
 8008608:	08008647 	.word	0x08008647
 800860c:	08008631 	.word	0x08008631
 8008610:	08008647 	.word	0x08008647
 8008614:	08008637 	.word	0x08008637
 8008618:	08008647 	.word	0x08008647
 800861c:	08008647 	.word	0x08008647
 8008620:	08008647 	.word	0x08008647
 8008624:	0800863f 	.word	0x0800863f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008628:	f7fe f8b2 	bl	8006790 <HAL_RCC_GetPCLK1Freq>
 800862c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800862e:	e010      	b.n	8008652 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008630:	4b9e      	ldr	r3, [pc, #632]	@ (80088ac <UART_SetConfig+0x5c0>)
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008634:	e00d      	b.n	8008652 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008636:	f7fe f83d 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 800863a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800863c:	e009      	b.n	8008652 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800863e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008642:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008644:	e005      	b.n	8008652 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008650:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	2b00      	cmp	r3, #0
 8008656:	f000 8130 	beq.w	80088ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865e:	4a94      	ldr	r2, [pc, #592]	@ (80088b0 <UART_SetConfig+0x5c4>)
 8008660:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008664:	461a      	mov	r2, r3
 8008666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008668:	fbb3 f3f2 	udiv	r3, r3, r2
 800866c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	685a      	ldr	r2, [r3, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	005b      	lsls	r3, r3, #1
 8008676:	4413      	add	r3, r2
 8008678:	69ba      	ldr	r2, [r7, #24]
 800867a:	429a      	cmp	r2, r3
 800867c:	d305      	bcc.n	800868a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008684:	69ba      	ldr	r2, [r7, #24]
 8008686:	429a      	cmp	r2, r3
 8008688:	d903      	bls.n	8008692 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008690:	e113      	b.n	80088ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008694:	2200      	movs	r2, #0
 8008696:	60bb      	str	r3, [r7, #8]
 8008698:	60fa      	str	r2, [r7, #12]
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869e:	4a84      	ldr	r2, [pc, #528]	@ (80088b0 <UART_SetConfig+0x5c4>)
 80086a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	2200      	movs	r2, #0
 80086a8:	603b      	str	r3, [r7, #0]
 80086aa:	607a      	str	r2, [r7, #4]
 80086ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086b4:	f7f8 f828 	bl	8000708 <__aeabi_uldivmod>
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4610      	mov	r0, r2
 80086be:	4619      	mov	r1, r3
 80086c0:	f04f 0200 	mov.w	r2, #0
 80086c4:	f04f 0300 	mov.w	r3, #0
 80086c8:	020b      	lsls	r3, r1, #8
 80086ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80086ce:	0202      	lsls	r2, r0, #8
 80086d0:	6979      	ldr	r1, [r7, #20]
 80086d2:	6849      	ldr	r1, [r1, #4]
 80086d4:	0849      	lsrs	r1, r1, #1
 80086d6:	2000      	movs	r0, #0
 80086d8:	460c      	mov	r4, r1
 80086da:	4605      	mov	r5, r0
 80086dc:	eb12 0804 	adds.w	r8, r2, r4
 80086e0:	eb43 0905 	adc.w	r9, r3, r5
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	469a      	mov	sl, r3
 80086ec:	4693      	mov	fp, r2
 80086ee:	4652      	mov	r2, sl
 80086f0:	465b      	mov	r3, fp
 80086f2:	4640      	mov	r0, r8
 80086f4:	4649      	mov	r1, r9
 80086f6:	f7f8 f807 	bl	8000708 <__aeabi_uldivmod>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	4613      	mov	r3, r2
 8008700:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008708:	d308      	bcc.n	800871c <UART_SetConfig+0x430>
 800870a:	6a3b      	ldr	r3, [r7, #32]
 800870c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008710:	d204      	bcs.n	800871c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6a3a      	ldr	r2, [r7, #32]
 8008718:	60da      	str	r2, [r3, #12]
 800871a:	e0ce      	b.n	80088ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008722:	e0ca      	b.n	80088ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	69db      	ldr	r3, [r3, #28]
 8008728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800872c:	d166      	bne.n	80087fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800872e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008732:	2b08      	cmp	r3, #8
 8008734:	d827      	bhi.n	8008786 <UART_SetConfig+0x49a>
 8008736:	a201      	add	r2, pc, #4	@ (adr r2, 800873c <UART_SetConfig+0x450>)
 8008738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873c:	08008761 	.word	0x08008761
 8008740:	08008769 	.word	0x08008769
 8008744:	08008771 	.word	0x08008771
 8008748:	08008787 	.word	0x08008787
 800874c:	08008777 	.word	0x08008777
 8008750:	08008787 	.word	0x08008787
 8008754:	08008787 	.word	0x08008787
 8008758:	08008787 	.word	0x08008787
 800875c:	0800877f 	.word	0x0800877f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008760:	f7fe f816 	bl	8006790 <HAL_RCC_GetPCLK1Freq>
 8008764:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008766:	e014      	b.n	8008792 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008768:	f7fe f828 	bl	80067bc <HAL_RCC_GetPCLK2Freq>
 800876c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800876e:	e010      	b.n	8008792 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008770:	4b4e      	ldr	r3, [pc, #312]	@ (80088ac <UART_SetConfig+0x5c0>)
 8008772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008774:	e00d      	b.n	8008792 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008776:	f7fd ff9d 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 800877a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800877c:	e009      	b.n	8008792 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800877e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008782:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008784:	e005      	b.n	8008792 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008790:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 8090 	beq.w	80088ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879e:	4a44      	ldr	r2, [pc, #272]	@ (80088b0 <UART_SetConfig+0x5c4>)
 80087a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087a4:	461a      	mov	r2, r3
 80087a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80087ac:	005a      	lsls	r2, r3, #1
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	085b      	lsrs	r3, r3, #1
 80087b4:	441a      	add	r2, r3
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80087be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	2b0f      	cmp	r3, #15
 80087c4:	d916      	bls.n	80087f4 <UART_SetConfig+0x508>
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087cc:	d212      	bcs.n	80087f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	f023 030f 	bic.w	r3, r3, #15
 80087d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	085b      	lsrs	r3, r3, #1
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f003 0307 	and.w	r3, r3, #7
 80087e2:	b29a      	uxth	r2, r3
 80087e4:	8bfb      	ldrh	r3, [r7, #30]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	8bfa      	ldrh	r2, [r7, #30]
 80087f0:	60da      	str	r2, [r3, #12]
 80087f2:	e062      	b.n	80088ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80087fa:	e05e      	b.n	80088ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80087fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008800:	2b08      	cmp	r3, #8
 8008802:	d828      	bhi.n	8008856 <UART_SetConfig+0x56a>
 8008804:	a201      	add	r2, pc, #4	@ (adr r2, 800880c <UART_SetConfig+0x520>)
 8008806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800880a:	bf00      	nop
 800880c:	08008831 	.word	0x08008831
 8008810:	08008839 	.word	0x08008839
 8008814:	08008841 	.word	0x08008841
 8008818:	08008857 	.word	0x08008857
 800881c:	08008847 	.word	0x08008847
 8008820:	08008857 	.word	0x08008857
 8008824:	08008857 	.word	0x08008857
 8008828:	08008857 	.word	0x08008857
 800882c:	0800884f 	.word	0x0800884f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008830:	f7fd ffae 	bl	8006790 <HAL_RCC_GetPCLK1Freq>
 8008834:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008836:	e014      	b.n	8008862 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008838:	f7fd ffc0 	bl	80067bc <HAL_RCC_GetPCLK2Freq>
 800883c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800883e:	e010      	b.n	8008862 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008840:	4b1a      	ldr	r3, [pc, #104]	@ (80088ac <UART_SetConfig+0x5c0>)
 8008842:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008844:	e00d      	b.n	8008862 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008846:	f7fd ff35 	bl	80066b4 <HAL_RCC_GetSysClockFreq>
 800884a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800884c:	e009      	b.n	8008862 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800884e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008852:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008854:	e005      	b.n	8008862 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008856:	2300      	movs	r3, #0
 8008858:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008860:	bf00      	nop
    }

    if (pclk != 0U)
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	2b00      	cmp	r3, #0
 8008866:	d028      	beq.n	80088ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800886c:	4a10      	ldr	r2, [pc, #64]	@ (80088b0 <UART_SetConfig+0x5c4>)
 800886e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008872:	461a      	mov	r2, r3
 8008874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008876:	fbb3 f2f2 	udiv	r2, r3, r2
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	085b      	lsrs	r3, r3, #1
 8008880:	441a      	add	r2, r3
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	fbb2 f3f3 	udiv	r3, r2, r3
 800888a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	2b0f      	cmp	r3, #15
 8008890:	d910      	bls.n	80088b4 <UART_SetConfig+0x5c8>
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008898:	d20c      	bcs.n	80088b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	b29a      	uxth	r2, r3
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	60da      	str	r2, [r3, #12]
 80088a4:	e009      	b.n	80088ba <UART_SetConfig+0x5ce>
 80088a6:	bf00      	nop
 80088a8:	40008000 	.word	0x40008000
 80088ac:	00f42400 	.word	0x00f42400
 80088b0:	0801a74c 	.word	0x0801a74c
      }
      else
      {
        ret = HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	2201      	movs	r2, #1
 80088be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	2200      	movs	r2, #0
 80088ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2200      	movs	r2, #0
 80088d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80088d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3730      	adds	r7, #48	@ 0x30
 80088de:	46bd      	mov	sp, r7
 80088e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080088e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f0:	f003 0308 	and.w	r3, r3, #8
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00a      	beq.n	800890e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	430a      	orrs	r2, r1
 800890c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008912:	f003 0301 	and.w	r3, r3, #1
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00a      	beq.n	8008930 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008934:	f003 0302 	and.w	r3, r3, #2
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00a      	beq.n	8008952 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	430a      	orrs	r2, r1
 8008950:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008956:	f003 0304 	and.w	r3, r3, #4
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00a      	beq.n	8008974 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	430a      	orrs	r2, r1
 8008972:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008978:	f003 0310 	and.w	r3, r3, #16
 800897c:	2b00      	cmp	r3, #0
 800897e:	d00a      	beq.n	8008996 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899a:	f003 0320 	and.w	r3, r3, #32
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00a      	beq.n	80089b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	430a      	orrs	r2, r1
 80089b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d01a      	beq.n	80089fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089e2:	d10a      	bne.n	80089fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00a      	beq.n	8008a1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	605a      	str	r2, [r3, #4]
  }
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b098      	sub	sp, #96	@ 0x60
 8008a2c:	af02      	add	r7, sp, #8
 8008a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a38:	f7fa f8c0 	bl	8002bbc <HAL_GetTick>
 8008a3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f003 0308 	and.w	r3, r3, #8
 8008a48:	2b08      	cmp	r3, #8
 8008a4a:	d12f      	bne.n	8008aac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a54:	2200      	movs	r2, #0
 8008a56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 f88e 	bl	8008b7c <UART_WaitOnFlagUntilTimeout>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d022      	beq.n	8008aac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6e:	e853 3f00 	ldrex	r3, [r3]
 8008a72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	461a      	mov	r2, r3
 8008a82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a8c:	e841 2300 	strex	r3, r2, [r1]
 8008a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1e6      	bne.n	8008a66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e063      	b.n	8008b74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f003 0304 	and.w	r3, r3, #4
 8008ab6:	2b04      	cmp	r3, #4
 8008ab8:	d149      	bne.n	8008b4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008aba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008abe:	9300      	str	r3, [sp, #0]
 8008ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f857 	bl	8008b7c <UART_WaitOnFlagUntilTimeout>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d03c      	beq.n	8008b4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	e853 3f00 	ldrex	r3, [r3]
 8008ae0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ae2:	6a3b      	ldr	r3, [r7, #32]
 8008ae4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	461a      	mov	r2, r3
 8008af0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008af4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008afa:	e841 2300 	strex	r3, r2, [r1]
 8008afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d1e6      	bne.n	8008ad4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3308      	adds	r3, #8
 8008b0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	e853 3f00 	ldrex	r3, [r3]
 8008b14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f023 0301 	bic.w	r3, r3, #1
 8008b1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3308      	adds	r3, #8
 8008b24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b26:	61fa      	str	r2, [r7, #28]
 8008b28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2a:	69b9      	ldr	r1, [r7, #24]
 8008b2c:	69fa      	ldr	r2, [r7, #28]
 8008b2e:	e841 2300 	strex	r3, r2, [r1]
 8008b32:	617b      	str	r3, [r7, #20]
   return(result);
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1e5      	bne.n	8008b06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2220      	movs	r2, #32
 8008b3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e012      	b.n	8008b74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2220      	movs	r2, #32
 8008b52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2220      	movs	r2, #32
 8008b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3758      	adds	r7, #88	@ 0x58
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	603b      	str	r3, [r7, #0]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b8c:	e04f      	b.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b94:	d04b      	beq.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b96:	f7fa f811 	bl	8002bbc <HAL_GetTick>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	1ad3      	subs	r3, r2, r3
 8008ba0:	69ba      	ldr	r2, [r7, #24]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d302      	bcc.n	8008bac <UART_WaitOnFlagUntilTimeout+0x30>
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008bac:	2303      	movs	r3, #3
 8008bae:	e04e      	b.n	8008c4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 0304 	and.w	r3, r3, #4
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d037      	beq.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	2b80      	cmp	r3, #128	@ 0x80
 8008bc2:	d034      	beq.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	2b40      	cmp	r3, #64	@ 0x40
 8008bc8:	d031      	beq.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	69db      	ldr	r3, [r3, #28]
 8008bd0:	f003 0308 	and.w	r3, r3, #8
 8008bd4:	2b08      	cmp	r3, #8
 8008bd6:	d110      	bne.n	8008bfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2208      	movs	r2, #8
 8008bde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 f920 	bl	8008e26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2208      	movs	r2, #8
 8008bea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	e029      	b.n	8008c4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c08:	d111      	bne.n	8008c2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	f000 f906 	bl	8008e26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2220      	movs	r2, #32
 8008c1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008c2a:	2303      	movs	r3, #3
 8008c2c:	e00f      	b.n	8008c4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	69da      	ldr	r2, [r3, #28]
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	4013      	ands	r3, r2
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	bf0c      	ite	eq
 8008c3e:	2301      	moveq	r3, #1
 8008c40:	2300      	movne	r3, #0
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	461a      	mov	r2, r3
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d0a0      	beq.n	8008b8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b096      	sub	sp, #88	@ 0x58
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	4613      	mov	r3, r2
 8008c64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	88fa      	ldrh	r2, [r7, #6]
 8008c70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2222      	movs	r2, #34	@ 0x22
 8008c80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d02d      	beq.n	8008cea <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	4a40      	ldr	r2, [pc, #256]	@ (8008d98 <UART_Start_Receive_DMA+0x140>)
 8008c96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8008d9c <UART_Start_Receive_DMA+0x144>)
 8008ca0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8008da0 <UART_Start_Receive_DMA+0x148>)
 8008caa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	3324      	adds	r3, #36	@ 0x24
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cc8:	461a      	mov	r2, r3
 8008cca:	88fb      	ldrh	r3, [r7, #6]
 8008ccc:	f7fa f92c 	bl	8002f28 <HAL_DMA_Start_IT>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d009      	beq.n	8008cea <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2210      	movs	r2, #16
 8008cda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2220      	movs	r2, #32
 8008ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e051      	b.n	8008d8e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d018      	beq.n	8008d24 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cfa:	e853 3f00 	ldrex	r3, [r3]
 8008cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d06:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d12:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d18:	e841 2300 	strex	r3, r2, [r1]
 8008d1c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d1e6      	bne.n	8008cf2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3308      	adds	r3, #8
 8008d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2e:	e853 3f00 	ldrex	r3, [r3]
 8008d32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	f043 0301 	orr.w	r3, r3, #1
 8008d3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3308      	adds	r3, #8
 8008d42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d44:	637a      	str	r2, [r7, #52]	@ 0x34
 8008d46:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008d4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d4c:	e841 2300 	strex	r3, r2, [r1]
 8008d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e5      	bne.n	8008d24 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	e853 3f00 	ldrex	r3, [r3]
 8008d66:	613b      	str	r3, [r7, #16]
   return(result);
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3308      	adds	r3, #8
 8008d76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d78:	623a      	str	r2, [r7, #32]
 8008d7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7c:	69f9      	ldr	r1, [r7, #28]
 8008d7e:	6a3a      	ldr	r2, [r7, #32]
 8008d80:	e841 2300 	strex	r3, r2, [r1]
 8008d84:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d1e5      	bne.n	8008d58 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3758      	adds	r7, #88	@ 0x58
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	08008fa9 	.word	0x08008fa9
 8008d9c:	080090d5 	.word	0x080090d5
 8008da0:	08009113 	.word	0x08009113

08008da4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b08f      	sub	sp, #60	@ 0x3c
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	6a3b      	ldr	r3, [r7, #32]
 8008db4:	e853 3f00 	ldrex	r3, [r3]
 8008db8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dcc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dd2:	e841 2300 	strex	r3, r2, [r1]
 8008dd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1e6      	bne.n	8008dac <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3308      	adds	r3, #8
 8008de4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008df4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3308      	adds	r3, #8
 8008dfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dfe:	61ba      	str	r2, [r7, #24]
 8008e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e02:	6979      	ldr	r1, [r7, #20]
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	e841 2300 	strex	r3, r2, [r1]
 8008e0a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1e5      	bne.n	8008dde <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2220      	movs	r2, #32
 8008e16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008e1a:	bf00      	nop
 8008e1c:	373c      	adds	r7, #60	@ 0x3c
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b095      	sub	sp, #84	@ 0x54
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e36:	e853 3f00 	ldrex	r3, [r3]
 8008e3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	461a      	mov	r2, r3
 8008e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e54:	e841 2300 	strex	r3, r2, [r1]
 8008e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d1e6      	bne.n	8008e2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	3308      	adds	r3, #8
 8008e66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e68:	6a3b      	ldr	r3, [r7, #32]
 8008e6a:	e853 3f00 	ldrex	r3, [r3]
 8008e6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e76:	f023 0301 	bic.w	r3, r3, #1
 8008e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	3308      	adds	r3, #8
 8008e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e8c:	e841 2300 	strex	r3, r2, [r1]
 8008e90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1e3      	bne.n	8008e60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d118      	bne.n	8008ed2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f023 0310 	bic.w	r3, r3, #16
 8008eb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	461a      	mov	r2, r3
 8008ebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ebe:	61bb      	str	r3, [r7, #24]
 8008ec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6979      	ldr	r1, [r7, #20]
 8008ec4:	69ba      	ldr	r2, [r7, #24]
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	613b      	str	r3, [r7, #16]
   return(result);
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e6      	bne.n	8008ea0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ee6:	bf00      	nop
 8008ee8:	3754      	adds	r7, #84	@ 0x54
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b090      	sub	sp, #64	@ 0x40
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008efe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f003 0320 	and.w	r3, r3, #32
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d137      	bne.n	8008f7e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f10:	2200      	movs	r2, #0
 8008f12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3308      	adds	r3, #8
 8008f1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	623b      	str	r3, [r7, #32]
   return(result);
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	3308      	adds	r3, #8
 8008f34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f36:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f3e:	e841 2300 	strex	r3, r2, [r1]
 8008f42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1e5      	bne.n	8008f16 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	e853 3f00 	ldrex	r3, [r3]
 8008f56:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f68:	61fb      	str	r3, [r7, #28]
 8008f6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6c:	69b9      	ldr	r1, [r7, #24]
 8008f6e:	69fa      	ldr	r2, [r7, #28]
 8008f70:	e841 2300 	strex	r3, r2, [r1]
 8008f74:	617b      	str	r3, [r7, #20]
   return(result);
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e6      	bne.n	8008f4a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f7c:	e002      	b.n	8008f84 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008f7e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008f80:	f7ff f976 	bl	8008270 <HAL_UART_TxCpltCallback>
}
 8008f84:	bf00      	nop
 8008f86:	3740      	adds	r7, #64	@ 0x40
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f98:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f7ff f972 	bl	8008284 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fa0:	bf00      	nop
 8008fa2:	3710      	adds	r7, #16
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b09c      	sub	sp, #112	@ 0x70
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 0320 	and.w	r3, r3, #32
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d171      	bne.n	80090a8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008fc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fd4:	e853 3f00 	ldrex	r3, [r3]
 8008fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ff0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ff2:	e841 2300 	strex	r3, r2, [r1]
 8008ff6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1e6      	bne.n	8008fcc <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3308      	adds	r3, #8
 8009004:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800900e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009010:	f023 0301 	bic.w	r3, r3, #1
 8009014:	667b      	str	r3, [r7, #100]	@ 0x64
 8009016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	3308      	adds	r3, #8
 800901c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800901e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009020:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009026:	e841 2300 	strex	r3, r2, [r1]
 800902a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800902c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1e5      	bne.n	8008ffe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	3308      	adds	r3, #8
 8009038:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903c:	e853 3f00 	ldrex	r3, [r3]
 8009040:	623b      	str	r3, [r7, #32]
   return(result);
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009048:	663b      	str	r3, [r7, #96]	@ 0x60
 800904a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	3308      	adds	r3, #8
 8009050:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009052:	633a      	str	r2, [r7, #48]	@ 0x30
 8009054:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009056:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800905a:	e841 2300 	strex	r3, r2, [r1]
 800905e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1e5      	bne.n	8009032 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009066:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009068:	2220      	movs	r2, #32
 800906a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800906e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009072:	2b01      	cmp	r3, #1
 8009074:	d118      	bne.n	80090a8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009076:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	60fb      	str	r3, [r7, #12]
   return(result);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f023 0310 	bic.w	r3, r3, #16
 800908a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800908c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009094:	61fb      	str	r3, [r7, #28]
 8009096:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	69b9      	ldr	r1, [r7, #24]
 800909a:	69fa      	ldr	r2, [r7, #28]
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	617b      	str	r3, [r7, #20]
   return(result);
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e6      	bne.n	8009076 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090aa:	2200      	movs	r2, #0
 80090ac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d107      	bne.n	80090c6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80090bc:	4619      	mov	r1, r3
 80090be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80090c0:	f7ff f908 	bl	80082d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090c4:	e002      	b.n	80090cc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80090c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80090c8:	f7ff f8e6 	bl	8008298 <HAL_UART_RxCpltCallback>
}
 80090cc:	bf00      	nop
 80090ce:	3770      	adds	r7, #112	@ 0x70
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d109      	bne.n	8009104 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80090f6:	085b      	lsrs	r3, r3, #1
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	4619      	mov	r1, r3
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f7ff f8e9 	bl	80082d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009102:	e002      	b.n	800910a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f7ff f8d1 	bl	80082ac <HAL_UART_RxHalfCpltCallback>
}
 800910a:	bf00      	nop
 800910c:	3710      	adds	r7, #16
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b086      	sub	sp, #24
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009126:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800912e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800913a:	2b80      	cmp	r3, #128	@ 0x80
 800913c:	d109      	bne.n	8009152 <UART_DMAError+0x40>
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	2b21      	cmp	r3, #33	@ 0x21
 8009142:	d106      	bne.n	8009152 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	2200      	movs	r2, #0
 8009148:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800914c:	6978      	ldr	r0, [r7, #20]
 800914e:	f7ff fe29 	bl	8008da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800915c:	2b40      	cmp	r3, #64	@ 0x40
 800915e:	d109      	bne.n	8009174 <UART_DMAError+0x62>
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2b22      	cmp	r3, #34	@ 0x22
 8009164:	d106      	bne.n	8009174 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	2200      	movs	r2, #0
 800916a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800916e:	6978      	ldr	r0, [r7, #20]
 8009170:	f7ff fe59 	bl	8008e26 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800917a:	f043 0210 	orr.w	r2, r3, #16
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009184:	6978      	ldr	r0, [r7, #20]
 8009186:	f7ff f89b 	bl	80082c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800918a:	bf00      	nop
 800918c:	3718      	adds	r7, #24
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800919e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2200      	movs	r2, #0
 80091a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f7ff f889 	bl	80082c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091ae:	bf00      	nop
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b088      	sub	sp, #32
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	e853 3f00 	ldrex	r3, [r3]
 80091ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091d2:	61fb      	str	r3, [r7, #28]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	461a      	mov	r2, r3
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	61bb      	str	r3, [r7, #24]
 80091de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e0:	6979      	ldr	r1, [r7, #20]
 80091e2:	69ba      	ldr	r2, [r7, #24]
 80091e4:	e841 2300 	strex	r3, r2, [r1]
 80091e8:	613b      	str	r3, [r7, #16]
   return(result);
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d1e6      	bne.n	80091be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2220      	movs	r2, #32
 80091f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f7ff f836 	bl	8008270 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009204:	bf00      	nop
 8009206:	3720      	adds	r7, #32
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800923c:	bf00      	nop
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009248:	b480      	push	{r7}
 800924a:	b085      	sub	sp, #20
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009256:	2b01      	cmp	r3, #1
 8009258:	d101      	bne.n	800925e <HAL_UARTEx_DisableFifoMode+0x16>
 800925a:	2302      	movs	r3, #2
 800925c:	e027      	b.n	80092ae <HAL_UARTEx_DisableFifoMode+0x66>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2201      	movs	r2, #1
 8009262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2224      	movs	r2, #36	@ 0x24
 800926a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f022 0201 	bic.w	r2, r2, #1
 8009284:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800928c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2220      	movs	r2, #32
 80092a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80092ac:	2300      	movs	r3, #0
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b084      	sub	sp, #16
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d101      	bne.n	80092d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80092ce:	2302      	movs	r3, #2
 80092d0:	e02d      	b.n	800932e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2224      	movs	r2, #36	@ 0x24
 80092de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f022 0201 	bic.w	r2, r2, #1
 80092f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	430a      	orrs	r2, r1
 800930c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f850 	bl	80093b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2220      	movs	r2, #32
 8009320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
 800933e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009346:	2b01      	cmp	r3, #1
 8009348:	d101      	bne.n	800934e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800934a:	2302      	movs	r3, #2
 800934c:	e02d      	b.n	80093aa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2224      	movs	r2, #36	@ 0x24
 800935a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 0201 	bic.w	r2, r2, #1
 8009374:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	683a      	ldr	r2, [r7, #0]
 8009386:	430a      	orrs	r2, r1
 8009388:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f812 	bl	80093b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2220      	movs	r2, #32
 800939c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093a8:	2300      	movs	r3, #0
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3710      	adds	r7, #16
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}
	...

080093b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d108      	bne.n	80093d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2201      	movs	r2, #1
 80093d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80093d4:	e031      	b.n	800943a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80093d6:	2308      	movs	r3, #8
 80093d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80093da:	2308      	movs	r3, #8
 80093dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	0e5b      	lsrs	r3, r3, #25
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	f003 0307 	and.w	r3, r3, #7
 80093ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	0f5b      	lsrs	r3, r3, #29
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	f003 0307 	and.w	r3, r3, #7
 80093fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80093fe:	7bbb      	ldrb	r3, [r7, #14]
 8009400:	7b3a      	ldrb	r2, [r7, #12]
 8009402:	4911      	ldr	r1, [pc, #68]	@ (8009448 <UARTEx_SetNbDataToProcess+0x94>)
 8009404:	5c8a      	ldrb	r2, [r1, r2]
 8009406:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800940a:	7b3a      	ldrb	r2, [r7, #12]
 800940c:	490f      	ldr	r1, [pc, #60]	@ (800944c <UARTEx_SetNbDataToProcess+0x98>)
 800940e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009410:	fb93 f3f2 	sdiv	r3, r3, r2
 8009414:	b29a      	uxth	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800941c:	7bfb      	ldrb	r3, [r7, #15]
 800941e:	7b7a      	ldrb	r2, [r7, #13]
 8009420:	4909      	ldr	r1, [pc, #36]	@ (8009448 <UARTEx_SetNbDataToProcess+0x94>)
 8009422:	5c8a      	ldrb	r2, [r1, r2]
 8009424:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009428:	7b7a      	ldrb	r2, [r7, #13]
 800942a:	4908      	ldr	r1, [pc, #32]	@ (800944c <UARTEx_SetNbDataToProcess+0x98>)
 800942c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800942e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009432:	b29a      	uxth	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800943a:	bf00      	nop
 800943c:	3714      	adds	r7, #20
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	0801a764 	.word	0x0801a764
 800944c:	0801a76c 	.word	0x0801a76c

08009450 <__NVIC_SetPriority>:
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	4603      	mov	r3, r0
 8009458:	6039      	str	r1, [r7, #0]
 800945a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800945c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009460:	2b00      	cmp	r3, #0
 8009462:	db0a      	blt.n	800947a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	b2da      	uxtb	r2, r3
 8009468:	490c      	ldr	r1, [pc, #48]	@ (800949c <__NVIC_SetPriority+0x4c>)
 800946a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800946e:	0112      	lsls	r2, r2, #4
 8009470:	b2d2      	uxtb	r2, r2
 8009472:	440b      	add	r3, r1
 8009474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009478:	e00a      	b.n	8009490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	b2da      	uxtb	r2, r3
 800947e:	4908      	ldr	r1, [pc, #32]	@ (80094a0 <__NVIC_SetPriority+0x50>)
 8009480:	79fb      	ldrb	r3, [r7, #7]
 8009482:	f003 030f 	and.w	r3, r3, #15
 8009486:	3b04      	subs	r3, #4
 8009488:	0112      	lsls	r2, r2, #4
 800948a:	b2d2      	uxtb	r2, r2
 800948c:	440b      	add	r3, r1
 800948e:	761a      	strb	r2, [r3, #24]
}
 8009490:	bf00      	nop
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr
 800949c:	e000e100 	.word	0xe000e100
 80094a0:	e000ed00 	.word	0xe000ed00

080094a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80094a4:	b580      	push	{r7, lr}
 80094a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80094a8:	4b05      	ldr	r3, [pc, #20]	@ (80094c0 <SysTick_Handler+0x1c>)
 80094aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80094ac:	f001 fd40 	bl	800af30 <xTaskGetSchedulerState>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d001      	beq.n	80094ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80094b6:	f002 fb37 	bl	800bb28 <xPortSysTickHandler>
  }
}
 80094ba:	bf00      	nop
 80094bc:	bd80      	pop	{r7, pc}
 80094be:	bf00      	nop
 80094c0:	e000e010 	.word	0xe000e010

080094c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80094c4:	b580      	push	{r7, lr}
 80094c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80094c8:	2100      	movs	r1, #0
 80094ca:	f06f 0004 	mvn.w	r0, #4
 80094ce:	f7ff ffbf 	bl	8009450 <__NVIC_SetPriority>
#endif
}
 80094d2:	bf00      	nop
 80094d4:	bd80      	pop	{r7, pc}
	...

080094d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094de:	f3ef 8305 	mrs	r3, IPSR
 80094e2:	603b      	str	r3, [r7, #0]
  return(result);
 80094e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d003      	beq.n	80094f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80094ea:	f06f 0305 	mvn.w	r3, #5
 80094ee:	607b      	str	r3, [r7, #4]
 80094f0:	e00c      	b.n	800950c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80094f2:	4b0a      	ldr	r3, [pc, #40]	@ (800951c <osKernelInitialize+0x44>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d105      	bne.n	8009506 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80094fa:	4b08      	ldr	r3, [pc, #32]	@ (800951c <osKernelInitialize+0x44>)
 80094fc:	2201      	movs	r2, #1
 80094fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009500:	2300      	movs	r3, #0
 8009502:	607b      	str	r3, [r7, #4]
 8009504:	e002      	b.n	800950c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009506:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800950a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800950c:	687b      	ldr	r3, [r7, #4]
}
 800950e:	4618      	mov	r0, r3
 8009510:	370c      	adds	r7, #12
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20004b94 	.word	0x20004b94

08009520 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009520:	b580      	push	{r7, lr}
 8009522:	b082      	sub	sp, #8
 8009524:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009526:	f3ef 8305 	mrs	r3, IPSR
 800952a:	603b      	str	r3, [r7, #0]
  return(result);
 800952c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800952e:	2b00      	cmp	r3, #0
 8009530:	d003      	beq.n	800953a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009532:	f06f 0305 	mvn.w	r3, #5
 8009536:	607b      	str	r3, [r7, #4]
 8009538:	e010      	b.n	800955c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800953a:	4b0b      	ldr	r3, [pc, #44]	@ (8009568 <osKernelStart+0x48>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2b01      	cmp	r3, #1
 8009540:	d109      	bne.n	8009556 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009542:	f7ff ffbf 	bl	80094c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009546:	4b08      	ldr	r3, [pc, #32]	@ (8009568 <osKernelStart+0x48>)
 8009548:	2202      	movs	r2, #2
 800954a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800954c:	f001 f87a 	bl	800a644 <vTaskStartScheduler>
      stat = osOK;
 8009550:	2300      	movs	r3, #0
 8009552:	607b      	str	r3, [r7, #4]
 8009554:	e002      	b.n	800955c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009556:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800955a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800955c:	687b      	ldr	r3, [r7, #4]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20004b94 	.word	0x20004b94

0800956c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800956c:	b580      	push	{r7, lr}
 800956e:	b08e      	sub	sp, #56	@ 0x38
 8009570:	af04      	add	r7, sp, #16
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009578:	2300      	movs	r3, #0
 800957a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800957c:	f3ef 8305 	mrs	r3, IPSR
 8009580:	617b      	str	r3, [r7, #20]
  return(result);
 8009582:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009584:	2b00      	cmp	r3, #0
 8009586:	d17e      	bne.n	8009686 <osThreadNew+0x11a>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d07b      	beq.n	8009686 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800958e:	2380      	movs	r3, #128	@ 0x80
 8009590:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009592:	2318      	movs	r3, #24
 8009594:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009596:	2300      	movs	r3, #0
 8009598:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800959a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800959e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d045      	beq.n	8009632 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <osThreadNew+0x48>
        name = attr->name;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	699b      	ldr	r3, [r3, #24]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d008      	beq.n	80095da <osThreadNew+0x6e>
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	2b38      	cmp	r3, #56	@ 0x38
 80095cc:	d805      	bhi.n	80095da <osThreadNew+0x6e>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d001      	beq.n	80095de <osThreadNew+0x72>
        return (NULL);
 80095da:	2300      	movs	r3, #0
 80095dc:	e054      	b.n	8009688 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d003      	beq.n	80095ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	695b      	ldr	r3, [r3, #20]
 80095ea:	089b      	lsrs	r3, r3, #2
 80095ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00e      	beq.n	8009614 <osThreadNew+0xa8>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	2b5b      	cmp	r3, #91	@ 0x5b
 80095fc:	d90a      	bls.n	8009614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009602:	2b00      	cmp	r3, #0
 8009604:	d006      	beq.n	8009614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	695b      	ldr	r3, [r3, #20]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d002      	beq.n	8009614 <osThreadNew+0xa8>
        mem = 1;
 800960e:	2301      	movs	r3, #1
 8009610:	61bb      	str	r3, [r7, #24]
 8009612:	e010      	b.n	8009636 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10c      	bne.n	8009636 <osThreadNew+0xca>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d108      	bne.n	8009636 <osThreadNew+0xca>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d104      	bne.n	8009636 <osThreadNew+0xca>
          mem = 0;
 800962c:	2300      	movs	r3, #0
 800962e:	61bb      	str	r3, [r7, #24]
 8009630:	e001      	b.n	8009636 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009632:	2300      	movs	r3, #0
 8009634:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	2b01      	cmp	r3, #1
 800963a:	d110      	bne.n	800965e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009644:	9202      	str	r2, [sp, #8]
 8009646:	9301      	str	r3, [sp, #4]
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	9300      	str	r3, [sp, #0]
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	6a3a      	ldr	r2, [r7, #32]
 8009650:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f000 fe1a 	bl	800a28c <xTaskCreateStatic>
 8009658:	4603      	mov	r3, r0
 800965a:	613b      	str	r3, [r7, #16]
 800965c:	e013      	b.n	8009686 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d110      	bne.n	8009686 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	b29a      	uxth	r2, r3
 8009668:	f107 0310 	add.w	r3, r7, #16
 800966c:	9301      	str	r3, [sp, #4]
 800966e:	69fb      	ldr	r3, [r7, #28]
 8009670:	9300      	str	r3, [sp, #0]
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f000 fe68 	bl	800a34c <xTaskCreate>
 800967c:	4603      	mov	r3, r0
 800967e:	2b01      	cmp	r3, #1
 8009680:	d001      	beq.n	8009686 <osThreadNew+0x11a>
            hTask = NULL;
 8009682:	2300      	movs	r3, #0
 8009684:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009686:	693b      	ldr	r3, [r7, #16]
}
 8009688:	4618      	mov	r0, r3
 800968a:	3728      	adds	r7, #40	@ 0x28
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009698:	f3ef 8305 	mrs	r3, IPSR
 800969c:	60bb      	str	r3, [r7, #8]
  return(result);
 800969e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d003      	beq.n	80096ac <osDelay+0x1c>
    stat = osErrorISR;
 80096a4:	f06f 0305 	mvn.w	r3, #5
 80096a8:	60fb      	str	r3, [r7, #12]
 80096aa:	e007      	b.n	80096bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d002      	beq.n	80096bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 ff8e 	bl	800a5d8 <vTaskDelay>
    }
  }

  return (stat);
 80096bc:	68fb      	ldr	r3, [r7, #12]
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3710      	adds	r7, #16
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
	...

080096c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	4a07      	ldr	r2, [pc, #28]	@ (80096f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80096d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	4a06      	ldr	r2, [pc, #24]	@ (80096f8 <vApplicationGetIdleTaskMemory+0x30>)
 80096de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2280      	movs	r2, #128	@ 0x80
 80096e4:	601a      	str	r2, [r3, #0]
}
 80096e6:	bf00      	nop
 80096e8:	3714      	adds	r7, #20
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	20004b98 	.word	0x20004b98
 80096f8:	20004bf4 	.word	0x20004bf4

080096fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	60f8      	str	r0, [r7, #12]
 8009704:	60b9      	str	r1, [r7, #8]
 8009706:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	4a07      	ldr	r2, [pc, #28]	@ (8009728 <vApplicationGetTimerTaskMemory+0x2c>)
 800970c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	4a06      	ldr	r2, [pc, #24]	@ (800972c <vApplicationGetTimerTaskMemory+0x30>)
 8009712:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800971a:	601a      	str	r2, [r3, #0]
}
 800971c:	bf00      	nop
 800971e:	3714      	adds	r7, #20
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	20004df4 	.word	0x20004df4
 800972c:	20004e50 	.word	0x20004e50

08009730 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f103 0208 	add.w	r2, r3, #8
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009748:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f103 0208 	add.w	r2, r3, #8
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f103 0208 	add.w	r2, r3, #8
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009764:	bf00      	nop
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800977e:	bf00      	nop
 8009780:	370c      	adds	r7, #12
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800978a:	b480      	push	{r7}
 800978c:	b085      	sub	sp, #20
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	689a      	ldr	r2, [r3, #8]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	683a      	ldr	r2, [r7, #0]
 80097ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	683a      	ldr	r2, [r7, #0]
 80097b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	1c5a      	adds	r2, r3, #1
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	601a      	str	r2, [r3, #0]
}
 80097c6:	bf00      	nop
 80097c8:	3714      	adds	r7, #20
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097d2:	b480      	push	{r7}
 80097d4:	b085      	sub	sp, #20
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097e8:	d103      	bne.n	80097f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	60fb      	str	r3, [r7, #12]
 80097f0:	e00c      	b.n	800980c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	3308      	adds	r3, #8
 80097f6:	60fb      	str	r3, [r7, #12]
 80097f8:	e002      	b.n	8009800 <vListInsert+0x2e>
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	60fb      	str	r3, [r7, #12]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	429a      	cmp	r2, r3
 800980a:	d2f6      	bcs.n	80097fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	685a      	ldr	r2, [r3, #4]
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	1c5a      	adds	r2, r3, #1
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	601a      	str	r2, [r3, #0]
}
 8009838:	bf00      	nop
 800983a:	3714      	adds	r7, #20
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009844:	b480      	push	{r7}
 8009846:	b085      	sub	sp, #20
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	6892      	ldr	r2, [r2, #8]
 800985a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	687a      	ldr	r2, [r7, #4]
 8009862:	6852      	ldr	r2, [r2, #4]
 8009864:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	429a      	cmp	r2, r3
 800986e:	d103      	bne.n	8009878 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	689a      	ldr	r2, [r3, #8]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	1e5a      	subs	r2, r3, #1
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3714      	adds	r7, #20
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10b      	bne.n	80098c4 <xQueueGenericReset+0x2c>
	__asm volatile
 80098ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b0:	f383 8811 	msr	BASEPRI, r3
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	60bb      	str	r3, [r7, #8]
}
 80098be:	bf00      	nop
 80098c0:	bf00      	nop
 80098c2:	e7fd      	b.n	80098c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80098c4:	f002 f8a0 	bl	800ba08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098d0:	68f9      	ldr	r1, [r7, #12]
 80098d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80098d4:	fb01 f303 	mul.w	r3, r1, r3
 80098d8:	441a      	add	r2, r3
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2200      	movs	r2, #0
 80098e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f4:	3b01      	subs	r3, #1
 80098f6:	68f9      	ldr	r1, [r7, #12]
 80098f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80098fa:	fb01 f303 	mul.w	r3, r1, r3
 80098fe:	441a      	add	r2, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	22ff      	movs	r2, #255	@ 0xff
 8009908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	22ff      	movs	r2, #255	@ 0xff
 8009910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d114      	bne.n	8009944 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d01a      	beq.n	8009958 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3310      	adds	r3, #16
 8009926:	4618      	mov	r0, r3
 8009928:	f001 f91a 	bl	800ab60 <xTaskRemoveFromEventList>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d012      	beq.n	8009958 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009932:	4b0d      	ldr	r3, [pc, #52]	@ (8009968 <xQueueGenericReset+0xd0>)
 8009934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	f3bf 8f6f 	isb	sy
 8009942:	e009      	b.n	8009958 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	3310      	adds	r3, #16
 8009948:	4618      	mov	r0, r3
 800994a:	f7ff fef1 	bl	8009730 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3324      	adds	r3, #36	@ 0x24
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff feec 	bl	8009730 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009958:	f002 f888 	bl	800ba6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800995c:	2301      	movs	r3, #1
}
 800995e:	4618      	mov	r0, r3
 8009960:	3710      	adds	r7, #16
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	e000ed04 	.word	0xe000ed04

0800996c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800996c:	b580      	push	{r7, lr}
 800996e:	b08e      	sub	sp, #56	@ 0x38
 8009970:	af02      	add	r7, sp, #8
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	607a      	str	r2, [r7, #4]
 8009978:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d10b      	bne.n	8009998 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009984:	f383 8811 	msr	BASEPRI, r3
 8009988:	f3bf 8f6f 	isb	sy
 800998c:	f3bf 8f4f 	dsb	sy
 8009990:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009992:	bf00      	nop
 8009994:	bf00      	nop
 8009996:	e7fd      	b.n	8009994 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10b      	bne.n	80099b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800999e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a2:	f383 8811 	msr	BASEPRI, r3
 80099a6:	f3bf 8f6f 	isb	sy
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80099b0:	bf00      	nop
 80099b2:	bf00      	nop
 80099b4:	e7fd      	b.n	80099b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d002      	beq.n	80099c2 <xQueueGenericCreateStatic+0x56>
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d001      	beq.n	80099c6 <xQueueGenericCreateStatic+0x5a>
 80099c2:	2301      	movs	r3, #1
 80099c4:	e000      	b.n	80099c8 <xQueueGenericCreateStatic+0x5c>
 80099c6:	2300      	movs	r3, #0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d10b      	bne.n	80099e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80099cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	623b      	str	r3, [r7, #32]
}
 80099de:	bf00      	nop
 80099e0:	bf00      	nop
 80099e2:	e7fd      	b.n	80099e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d102      	bne.n	80099f0 <xQueueGenericCreateStatic+0x84>
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <xQueueGenericCreateStatic+0x88>
 80099f0:	2301      	movs	r3, #1
 80099f2:	e000      	b.n	80099f6 <xQueueGenericCreateStatic+0x8a>
 80099f4:	2300      	movs	r3, #0
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d10b      	bne.n	8009a12 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80099fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099fe:	f383 8811 	msr	BASEPRI, r3
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	f3bf 8f4f 	dsb	sy
 8009a0a:	61fb      	str	r3, [r7, #28]
}
 8009a0c:	bf00      	nop
 8009a0e:	bf00      	nop
 8009a10:	e7fd      	b.n	8009a0e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009a12:	2350      	movs	r3, #80	@ 0x50
 8009a14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2b50      	cmp	r3, #80	@ 0x50
 8009a1a:	d00b      	beq.n	8009a34 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a20:	f383 8811 	msr	BASEPRI, r3
 8009a24:	f3bf 8f6f 	isb	sy
 8009a28:	f3bf 8f4f 	dsb	sy
 8009a2c:	61bb      	str	r3, [r7, #24]
}
 8009a2e:	bf00      	nop
 8009a30:	bf00      	nop
 8009a32:	e7fd      	b.n	8009a30 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009a34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00d      	beq.n	8009a5c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a42:	2201      	movs	r2, #1
 8009a44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a48:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	4613      	mov	r3, r2
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	68f8      	ldr	r0, [r7, #12]
 8009a58:	f000 f805 	bl	8009a66 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3730      	adds	r7, #48	@ 0x30
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b084      	sub	sp, #16
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	60f8      	str	r0, [r7, #12]
 8009a6e:	60b9      	str	r1, [r7, #8]
 8009a70:	607a      	str	r2, [r7, #4]
 8009a72:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d103      	bne.n	8009a82 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	601a      	str	r2, [r3, #0]
 8009a80:	e002      	b.n	8009a88 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a94:	2101      	movs	r1, #1
 8009a96:	69b8      	ldr	r0, [r7, #24]
 8009a98:	f7ff fefe 	bl	8009898 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a9c:	69bb      	ldr	r3, [r7, #24]
 8009a9e:	78fa      	ldrb	r2, [r7, #3]
 8009aa0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009aa4:	bf00      	nop
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b08e      	sub	sp, #56	@ 0x38
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	607a      	str	r2, [r7, #4]
 8009ab8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009aba:	2300      	movs	r3, #0
 8009abc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10b      	bne.n	8009ae0 <xQueueGenericSend+0x34>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009acc:	f383 8811 	msr	BASEPRI, r3
 8009ad0:	f3bf 8f6f 	isb	sy
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009ada:	bf00      	nop
 8009adc:	bf00      	nop
 8009ade:	e7fd      	b.n	8009adc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d103      	bne.n	8009aee <xQueueGenericSend+0x42>
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d101      	bne.n	8009af2 <xQueueGenericSend+0x46>
 8009aee:	2301      	movs	r3, #1
 8009af0:	e000      	b.n	8009af4 <xQueueGenericSend+0x48>
 8009af2:	2300      	movs	r3, #0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d10b      	bne.n	8009b10 <xQueueGenericSend+0x64>
	__asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b0a:	bf00      	nop
 8009b0c:	bf00      	nop
 8009b0e:	e7fd      	b.n	8009b0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	d103      	bne.n	8009b1e <xQueueGenericSend+0x72>
 8009b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d101      	bne.n	8009b22 <xQueueGenericSend+0x76>
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e000      	b.n	8009b24 <xQueueGenericSend+0x78>
 8009b22:	2300      	movs	r3, #0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d10b      	bne.n	8009b40 <xQueueGenericSend+0x94>
	__asm volatile
 8009b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b2c:	f383 8811 	msr	BASEPRI, r3
 8009b30:	f3bf 8f6f 	isb	sy
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	623b      	str	r3, [r7, #32]
}
 8009b3a:	bf00      	nop
 8009b3c:	bf00      	nop
 8009b3e:	e7fd      	b.n	8009b3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b40:	f001 f9f6 	bl	800af30 <xTaskGetSchedulerState>
 8009b44:	4603      	mov	r3, r0
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d102      	bne.n	8009b50 <xQueueGenericSend+0xa4>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <xQueueGenericSend+0xa8>
 8009b50:	2301      	movs	r3, #1
 8009b52:	e000      	b.n	8009b56 <xQueueGenericSend+0xaa>
 8009b54:	2300      	movs	r3, #0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d10b      	bne.n	8009b72 <xQueueGenericSend+0xc6>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	61fb      	str	r3, [r7, #28]
}
 8009b6c:	bf00      	nop
 8009b6e:	bf00      	nop
 8009b70:	e7fd      	b.n	8009b6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b72:	f001 ff49 	bl	800ba08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d302      	bcc.n	8009b88 <xQueueGenericSend+0xdc>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b02      	cmp	r3, #2
 8009b86:	d129      	bne.n	8009bdc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b88:	683a      	ldr	r2, [r7, #0]
 8009b8a:	68b9      	ldr	r1, [r7, #8]
 8009b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b8e:	f000 fa0f 	bl	8009fb0 <prvCopyDataToQueue>
 8009b92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d010      	beq.n	8009bbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9e:	3324      	adds	r3, #36	@ 0x24
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f000 ffdd 	bl	800ab60 <xTaskRemoveFromEventList>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d013      	beq.n	8009bd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009bac:	4b3f      	ldr	r3, [pc, #252]	@ (8009cac <xQueueGenericSend+0x200>)
 8009bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bb2:	601a      	str	r2, [r3, #0]
 8009bb4:	f3bf 8f4f 	dsb	sy
 8009bb8:	f3bf 8f6f 	isb	sy
 8009bbc:	e00a      	b.n	8009bd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d007      	beq.n	8009bd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009bc4:	4b39      	ldr	r3, [pc, #228]	@ (8009cac <xQueueGenericSend+0x200>)
 8009bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bca:	601a      	str	r2, [r3, #0]
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009bd4:	f001 ff4a 	bl	800ba6c <vPortExitCritical>
				return pdPASS;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	e063      	b.n	8009ca4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d103      	bne.n	8009bea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009be2:	f001 ff43 	bl	800ba6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e05c      	b.n	8009ca4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d106      	bne.n	8009bfe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009bf0:	f107 0314 	add.w	r3, r7, #20
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f001 f83f 	bl	800ac78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009bfe:	f001 ff35 	bl	800ba6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c02:	f000 fd87 	bl	800a714 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c06:	f001 feff 	bl	800ba08 <vPortEnterCritical>
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c10:	b25b      	sxtb	r3, r3
 8009c12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c16:	d103      	bne.n	8009c20 <xQueueGenericSend+0x174>
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c26:	b25b      	sxtb	r3, r3
 8009c28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c2c:	d103      	bne.n	8009c36 <xQueueGenericSend+0x18a>
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c36:	f001 ff19 	bl	800ba6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c3a:	1d3a      	adds	r2, r7, #4
 8009c3c:	f107 0314 	add.w	r3, r7, #20
 8009c40:	4611      	mov	r1, r2
 8009c42:	4618      	mov	r0, r3
 8009c44:	f001 f82e 	bl	800aca4 <xTaskCheckForTimeOut>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d124      	bne.n	8009c98 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c50:	f000 faa6 	bl	800a1a0 <prvIsQueueFull>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d018      	beq.n	8009c8c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	3310      	adds	r3, #16
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	4611      	mov	r1, r2
 8009c62:	4618      	mov	r0, r3
 8009c64:	f000 ff2a 	bl	800aabc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009c68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c6a:	f000 fa31 	bl	800a0d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009c6e:	f000 fd5f 	bl	800a730 <xTaskResumeAll>
 8009c72:	4603      	mov	r3, r0
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f47f af7c 	bne.w	8009b72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009cac <xQueueGenericSend+0x200>)
 8009c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c80:	601a      	str	r2, [r3, #0]
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	e772      	b.n	8009b72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009c8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c8e:	f000 fa1f 	bl	800a0d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c92:	f000 fd4d 	bl	800a730 <xTaskResumeAll>
 8009c96:	e76c      	b.n	8009b72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009c98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c9a:	f000 fa19 	bl	800a0d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c9e:	f000 fd47 	bl	800a730 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009ca2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3738      	adds	r7, #56	@ 0x38
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	e000ed04 	.word	0xe000ed04

08009cb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b090      	sub	sp, #64	@ 0x40
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	60f8      	str	r0, [r7, #12]
 8009cb8:	60b9      	str	r1, [r7, #8]
 8009cba:	607a      	str	r2, [r7, #4]
 8009cbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d10b      	bne.n	8009ce0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ccc:	f383 8811 	msr	BASEPRI, r3
 8009cd0:	f3bf 8f6f 	isb	sy
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009cda:	bf00      	nop
 8009cdc:	bf00      	nop
 8009cde:	e7fd      	b.n	8009cdc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d103      	bne.n	8009cee <xQueueGenericSendFromISR+0x3e>
 8009ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d101      	bne.n	8009cf2 <xQueueGenericSendFromISR+0x42>
 8009cee:	2301      	movs	r3, #1
 8009cf0:	e000      	b.n	8009cf4 <xQueueGenericSendFromISR+0x44>
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d10b      	bne.n	8009d10 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfc:	f383 8811 	msr	BASEPRI, r3
 8009d00:	f3bf 8f6f 	isb	sy
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d0a:	bf00      	nop
 8009d0c:	bf00      	nop
 8009d0e:	e7fd      	b.n	8009d0c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	2b02      	cmp	r3, #2
 8009d14:	d103      	bne.n	8009d1e <xQueueGenericSendFromISR+0x6e>
 8009d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d101      	bne.n	8009d22 <xQueueGenericSendFromISR+0x72>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e000      	b.n	8009d24 <xQueueGenericSendFromISR+0x74>
 8009d22:	2300      	movs	r3, #0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d10b      	bne.n	8009d40 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d2c:	f383 8811 	msr	BASEPRI, r3
 8009d30:	f3bf 8f6f 	isb	sy
 8009d34:	f3bf 8f4f 	dsb	sy
 8009d38:	623b      	str	r3, [r7, #32]
}
 8009d3a:	bf00      	nop
 8009d3c:	bf00      	nop
 8009d3e:	e7fd      	b.n	8009d3c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009d40:	f001 ff42 	bl	800bbc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009d44:	f3ef 8211 	mrs	r2, BASEPRI
 8009d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d4c:	f383 8811 	msr	BASEPRI, r3
 8009d50:	f3bf 8f6f 	isb	sy
 8009d54:	f3bf 8f4f 	dsb	sy
 8009d58:	61fa      	str	r2, [r7, #28]
 8009d5a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009d5c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d302      	bcc.n	8009d72 <xQueueGenericSendFromISR+0xc2>
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	2b02      	cmp	r3, #2
 8009d70:	d12f      	bne.n	8009dd2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d82:	683a      	ldr	r2, [r7, #0]
 8009d84:	68b9      	ldr	r1, [r7, #8]
 8009d86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009d88:	f000 f912 	bl	8009fb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009d8c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d94:	d112      	bne.n	8009dbc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d016      	beq.n	8009dcc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009da0:	3324      	adds	r3, #36	@ 0x24
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 fedc 	bl	800ab60 <xTaskRemoveFromEventList>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d00e      	beq.n	8009dcc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d00b      	beq.n	8009dcc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	e007      	b.n	8009dcc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	b25a      	sxtb	r2, r3
 8009dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009dd0:	e001      	b.n	8009dd6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dd8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009de0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3740      	adds	r7, #64	@ 0x40
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b08c      	sub	sp, #48	@ 0x30
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10b      	bne.n	8009e1e <xQueueReceive+0x32>
	__asm volatile
 8009e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0a:	f383 8811 	msr	BASEPRI, r3
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	623b      	str	r3, [r7, #32]
}
 8009e18:	bf00      	nop
 8009e1a:	bf00      	nop
 8009e1c:	e7fd      	b.n	8009e1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d103      	bne.n	8009e2c <xQueueReceive+0x40>
 8009e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d101      	bne.n	8009e30 <xQueueReceive+0x44>
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	e000      	b.n	8009e32 <xQueueReceive+0x46>
 8009e30:	2300      	movs	r3, #0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d10b      	bne.n	8009e4e <xQueueReceive+0x62>
	__asm volatile
 8009e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	61fb      	str	r3, [r7, #28]
}
 8009e48:	bf00      	nop
 8009e4a:	bf00      	nop
 8009e4c:	e7fd      	b.n	8009e4a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e4e:	f001 f86f 	bl	800af30 <xTaskGetSchedulerState>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d102      	bne.n	8009e5e <xQueueReceive+0x72>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d101      	bne.n	8009e62 <xQueueReceive+0x76>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e000      	b.n	8009e64 <xQueueReceive+0x78>
 8009e62:	2300      	movs	r3, #0
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d10b      	bne.n	8009e80 <xQueueReceive+0x94>
	__asm volatile
 8009e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6c:	f383 8811 	msr	BASEPRI, r3
 8009e70:	f3bf 8f6f 	isb	sy
 8009e74:	f3bf 8f4f 	dsb	sy
 8009e78:	61bb      	str	r3, [r7, #24]
}
 8009e7a:	bf00      	nop
 8009e7c:	bf00      	nop
 8009e7e:	e7fd      	b.n	8009e7c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e80:	f001 fdc2 	bl	800ba08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d01f      	beq.n	8009ed0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e90:	68b9      	ldr	r1, [r7, #8]
 8009e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e94:	f000 f8f6 	bl	800a084 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	1e5a      	subs	r2, r3, #1
 8009e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea2:	691b      	ldr	r3, [r3, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00f      	beq.n	8009ec8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eaa:	3310      	adds	r3, #16
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 fe57 	bl	800ab60 <xTaskRemoveFromEventList>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d007      	beq.n	8009ec8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009eb8:	4b3c      	ldr	r3, [pc, #240]	@ (8009fac <xQueueReceive+0x1c0>)
 8009eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ebe:	601a      	str	r2, [r3, #0]
 8009ec0:	f3bf 8f4f 	dsb	sy
 8009ec4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ec8:	f001 fdd0 	bl	800ba6c <vPortExitCritical>
				return pdPASS;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	e069      	b.n	8009fa4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d103      	bne.n	8009ede <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ed6:	f001 fdc9 	bl	800ba6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009eda:	2300      	movs	r3, #0
 8009edc:	e062      	b.n	8009fa4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d106      	bne.n	8009ef2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ee4:	f107 0310 	add.w	r3, r7, #16
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f000 fec5 	bl	800ac78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ef2:	f001 fdbb 	bl	800ba6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ef6:	f000 fc0d 	bl	800a714 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009efa:	f001 fd85 	bl	800ba08 <vPortEnterCritical>
 8009efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f04:	b25b      	sxtb	r3, r3
 8009f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f0a:	d103      	bne.n	8009f14 <xQueueReceive+0x128>
 8009f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0e:	2200      	movs	r2, #0
 8009f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f1a:	b25b      	sxtb	r3, r3
 8009f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f20:	d103      	bne.n	8009f2a <xQueueReceive+0x13e>
 8009f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f24:	2200      	movs	r2, #0
 8009f26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f2a:	f001 fd9f 	bl	800ba6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f2e:	1d3a      	adds	r2, r7, #4
 8009f30:	f107 0310 	add.w	r3, r7, #16
 8009f34:	4611      	mov	r1, r2
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 feb4 	bl	800aca4 <xTaskCheckForTimeOut>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d123      	bne.n	8009f8a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f44:	f000 f916 	bl	800a174 <prvIsQueueEmpty>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d017      	beq.n	8009f7e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f50:	3324      	adds	r3, #36	@ 0x24
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	4611      	mov	r1, r2
 8009f56:	4618      	mov	r0, r3
 8009f58:	f000 fdb0 	bl	800aabc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f5e:	f000 f8b7 	bl	800a0d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f62:	f000 fbe5 	bl	800a730 <xTaskResumeAll>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d189      	bne.n	8009e80 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009fac <xQueueReceive+0x1c0>)
 8009f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f72:	601a      	str	r2, [r3, #0]
 8009f74:	f3bf 8f4f 	dsb	sy
 8009f78:	f3bf 8f6f 	isb	sy
 8009f7c:	e780      	b.n	8009e80 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f80:	f000 f8a6 	bl	800a0d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f84:	f000 fbd4 	bl	800a730 <xTaskResumeAll>
 8009f88:	e77a      	b.n	8009e80 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f8c:	f000 f8a0 	bl	800a0d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f90:	f000 fbce 	bl	800a730 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f96:	f000 f8ed 	bl	800a174 <prvIsQueueEmpty>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f43f af6f 	beq.w	8009e80 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009fa2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3730      	adds	r7, #48	@ 0x30
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	e000ed04 	.word	0xe000ed04

08009fb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b086      	sub	sp, #24
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	60f8      	str	r0, [r7, #12]
 8009fb8:	60b9      	str	r1, [r7, #8]
 8009fba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d10d      	bne.n	8009fea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d14d      	bne.n	800a072 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	689b      	ldr	r3, [r3, #8]
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f000 ffc6 	bl	800af6c <xTaskPriorityDisinherit>
 8009fe0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	609a      	str	r2, [r3, #8]
 8009fe8:	e043      	b.n	800a072 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d119      	bne.n	800a024 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6858      	ldr	r0, [r3, #4]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	68b9      	ldr	r1, [r7, #8]
 8009ffc:	f00f fce9 	bl	80199d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	685a      	ldr	r2, [r3, #4]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a008:	441a      	add	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	685a      	ldr	r2, [r3, #4]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	429a      	cmp	r2, r3
 800a018:	d32b      	bcc.n	800a072 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681a      	ldr	r2, [r3, #0]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	605a      	str	r2, [r3, #4]
 800a022:	e026      	b.n	800a072 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	68d8      	ldr	r0, [r3, #12]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a02c:	461a      	mov	r2, r3
 800a02e:	68b9      	ldr	r1, [r7, #8]
 800a030:	f00f fccf 	bl	80199d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	68da      	ldr	r2, [r3, #12]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a03c:	425b      	negs	r3, r3
 800a03e:	441a      	add	r2, r3
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	68da      	ldr	r2, [r3, #12]
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d207      	bcs.n	800a060 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	689a      	ldr	r2, [r3, #8]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a058:	425b      	negs	r3, r3
 800a05a:	441a      	add	r2, r3
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2b02      	cmp	r3, #2
 800a064:	d105      	bne.n	800a072 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d002      	beq.n	800a072 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	3b01      	subs	r3, #1
 800a070:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	1c5a      	adds	r2, r3, #1
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a07a:	697b      	ldr	r3, [r7, #20]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3718      	adds	r7, #24
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a092:	2b00      	cmp	r3, #0
 800a094:	d018      	beq.n	800a0c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	68da      	ldr	r2, [r3, #12]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a09e:	441a      	add	r2, r3
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d303      	bcc.n	800a0b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681a      	ldr	r2, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68d9      	ldr	r1, [r3, #12]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	6838      	ldr	r0, [r7, #0]
 800a0c4:	f00f fc85 	bl	80199d2 <memcpy>
	}
}
 800a0c8:	bf00      	nop
 800a0ca:	3708      	adds	r7, #8
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a0d8:	f001 fc96 	bl	800ba08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a0e4:	e011      	b.n	800a10a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d012      	beq.n	800a114 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	3324      	adds	r3, #36	@ 0x24
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f000 fd34 	bl	800ab60 <xTaskRemoveFromEventList>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a0fe:	f000 fe35 	bl	800ad6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a102:	7bfb      	ldrb	r3, [r7, #15]
 800a104:	3b01      	subs	r3, #1
 800a106:	b2db      	uxtb	r3, r3
 800a108:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a10a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	dce9      	bgt.n	800a0e6 <prvUnlockQueue+0x16>
 800a112:	e000      	b.n	800a116 <prvUnlockQueue+0x46>
					break;
 800a114:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	22ff      	movs	r2, #255	@ 0xff
 800a11a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a11e:	f001 fca5 	bl	800ba6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a122:	f001 fc71 	bl	800ba08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a12c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a12e:	e011      	b.n	800a154 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	691b      	ldr	r3, [r3, #16]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d012      	beq.n	800a15e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	3310      	adds	r3, #16
 800a13c:	4618      	mov	r0, r3
 800a13e:	f000 fd0f 	bl	800ab60 <xTaskRemoveFromEventList>
 800a142:	4603      	mov	r3, r0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a148:	f000 fe10 	bl	800ad6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a14c:	7bbb      	ldrb	r3, [r7, #14]
 800a14e:	3b01      	subs	r3, #1
 800a150:	b2db      	uxtb	r3, r3
 800a152:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a154:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	dce9      	bgt.n	800a130 <prvUnlockQueue+0x60>
 800a15c:	e000      	b.n	800a160 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a15e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	22ff      	movs	r2, #255	@ 0xff
 800a164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a168:	f001 fc80 	bl	800ba6c <vPortExitCritical>
}
 800a16c:	bf00      	nop
 800a16e:	3710      	adds	r7, #16
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a17c:	f001 fc44 	bl	800ba08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a184:	2b00      	cmp	r3, #0
 800a186:	d102      	bne.n	800a18e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a188:	2301      	movs	r3, #1
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	e001      	b.n	800a192 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a18e:	2300      	movs	r3, #0
 800a190:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a192:	f001 fc6b 	bl	800ba6c <vPortExitCritical>

	return xReturn;
 800a196:	68fb      	ldr	r3, [r7, #12]
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3710      	adds	r7, #16
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1a8:	f001 fc2e 	bl	800ba08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d102      	bne.n	800a1be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	60fb      	str	r3, [r7, #12]
 800a1bc:	e001      	b.n	800a1c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a1c2:	f001 fc53 	bl	800ba6c <vPortExitCritical>

	return xReturn;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b085      	sub	sp, #20
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a1da:	2300      	movs	r3, #0
 800a1dc:	60fb      	str	r3, [r7, #12]
 800a1de:	e014      	b.n	800a20a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a1e0:	4a0f      	ldr	r2, [pc, #60]	@ (800a220 <vQueueAddToRegistry+0x50>)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10b      	bne.n	800a204 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a1ec:	490c      	ldr	r1, [pc, #48]	@ (800a220 <vQueueAddToRegistry+0x50>)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	683a      	ldr	r2, [r7, #0]
 800a1f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a1f6:	4a0a      	ldr	r2, [pc, #40]	@ (800a220 <vQueueAddToRegistry+0x50>)
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	00db      	lsls	r3, r3, #3
 800a1fc:	4413      	add	r3, r2
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a202:	e006      	b.n	800a212 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	3301      	adds	r3, #1
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2b07      	cmp	r3, #7
 800a20e:	d9e7      	bls.n	800a1e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a210:	bf00      	nop
 800a212:	bf00      	nop
 800a214:	3714      	adds	r7, #20
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	20005250 	.word	0x20005250

0800a224 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a224:	b580      	push	{r7, lr}
 800a226:	b086      	sub	sp, #24
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a234:	f001 fbe8 	bl	800ba08 <vPortEnterCritical>
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a23e:	b25b      	sxtb	r3, r3
 800a240:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a244:	d103      	bne.n	800a24e <vQueueWaitForMessageRestricted+0x2a>
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	2200      	movs	r2, #0
 800a24a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a254:	b25b      	sxtb	r3, r3
 800a256:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a25a:	d103      	bne.n	800a264 <vQueueWaitForMessageRestricted+0x40>
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	2200      	movs	r2, #0
 800a260:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a264:	f001 fc02 	bl	800ba6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d106      	bne.n	800a27e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	3324      	adds	r3, #36	@ 0x24
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	68b9      	ldr	r1, [r7, #8]
 800a278:	4618      	mov	r0, r3
 800a27a:	f000 fc45 	bl	800ab08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a27e:	6978      	ldr	r0, [r7, #20]
 800a280:	f7ff ff26 	bl	800a0d0 <prvUnlockQueue>
	}
 800a284:	bf00      	nop
 800a286:	3718      	adds	r7, #24
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b08e      	sub	sp, #56	@ 0x38
 800a290:	af04      	add	r7, sp, #16
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
 800a298:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d10b      	bne.n	800a2b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a4:	f383 8811 	msr	BASEPRI, r3
 800a2a8:	f3bf 8f6f 	isb	sy
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	623b      	str	r3, [r7, #32]
}
 800a2b2:	bf00      	nop
 800a2b4:	bf00      	nop
 800a2b6:	e7fd      	b.n	800a2b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d10b      	bne.n	800a2d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c2:	f383 8811 	msr	BASEPRI, r3
 800a2c6:	f3bf 8f6f 	isb	sy
 800a2ca:	f3bf 8f4f 	dsb	sy
 800a2ce:	61fb      	str	r3, [r7, #28]
}
 800a2d0:	bf00      	nop
 800a2d2:	bf00      	nop
 800a2d4:	e7fd      	b.n	800a2d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a2d6:	235c      	movs	r3, #92	@ 0x5c
 800a2d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	2b5c      	cmp	r3, #92	@ 0x5c
 800a2de:	d00b      	beq.n	800a2f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	61bb      	str	r3, [r7, #24]
}
 800a2f2:	bf00      	nop
 800a2f4:	bf00      	nop
 800a2f6:	e7fd      	b.n	800a2f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a2f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a2fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d01e      	beq.n	800a33e <xTaskCreateStatic+0xb2>
 800a300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a302:	2b00      	cmp	r3, #0
 800a304:	d01b      	beq.n	800a33e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a308:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a30e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a312:	2202      	movs	r2, #2
 800a314:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a318:	2300      	movs	r3, #0
 800a31a:	9303      	str	r3, [sp, #12]
 800a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31e:	9302      	str	r3, [sp, #8]
 800a320:	f107 0314 	add.w	r3, r7, #20
 800a324:	9301      	str	r3, [sp, #4]
 800a326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a328:	9300      	str	r3, [sp, #0]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	68b9      	ldr	r1, [r7, #8]
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f000 f850 	bl	800a3d6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a336:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a338:	f000 f8de 	bl	800a4f8 <prvAddNewTaskToReadyList>
 800a33c:	e001      	b.n	800a342 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a33e:	2300      	movs	r3, #0
 800a340:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a342:	697b      	ldr	r3, [r7, #20]
	}
 800a344:	4618      	mov	r0, r3
 800a346:	3728      	adds	r7, #40	@ 0x28
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b08c      	sub	sp, #48	@ 0x30
 800a350:	af04      	add	r7, sp, #16
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	603b      	str	r3, [r7, #0]
 800a358:	4613      	mov	r3, r2
 800a35a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a35c:	88fb      	ldrh	r3, [r7, #6]
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4618      	mov	r0, r3
 800a362:	f001 fc73 	bl	800bc4c <pvPortMalloc>
 800a366:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00e      	beq.n	800a38c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a36e:	205c      	movs	r0, #92	@ 0x5c
 800a370:	f001 fc6c 	bl	800bc4c <pvPortMalloc>
 800a374:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a376:	69fb      	ldr	r3, [r7, #28]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d003      	beq.n	800a384 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	697a      	ldr	r2, [r7, #20]
 800a380:	631a      	str	r2, [r3, #48]	@ 0x30
 800a382:	e005      	b.n	800a390 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a384:	6978      	ldr	r0, [r7, #20]
 800a386:	f001 fd2f 	bl	800bde8 <vPortFree>
 800a38a:	e001      	b.n	800a390 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a38c:	2300      	movs	r3, #0
 800a38e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a390:	69fb      	ldr	r3, [r7, #28]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d017      	beq.n	800a3c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	2200      	movs	r2, #0
 800a39a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a39e:	88fa      	ldrh	r2, [r7, #6]
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	9303      	str	r3, [sp, #12]
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	9302      	str	r3, [sp, #8]
 800a3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3aa:	9301      	str	r3, [sp, #4]
 800a3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	68b9      	ldr	r1, [r7, #8]
 800a3b4:	68f8      	ldr	r0, [r7, #12]
 800a3b6:	f000 f80e 	bl	800a3d6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a3ba:	69f8      	ldr	r0, [r7, #28]
 800a3bc:	f000 f89c 	bl	800a4f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	61bb      	str	r3, [r7, #24]
 800a3c4:	e002      	b.n	800a3cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a3c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a3ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a3cc:	69bb      	ldr	r3, [r7, #24]
	}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3720      	adds	r7, #32
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}

0800a3d6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a3d6:	b580      	push	{r7, lr}
 800a3d8:	b088      	sub	sp, #32
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	60f8      	str	r0, [r7, #12]
 800a3de:	60b9      	str	r1, [r7, #8]
 800a3e0:	607a      	str	r2, [r7, #4]
 800a3e2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a3e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	21a5      	movs	r1, #165	@ 0xa5
 800a3f0:	f00f fa26 	bl	8019840 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3fe:	3b01      	subs	r3, #1
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4413      	add	r3, r2
 800a404:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a406:	69bb      	ldr	r3, [r7, #24]
 800a408:	f023 0307 	bic.w	r3, r3, #7
 800a40c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	f003 0307 	and.w	r3, r3, #7
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00b      	beq.n	800a430 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a41c:	f383 8811 	msr	BASEPRI, r3
 800a420:	f3bf 8f6f 	isb	sy
 800a424:	f3bf 8f4f 	dsb	sy
 800a428:	617b      	str	r3, [r7, #20]
}
 800a42a:	bf00      	nop
 800a42c:	bf00      	nop
 800a42e:	e7fd      	b.n	800a42c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d01f      	beq.n	800a476 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a436:	2300      	movs	r3, #0
 800a438:	61fb      	str	r3, [r7, #28]
 800a43a:	e012      	b.n	800a462 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	69fb      	ldr	r3, [r7, #28]
 800a440:	4413      	add	r3, r2
 800a442:	7819      	ldrb	r1, [r3, #0]
 800a444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	4413      	add	r3, r2
 800a44a:	3334      	adds	r3, #52	@ 0x34
 800a44c:	460a      	mov	r2, r1
 800a44e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a450:	68ba      	ldr	r2, [r7, #8]
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	4413      	add	r3, r2
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d006      	beq.n	800a46a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a45c:	69fb      	ldr	r3, [r7, #28]
 800a45e:	3301      	adds	r3, #1
 800a460:	61fb      	str	r3, [r7, #28]
 800a462:	69fb      	ldr	r3, [r7, #28]
 800a464:	2b0f      	cmp	r3, #15
 800a466:	d9e9      	bls.n	800a43c <prvInitialiseNewTask+0x66>
 800a468:	e000      	b.n	800a46c <prvInitialiseNewTask+0x96>
			{
				break;
 800a46a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46e:	2200      	movs	r2, #0
 800a470:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a474:	e003      	b.n	800a47e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a480:	2b37      	cmp	r3, #55	@ 0x37
 800a482:	d901      	bls.n	800a488 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a484:	2337      	movs	r3, #55	@ 0x37
 800a486:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a48c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a492:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a496:	2200      	movs	r2, #0
 800a498:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49c:	3304      	adds	r3, #4
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f7ff f966 	bl	8009770 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a6:	3318      	adds	r3, #24
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7ff f961 	bl	8009770 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4c2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4d2:	683a      	ldr	r2, [r7, #0]
 800a4d4:	68f9      	ldr	r1, [r7, #12]
 800a4d6:	69b8      	ldr	r0, [r7, #24]
 800a4d8:	f001 f966 	bl	800b7a8 <pxPortInitialiseStack>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a4e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d002      	beq.n	800a4ee <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4ee:	bf00      	nop
 800a4f0:	3720      	adds	r7, #32
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
	...

0800a4f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a500:	f001 fa82 	bl	800ba08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a504:	4b2d      	ldr	r3, [pc, #180]	@ (800a5bc <prvAddNewTaskToReadyList+0xc4>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	3301      	adds	r3, #1
 800a50a:	4a2c      	ldr	r2, [pc, #176]	@ (800a5bc <prvAddNewTaskToReadyList+0xc4>)
 800a50c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a50e:	4b2c      	ldr	r3, [pc, #176]	@ (800a5c0 <prvAddNewTaskToReadyList+0xc8>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d109      	bne.n	800a52a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a516:	4a2a      	ldr	r2, [pc, #168]	@ (800a5c0 <prvAddNewTaskToReadyList+0xc8>)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a51c:	4b27      	ldr	r3, [pc, #156]	@ (800a5bc <prvAddNewTaskToReadyList+0xc4>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2b01      	cmp	r3, #1
 800a522:	d110      	bne.n	800a546 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a524:	f000 fc46 	bl	800adb4 <prvInitialiseTaskLists>
 800a528:	e00d      	b.n	800a546 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a52a:	4b26      	ldr	r3, [pc, #152]	@ (800a5c4 <prvAddNewTaskToReadyList+0xcc>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d109      	bne.n	800a546 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a532:	4b23      	ldr	r3, [pc, #140]	@ (800a5c0 <prvAddNewTaskToReadyList+0xc8>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d802      	bhi.n	800a546 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a540:	4a1f      	ldr	r2, [pc, #124]	@ (800a5c0 <prvAddNewTaskToReadyList+0xc8>)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a546:	4b20      	ldr	r3, [pc, #128]	@ (800a5c8 <prvAddNewTaskToReadyList+0xd0>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	3301      	adds	r3, #1
 800a54c:	4a1e      	ldr	r2, [pc, #120]	@ (800a5c8 <prvAddNewTaskToReadyList+0xd0>)
 800a54e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a550:	4b1d      	ldr	r3, [pc, #116]	@ (800a5c8 <prvAddNewTaskToReadyList+0xd0>)
 800a552:	681a      	ldr	r2, [r3, #0]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a55c:	4b1b      	ldr	r3, [pc, #108]	@ (800a5cc <prvAddNewTaskToReadyList+0xd4>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	429a      	cmp	r2, r3
 800a562:	d903      	bls.n	800a56c <prvAddNewTaskToReadyList+0x74>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a568:	4a18      	ldr	r2, [pc, #96]	@ (800a5cc <prvAddNewTaskToReadyList+0xd4>)
 800a56a:	6013      	str	r3, [r2, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a570:	4613      	mov	r3, r2
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	4413      	add	r3, r2
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4a15      	ldr	r2, [pc, #84]	@ (800a5d0 <prvAddNewTaskToReadyList+0xd8>)
 800a57a:	441a      	add	r2, r3
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	3304      	adds	r3, #4
 800a580:	4619      	mov	r1, r3
 800a582:	4610      	mov	r0, r2
 800a584:	f7ff f901 	bl	800978a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a588:	f001 fa70 	bl	800ba6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a58c:	4b0d      	ldr	r3, [pc, #52]	@ (800a5c4 <prvAddNewTaskToReadyList+0xcc>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d00e      	beq.n	800a5b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a594:	4b0a      	ldr	r3, [pc, #40]	@ (800a5c0 <prvAddNewTaskToReadyList+0xc8>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d207      	bcs.n	800a5b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a5a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a5d4 <prvAddNewTaskToReadyList+0xdc>)
 800a5a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a8:	601a      	str	r2, [r3, #0]
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a5b2:	bf00      	nop
 800a5b4:	3708      	adds	r7, #8
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	20005764 	.word	0x20005764
 800a5c0:	20005290 	.word	0x20005290
 800a5c4:	20005770 	.word	0x20005770
 800a5c8:	20005780 	.word	0x20005780
 800a5cc:	2000576c 	.word	0x2000576c
 800a5d0:	20005294 	.word	0x20005294
 800a5d4:	e000ed04 	.word	0xe000ed04

0800a5d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d018      	beq.n	800a61c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a5ea:	4b14      	ldr	r3, [pc, #80]	@ (800a63c <vTaskDelay+0x64>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00b      	beq.n	800a60a <vTaskDelay+0x32>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	60bb      	str	r3, [r7, #8]
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	e7fd      	b.n	800a606 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a60a:	f000 f883 	bl	800a714 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a60e:	2100      	movs	r1, #0
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fd1b 	bl	800b04c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a616:	f000 f88b 	bl	800a730 <xTaskResumeAll>
 800a61a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d107      	bne.n	800a632 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a622:	4b07      	ldr	r3, [pc, #28]	@ (800a640 <vTaskDelay+0x68>)
 800a624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a628:	601a      	str	r2, [r3, #0]
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a632:	bf00      	nop
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	2000578c 	.word	0x2000578c
 800a640:	e000ed04 	.word	0xe000ed04

0800a644 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b08a      	sub	sp, #40	@ 0x28
 800a648:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a64a:	2300      	movs	r3, #0
 800a64c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a64e:	2300      	movs	r3, #0
 800a650:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a652:	463a      	mov	r2, r7
 800a654:	1d39      	adds	r1, r7, #4
 800a656:	f107 0308 	add.w	r3, r7, #8
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7ff f834 	bl	80096c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	68ba      	ldr	r2, [r7, #8]
 800a666:	9202      	str	r2, [sp, #8]
 800a668:	9301      	str	r3, [sp, #4]
 800a66a:	2300      	movs	r3, #0
 800a66c:	9300      	str	r3, [sp, #0]
 800a66e:	2300      	movs	r3, #0
 800a670:	460a      	mov	r2, r1
 800a672:	4922      	ldr	r1, [pc, #136]	@ (800a6fc <vTaskStartScheduler+0xb8>)
 800a674:	4822      	ldr	r0, [pc, #136]	@ (800a700 <vTaskStartScheduler+0xbc>)
 800a676:	f7ff fe09 	bl	800a28c <xTaskCreateStatic>
 800a67a:	4603      	mov	r3, r0
 800a67c:	4a21      	ldr	r2, [pc, #132]	@ (800a704 <vTaskStartScheduler+0xc0>)
 800a67e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a680:	4b20      	ldr	r3, [pc, #128]	@ (800a704 <vTaskStartScheduler+0xc0>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d002      	beq.n	800a68e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a688:	2301      	movs	r3, #1
 800a68a:	617b      	str	r3, [r7, #20]
 800a68c:	e001      	b.n	800a692 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a68e:	2300      	movs	r3, #0
 800a690:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	2b01      	cmp	r3, #1
 800a696:	d102      	bne.n	800a69e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a698:	f000 fd2c 	bl	800b0f4 <xTimerCreateTimerTask>
 800a69c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d116      	bne.n	800a6d2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a6a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a8:	f383 8811 	msr	BASEPRI, r3
 800a6ac:	f3bf 8f6f 	isb	sy
 800a6b0:	f3bf 8f4f 	dsb	sy
 800a6b4:	613b      	str	r3, [r7, #16]
}
 800a6b6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a6b8:	4b13      	ldr	r3, [pc, #76]	@ (800a708 <vTaskStartScheduler+0xc4>)
 800a6ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a6be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a6c0:	4b12      	ldr	r3, [pc, #72]	@ (800a70c <vTaskStartScheduler+0xc8>)
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a6c6:	4b12      	ldr	r3, [pc, #72]	@ (800a710 <vTaskStartScheduler+0xcc>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a6cc:	f001 f8f8 	bl	800b8c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a6d0:	e00f      	b.n	800a6f2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6d8:	d10b      	bne.n	800a6f2 <vTaskStartScheduler+0xae>
	__asm volatile
 800a6da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6de:	f383 8811 	msr	BASEPRI, r3
 800a6e2:	f3bf 8f6f 	isb	sy
 800a6e6:	f3bf 8f4f 	dsb	sy
 800a6ea:	60fb      	str	r3, [r7, #12]
}
 800a6ec:	bf00      	nop
 800a6ee:	bf00      	nop
 800a6f0:	e7fd      	b.n	800a6ee <vTaskStartScheduler+0xaa>
}
 800a6f2:	bf00      	nop
 800a6f4:	3718      	adds	r7, #24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	0801a6c0 	.word	0x0801a6c0
 800a700:	0800ad85 	.word	0x0800ad85
 800a704:	20005788 	.word	0x20005788
 800a708:	20005784 	.word	0x20005784
 800a70c:	20005770 	.word	0x20005770
 800a710:	20005768 	.word	0x20005768

0800a714 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a714:	b480      	push	{r7}
 800a716:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a718:	4b04      	ldr	r3, [pc, #16]	@ (800a72c <vTaskSuspendAll+0x18>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3301      	adds	r3, #1
 800a71e:	4a03      	ldr	r2, [pc, #12]	@ (800a72c <vTaskSuspendAll+0x18>)
 800a720:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a722:	bf00      	nop
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr
 800a72c:	2000578c 	.word	0x2000578c

0800a730 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a736:	2300      	movs	r3, #0
 800a738:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a73a:	2300      	movs	r3, #0
 800a73c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a73e:	4b42      	ldr	r3, [pc, #264]	@ (800a848 <xTaskResumeAll+0x118>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d10b      	bne.n	800a75e <xTaskResumeAll+0x2e>
	__asm volatile
 800a746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74a:	f383 8811 	msr	BASEPRI, r3
 800a74e:	f3bf 8f6f 	isb	sy
 800a752:	f3bf 8f4f 	dsb	sy
 800a756:	603b      	str	r3, [r7, #0]
}
 800a758:	bf00      	nop
 800a75a:	bf00      	nop
 800a75c:	e7fd      	b.n	800a75a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a75e:	f001 f953 	bl	800ba08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a762:	4b39      	ldr	r3, [pc, #228]	@ (800a848 <xTaskResumeAll+0x118>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	3b01      	subs	r3, #1
 800a768:	4a37      	ldr	r2, [pc, #220]	@ (800a848 <xTaskResumeAll+0x118>)
 800a76a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a76c:	4b36      	ldr	r3, [pc, #216]	@ (800a848 <xTaskResumeAll+0x118>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d162      	bne.n	800a83a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a774:	4b35      	ldr	r3, [pc, #212]	@ (800a84c <xTaskResumeAll+0x11c>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d05e      	beq.n	800a83a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a77c:	e02f      	b.n	800a7de <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a77e:	4b34      	ldr	r3, [pc, #208]	@ (800a850 <xTaskResumeAll+0x120>)
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	3318      	adds	r3, #24
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7ff f85a 	bl	8009844 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	3304      	adds	r3, #4
 800a794:	4618      	mov	r0, r3
 800a796:	f7ff f855 	bl	8009844 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a79e:	4b2d      	ldr	r3, [pc, #180]	@ (800a854 <xTaskResumeAll+0x124>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d903      	bls.n	800a7ae <xTaskResumeAll+0x7e>
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7aa:	4a2a      	ldr	r2, [pc, #168]	@ (800a854 <xTaskResumeAll+0x124>)
 800a7ac:	6013      	str	r3, [r2, #0]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	009b      	lsls	r3, r3, #2
 800a7b6:	4413      	add	r3, r2
 800a7b8:	009b      	lsls	r3, r3, #2
 800a7ba:	4a27      	ldr	r2, [pc, #156]	@ (800a858 <xTaskResumeAll+0x128>)
 800a7bc:	441a      	add	r2, r3
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	3304      	adds	r3, #4
 800a7c2:	4619      	mov	r1, r3
 800a7c4:	4610      	mov	r0, r2
 800a7c6:	f7fe ffe0 	bl	800978a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7ce:	4b23      	ldr	r3, [pc, #140]	@ (800a85c <xTaskResumeAll+0x12c>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d302      	bcc.n	800a7de <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a7d8:	4b21      	ldr	r3, [pc, #132]	@ (800a860 <xTaskResumeAll+0x130>)
 800a7da:	2201      	movs	r2, #1
 800a7dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7de:	4b1c      	ldr	r3, [pc, #112]	@ (800a850 <xTaskResumeAll+0x120>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d1cb      	bne.n	800a77e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d001      	beq.n	800a7f0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a7ec:	f000 fb80 	bl	800aef0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a7f0:	4b1c      	ldr	r3, [pc, #112]	@ (800a864 <xTaskResumeAll+0x134>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d010      	beq.n	800a81e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a7fc:	f000 f846 	bl	800a88c <xTaskIncrementTick>
 800a800:	4603      	mov	r3, r0
 800a802:	2b00      	cmp	r3, #0
 800a804:	d002      	beq.n	800a80c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a806:	4b16      	ldr	r3, [pc, #88]	@ (800a860 <xTaskResumeAll+0x130>)
 800a808:	2201      	movs	r2, #1
 800a80a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	3b01      	subs	r3, #1
 800a810:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1f1      	bne.n	800a7fc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a818:	4b12      	ldr	r3, [pc, #72]	@ (800a864 <xTaskResumeAll+0x134>)
 800a81a:	2200      	movs	r2, #0
 800a81c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a81e:	4b10      	ldr	r3, [pc, #64]	@ (800a860 <xTaskResumeAll+0x130>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d009      	beq.n	800a83a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a826:	2301      	movs	r3, #1
 800a828:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a82a:	4b0f      	ldr	r3, [pc, #60]	@ (800a868 <xTaskResumeAll+0x138>)
 800a82c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a830:	601a      	str	r2, [r3, #0]
 800a832:	f3bf 8f4f 	dsb	sy
 800a836:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a83a:	f001 f917 	bl	800ba6c <vPortExitCritical>

	return xAlreadyYielded;
 800a83e:	68bb      	ldr	r3, [r7, #8]
}
 800a840:	4618      	mov	r0, r3
 800a842:	3710      	adds	r7, #16
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	2000578c 	.word	0x2000578c
 800a84c:	20005764 	.word	0x20005764
 800a850:	20005724 	.word	0x20005724
 800a854:	2000576c 	.word	0x2000576c
 800a858:	20005294 	.word	0x20005294
 800a85c:	20005290 	.word	0x20005290
 800a860:	20005778 	.word	0x20005778
 800a864:	20005774 	.word	0x20005774
 800a868:	e000ed04 	.word	0xe000ed04

0800a86c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a872:	4b05      	ldr	r3, [pc, #20]	@ (800a888 <xTaskGetTickCount+0x1c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a878:	687b      	ldr	r3, [r7, #4]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	370c      	adds	r7, #12
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
 800a886:	bf00      	nop
 800a888:	20005768 	.word	0x20005768

0800a88c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b086      	sub	sp, #24
 800a890:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a892:	2300      	movs	r3, #0
 800a894:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a896:	4b4f      	ldr	r3, [pc, #316]	@ (800a9d4 <xTaskIncrementTick+0x148>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f040 8090 	bne.w	800a9c0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a8a0:	4b4d      	ldr	r3, [pc, #308]	@ (800a9d8 <xTaskIncrementTick+0x14c>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	3301      	adds	r3, #1
 800a8a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a8a8:	4a4b      	ldr	r2, [pc, #300]	@ (800a9d8 <xTaskIncrementTick+0x14c>)
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d121      	bne.n	800a8f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a8b4:	4b49      	ldr	r3, [pc, #292]	@ (800a9dc <xTaskIncrementTick+0x150>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00b      	beq.n	800a8d6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	603b      	str	r3, [r7, #0]
}
 800a8d0:	bf00      	nop
 800a8d2:	bf00      	nop
 800a8d4:	e7fd      	b.n	800a8d2 <xTaskIncrementTick+0x46>
 800a8d6:	4b41      	ldr	r3, [pc, #260]	@ (800a9dc <xTaskIncrementTick+0x150>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60fb      	str	r3, [r7, #12]
 800a8dc:	4b40      	ldr	r3, [pc, #256]	@ (800a9e0 <xTaskIncrementTick+0x154>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a3e      	ldr	r2, [pc, #248]	@ (800a9dc <xTaskIncrementTick+0x150>)
 800a8e2:	6013      	str	r3, [r2, #0]
 800a8e4:	4a3e      	ldr	r2, [pc, #248]	@ (800a9e0 <xTaskIncrementTick+0x154>)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6013      	str	r3, [r2, #0]
 800a8ea:	4b3e      	ldr	r3, [pc, #248]	@ (800a9e4 <xTaskIncrementTick+0x158>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	4a3c      	ldr	r2, [pc, #240]	@ (800a9e4 <xTaskIncrementTick+0x158>)
 800a8f2:	6013      	str	r3, [r2, #0]
 800a8f4:	f000 fafc 	bl	800aef0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a8f8:	4b3b      	ldr	r3, [pc, #236]	@ (800a9e8 <xTaskIncrementTick+0x15c>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	693a      	ldr	r2, [r7, #16]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d349      	bcc.n	800a996 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a902:	4b36      	ldr	r3, [pc, #216]	@ (800a9dc <xTaskIncrementTick+0x150>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d104      	bne.n	800a916 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a90c:	4b36      	ldr	r3, [pc, #216]	@ (800a9e8 <xTaskIncrementTick+0x15c>)
 800a90e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a912:	601a      	str	r2, [r3, #0]
					break;
 800a914:	e03f      	b.n	800a996 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a916:	4b31      	ldr	r3, [pc, #196]	@ (800a9dc <xTaskIncrementTick+0x150>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a926:	693a      	ldr	r2, [r7, #16]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d203      	bcs.n	800a936 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a92e:	4a2e      	ldr	r2, [pc, #184]	@ (800a9e8 <xTaskIncrementTick+0x15c>)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a934:	e02f      	b.n	800a996 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	3304      	adds	r3, #4
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7fe ff82 	bl	8009844 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a944:	2b00      	cmp	r3, #0
 800a946:	d004      	beq.n	800a952 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	3318      	adds	r3, #24
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7fe ff79 	bl	8009844 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a956:	4b25      	ldr	r3, [pc, #148]	@ (800a9ec <xTaskIncrementTick+0x160>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d903      	bls.n	800a966 <xTaskIncrementTick+0xda>
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a962:	4a22      	ldr	r2, [pc, #136]	@ (800a9ec <xTaskIncrementTick+0x160>)
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a96a:	4613      	mov	r3, r2
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	4413      	add	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f0 <xTaskIncrementTick+0x164>)
 800a974:	441a      	add	r2, r3
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	3304      	adds	r3, #4
 800a97a:	4619      	mov	r1, r3
 800a97c:	4610      	mov	r0, r2
 800a97e:	f7fe ff04 	bl	800978a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a986:	4b1b      	ldr	r3, [pc, #108]	@ (800a9f4 <xTaskIncrementTick+0x168>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d3b8      	bcc.n	800a902 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a990:	2301      	movs	r3, #1
 800a992:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a994:	e7b5      	b.n	800a902 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a996:	4b17      	ldr	r3, [pc, #92]	@ (800a9f4 <xTaskIncrementTick+0x168>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a99c:	4914      	ldr	r1, [pc, #80]	@ (800a9f0 <xTaskIncrementTick+0x164>)
 800a99e:	4613      	mov	r3, r2
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	4413      	add	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	440b      	add	r3, r1
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d901      	bls.n	800a9b2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a9b2:	4b11      	ldr	r3, [pc, #68]	@ (800a9f8 <xTaskIncrementTick+0x16c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d007      	beq.n	800a9ca <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	617b      	str	r3, [r7, #20]
 800a9be:	e004      	b.n	800a9ca <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a9c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a9fc <xTaskIncrementTick+0x170>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	4a0d      	ldr	r2, [pc, #52]	@ (800a9fc <xTaskIncrementTick+0x170>)
 800a9c8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a9ca:	697b      	ldr	r3, [r7, #20]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	2000578c 	.word	0x2000578c
 800a9d8:	20005768 	.word	0x20005768
 800a9dc:	2000571c 	.word	0x2000571c
 800a9e0:	20005720 	.word	0x20005720
 800a9e4:	2000577c 	.word	0x2000577c
 800a9e8:	20005784 	.word	0x20005784
 800a9ec:	2000576c 	.word	0x2000576c
 800a9f0:	20005294 	.word	0x20005294
 800a9f4:	20005290 	.word	0x20005290
 800a9f8:	20005778 	.word	0x20005778
 800a9fc:	20005774 	.word	0x20005774

0800aa00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aa06:	4b28      	ldr	r3, [pc, #160]	@ (800aaa8 <vTaskSwitchContext+0xa8>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d003      	beq.n	800aa16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aa0e:	4b27      	ldr	r3, [pc, #156]	@ (800aaac <vTaskSwitchContext+0xac>)
 800aa10:	2201      	movs	r2, #1
 800aa12:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aa14:	e042      	b.n	800aa9c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800aa16:	4b25      	ldr	r3, [pc, #148]	@ (800aaac <vTaskSwitchContext+0xac>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa1c:	4b24      	ldr	r3, [pc, #144]	@ (800aab0 <vTaskSwitchContext+0xb0>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	60fb      	str	r3, [r7, #12]
 800aa22:	e011      	b.n	800aa48 <vTaskSwitchContext+0x48>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <vTaskSwitchContext+0x42>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	607b      	str	r3, [r7, #4]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vTaskSwitchContext+0x3e>
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	3b01      	subs	r3, #1
 800aa46:	60fb      	str	r3, [r7, #12]
 800aa48:	491a      	ldr	r1, [pc, #104]	@ (800aab4 <vTaskSwitchContext+0xb4>)
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	440b      	add	r3, r1
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d0e3      	beq.n	800aa24 <vTaskSwitchContext+0x24>
 800aa5c:	68fa      	ldr	r2, [r7, #12]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	009b      	lsls	r3, r3, #2
 800aa62:	4413      	add	r3, r2
 800aa64:	009b      	lsls	r3, r3, #2
 800aa66:	4a13      	ldr	r2, [pc, #76]	@ (800aab4 <vTaskSwitchContext+0xb4>)
 800aa68:	4413      	add	r3, r2
 800aa6a:	60bb      	str	r3, [r7, #8]
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	685a      	ldr	r2, [r3, #4]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	605a      	str	r2, [r3, #4]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	685a      	ldr	r2, [r3, #4]
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	3308      	adds	r3, #8
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d104      	bne.n	800aa8c <vTaskSwitchContext+0x8c>
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	685a      	ldr	r2, [r3, #4]
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	605a      	str	r2, [r3, #4]
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	68db      	ldr	r3, [r3, #12]
 800aa92:	4a09      	ldr	r2, [pc, #36]	@ (800aab8 <vTaskSwitchContext+0xb8>)
 800aa94:	6013      	str	r3, [r2, #0]
 800aa96:	4a06      	ldr	r2, [pc, #24]	@ (800aab0 <vTaskSwitchContext+0xb0>)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	6013      	str	r3, [r2, #0]
}
 800aa9c:	bf00      	nop
 800aa9e:	3714      	adds	r7, #20
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr
 800aaa8:	2000578c 	.word	0x2000578c
 800aaac:	20005778 	.word	0x20005778
 800aab0:	2000576c 	.word	0x2000576c
 800aab4:	20005294 	.word	0x20005294
 800aab8:	20005290 	.word	0x20005290

0800aabc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10b      	bne.n	800aae4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aacc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	60fb      	str	r3, [r7, #12]
}
 800aade:	bf00      	nop
 800aae0:	bf00      	nop
 800aae2:	e7fd      	b.n	800aae0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aae4:	4b07      	ldr	r3, [pc, #28]	@ (800ab04 <vTaskPlaceOnEventList+0x48>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	3318      	adds	r3, #24
 800aaea:	4619      	mov	r1, r3
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f7fe fe70 	bl	80097d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aaf2:	2101      	movs	r1, #1
 800aaf4:	6838      	ldr	r0, [r7, #0]
 800aaf6:	f000 faa9 	bl	800b04c <prvAddCurrentTaskToDelayedList>
}
 800aafa:	bf00      	nop
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20005290 	.word	0x20005290

0800ab08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b086      	sub	sp, #24
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	60f8      	str	r0, [r7, #12]
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d10b      	bne.n	800ab32 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ab1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab1e:	f383 8811 	msr	BASEPRI, r3
 800ab22:	f3bf 8f6f 	isb	sy
 800ab26:	f3bf 8f4f 	dsb	sy
 800ab2a:	617b      	str	r3, [r7, #20]
}
 800ab2c:	bf00      	nop
 800ab2e:	bf00      	nop
 800ab30:	e7fd      	b.n	800ab2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab32:	4b0a      	ldr	r3, [pc, #40]	@ (800ab5c <vTaskPlaceOnEventListRestricted+0x54>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3318      	adds	r3, #24
 800ab38:	4619      	mov	r1, r3
 800ab3a:	68f8      	ldr	r0, [r7, #12]
 800ab3c:	f7fe fe25 	bl	800978a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d002      	beq.n	800ab4c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ab46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab4a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ab4c:	6879      	ldr	r1, [r7, #4]
 800ab4e:	68b8      	ldr	r0, [r7, #8]
 800ab50:	f000 fa7c 	bl	800b04c <prvAddCurrentTaskToDelayedList>
	}
 800ab54:	bf00      	nop
 800ab56:	3718      	adds	r7, #24
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}
 800ab5c:	20005290 	.word	0x20005290

0800ab60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b086      	sub	sp, #24
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d10b      	bne.n	800ab8e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ab76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	60fb      	str	r3, [r7, #12]
}
 800ab88:	bf00      	nop
 800ab8a:	bf00      	nop
 800ab8c:	e7fd      	b.n	800ab8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	3318      	adds	r3, #24
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fe fe56 	bl	8009844 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab98:	4b1d      	ldr	r3, [pc, #116]	@ (800ac10 <xTaskRemoveFromEventList+0xb0>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d11d      	bne.n	800abdc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	3304      	adds	r3, #4
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7fe fe4d 	bl	8009844 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abae:	4b19      	ldr	r3, [pc, #100]	@ (800ac14 <xTaskRemoveFromEventList+0xb4>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d903      	bls.n	800abbe <xTaskRemoveFromEventList+0x5e>
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abba:	4a16      	ldr	r2, [pc, #88]	@ (800ac14 <xTaskRemoveFromEventList+0xb4>)
 800abbc:	6013      	str	r3, [r2, #0]
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abc2:	4613      	mov	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4a13      	ldr	r2, [pc, #76]	@ (800ac18 <xTaskRemoveFromEventList+0xb8>)
 800abcc:	441a      	add	r2, r3
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	4610      	mov	r0, r2
 800abd6:	f7fe fdd8 	bl	800978a <vListInsertEnd>
 800abda:	e005      	b.n	800abe8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	3318      	adds	r3, #24
 800abe0:	4619      	mov	r1, r3
 800abe2:	480e      	ldr	r0, [pc, #56]	@ (800ac1c <xTaskRemoveFromEventList+0xbc>)
 800abe4:	f7fe fdd1 	bl	800978a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abec:	4b0c      	ldr	r3, [pc, #48]	@ (800ac20 <xTaskRemoveFromEventList+0xc0>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d905      	bls.n	800ac02 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800abf6:	2301      	movs	r3, #1
 800abf8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800abfa:	4b0a      	ldr	r3, [pc, #40]	@ (800ac24 <xTaskRemoveFromEventList+0xc4>)
 800abfc:	2201      	movs	r2, #1
 800abfe:	601a      	str	r2, [r3, #0]
 800ac00:	e001      	b.n	800ac06 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ac02:	2300      	movs	r3, #0
 800ac04:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ac06:	697b      	ldr	r3, [r7, #20]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3718      	adds	r7, #24
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	2000578c 	.word	0x2000578c
 800ac14:	2000576c 	.word	0x2000576c
 800ac18:	20005294 	.word	0x20005294
 800ac1c:	20005724 	.word	0x20005724
 800ac20:	20005290 	.word	0x20005290
 800ac24:	20005778 	.word	0x20005778

0800ac28 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d10b      	bne.n	800ac4e <vTaskSetTimeOutState+0x26>
	__asm volatile
 800ac36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3a:	f383 8811 	msr	BASEPRI, r3
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	60fb      	str	r3, [r7, #12]
}
 800ac48:	bf00      	nop
 800ac4a:	bf00      	nop
 800ac4c:	e7fd      	b.n	800ac4a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800ac4e:	f000 fedb 	bl	800ba08 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ac52:	4b07      	ldr	r3, [pc, #28]	@ (800ac70 <vTaskSetTimeOutState+0x48>)
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800ac5a:	4b06      	ldr	r3, [pc, #24]	@ (800ac74 <vTaskSetTimeOutState+0x4c>)
 800ac5c:	681a      	ldr	r2, [r3, #0]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800ac62:	f000 ff03 	bl	800ba6c <vPortExitCritical>
}
 800ac66:	bf00      	nop
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	2000577c 	.word	0x2000577c
 800ac74:	20005768 	.word	0x20005768

0800ac78 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b083      	sub	sp, #12
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ac80:	4b06      	ldr	r3, [pc, #24]	@ (800ac9c <vTaskInternalSetTimeOutState+0x24>)
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ac88:	4b05      	ldr	r3, [pc, #20]	@ (800aca0 <vTaskInternalSetTimeOutState+0x28>)
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	605a      	str	r2, [r3, #4]
}
 800ac90:	bf00      	nop
 800ac92:	370c      	adds	r7, #12
 800ac94:	46bd      	mov	sp, r7
 800ac96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9a:	4770      	bx	lr
 800ac9c:	2000577c 	.word	0x2000577c
 800aca0:	20005768 	.word	0x20005768

0800aca4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b088      	sub	sp, #32
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d10b      	bne.n	800accc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800acb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb8:	f383 8811 	msr	BASEPRI, r3
 800acbc:	f3bf 8f6f 	isb	sy
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	613b      	str	r3, [r7, #16]
}
 800acc6:	bf00      	nop
 800acc8:	bf00      	nop
 800acca:	e7fd      	b.n	800acc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d10b      	bne.n	800acea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800acd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd6:	f383 8811 	msr	BASEPRI, r3
 800acda:	f3bf 8f6f 	isb	sy
 800acde:	f3bf 8f4f 	dsb	sy
 800ace2:	60fb      	str	r3, [r7, #12]
}
 800ace4:	bf00      	nop
 800ace6:	bf00      	nop
 800ace8:	e7fd      	b.n	800ace6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800acea:	f000 fe8d 	bl	800ba08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800acee:	4b1d      	ldr	r3, [pc, #116]	@ (800ad64 <xTaskCheckForTimeOut+0xc0>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	685b      	ldr	r3, [r3, #4]
 800acf8:	69ba      	ldr	r2, [r7, #24]
 800acfa:	1ad3      	subs	r3, r2, r3
 800acfc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad06:	d102      	bne.n	800ad0e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	61fb      	str	r3, [r7, #28]
 800ad0c:	e023      	b.n	800ad56 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	4b15      	ldr	r3, [pc, #84]	@ (800ad68 <xTaskCheckForTimeOut+0xc4>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d007      	beq.n	800ad2a <xTaskCheckForTimeOut+0x86>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	69ba      	ldr	r2, [r7, #24]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d302      	bcc.n	800ad2a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ad24:	2301      	movs	r3, #1
 800ad26:	61fb      	str	r3, [r7, #28]
 800ad28:	e015      	b.n	800ad56 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	697a      	ldr	r2, [r7, #20]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d20b      	bcs.n	800ad4c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	1ad2      	subs	r2, r2, r3
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f7ff ff99 	bl	800ac78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad46:	2300      	movs	r3, #0
 800ad48:	61fb      	str	r3, [r7, #28]
 800ad4a:	e004      	b.n	800ad56 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ad52:	2301      	movs	r3, #1
 800ad54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ad56:	f000 fe89 	bl	800ba6c <vPortExitCritical>

	return xReturn;
 800ad5a:	69fb      	ldr	r3, [r7, #28]
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3720      	adds	r7, #32
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}
 800ad64:	20005768 	.word	0x20005768
 800ad68:	2000577c 	.word	0x2000577c

0800ad6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ad70:	4b03      	ldr	r3, [pc, #12]	@ (800ad80 <vTaskMissedYield+0x14>)
 800ad72:	2201      	movs	r2, #1
 800ad74:	601a      	str	r2, [r3, #0]
}
 800ad76:	bf00      	nop
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr
 800ad80:	20005778 	.word	0x20005778

0800ad84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad8c:	f000 f852 	bl	800ae34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad90:	4b06      	ldr	r3, [pc, #24]	@ (800adac <prvIdleTask+0x28>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d9f9      	bls.n	800ad8c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad98:	4b05      	ldr	r3, [pc, #20]	@ (800adb0 <prvIdleTask+0x2c>)
 800ad9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad9e:	601a      	str	r2, [r3, #0]
 800ada0:	f3bf 8f4f 	dsb	sy
 800ada4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ada8:	e7f0      	b.n	800ad8c <prvIdleTask+0x8>
 800adaa:	bf00      	nop
 800adac:	20005294 	.word	0x20005294
 800adb0:	e000ed04 	.word	0xe000ed04

0800adb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800adba:	2300      	movs	r3, #0
 800adbc:	607b      	str	r3, [r7, #4]
 800adbe:	e00c      	b.n	800adda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	4613      	mov	r3, r2
 800adc4:	009b      	lsls	r3, r3, #2
 800adc6:	4413      	add	r3, r2
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	4a12      	ldr	r2, [pc, #72]	@ (800ae14 <prvInitialiseTaskLists+0x60>)
 800adcc:	4413      	add	r3, r2
 800adce:	4618      	mov	r0, r3
 800add0:	f7fe fcae 	bl	8009730 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	3301      	adds	r3, #1
 800add8:	607b      	str	r3, [r7, #4]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2b37      	cmp	r3, #55	@ 0x37
 800adde:	d9ef      	bls.n	800adc0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ade0:	480d      	ldr	r0, [pc, #52]	@ (800ae18 <prvInitialiseTaskLists+0x64>)
 800ade2:	f7fe fca5 	bl	8009730 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ade6:	480d      	ldr	r0, [pc, #52]	@ (800ae1c <prvInitialiseTaskLists+0x68>)
 800ade8:	f7fe fca2 	bl	8009730 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800adec:	480c      	ldr	r0, [pc, #48]	@ (800ae20 <prvInitialiseTaskLists+0x6c>)
 800adee:	f7fe fc9f 	bl	8009730 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800adf2:	480c      	ldr	r0, [pc, #48]	@ (800ae24 <prvInitialiseTaskLists+0x70>)
 800adf4:	f7fe fc9c 	bl	8009730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800adf8:	480b      	ldr	r0, [pc, #44]	@ (800ae28 <prvInitialiseTaskLists+0x74>)
 800adfa:	f7fe fc99 	bl	8009730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800adfe:	4b0b      	ldr	r3, [pc, #44]	@ (800ae2c <prvInitialiseTaskLists+0x78>)
 800ae00:	4a05      	ldr	r2, [pc, #20]	@ (800ae18 <prvInitialiseTaskLists+0x64>)
 800ae02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae04:	4b0a      	ldr	r3, [pc, #40]	@ (800ae30 <prvInitialiseTaskLists+0x7c>)
 800ae06:	4a05      	ldr	r2, [pc, #20]	@ (800ae1c <prvInitialiseTaskLists+0x68>)
 800ae08:	601a      	str	r2, [r3, #0]
}
 800ae0a:	bf00      	nop
 800ae0c:	3708      	adds	r7, #8
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
 800ae12:	bf00      	nop
 800ae14:	20005294 	.word	0x20005294
 800ae18:	200056f4 	.word	0x200056f4
 800ae1c:	20005708 	.word	0x20005708
 800ae20:	20005724 	.word	0x20005724
 800ae24:	20005738 	.word	0x20005738
 800ae28:	20005750 	.word	0x20005750
 800ae2c:	2000571c 	.word	0x2000571c
 800ae30:	20005720 	.word	0x20005720

0800ae34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae3a:	e019      	b.n	800ae70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae3c:	f000 fde4 	bl	800ba08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae40:	4b10      	ldr	r3, [pc, #64]	@ (800ae84 <prvCheckTasksWaitingTermination+0x50>)
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7fe fcf9 	bl	8009844 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae52:	4b0d      	ldr	r3, [pc, #52]	@ (800ae88 <prvCheckTasksWaitingTermination+0x54>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3b01      	subs	r3, #1
 800ae58:	4a0b      	ldr	r2, [pc, #44]	@ (800ae88 <prvCheckTasksWaitingTermination+0x54>)
 800ae5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ae5c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae8c <prvCheckTasksWaitingTermination+0x58>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	3b01      	subs	r3, #1
 800ae62:	4a0a      	ldr	r2, [pc, #40]	@ (800ae8c <prvCheckTasksWaitingTermination+0x58>)
 800ae64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae66:	f000 fe01 	bl	800ba6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 f810 	bl	800ae90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae70:	4b06      	ldr	r3, [pc, #24]	@ (800ae8c <prvCheckTasksWaitingTermination+0x58>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d1e1      	bne.n	800ae3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae78:	bf00      	nop
 800ae7a:	bf00      	nop
 800ae7c:	3708      	adds	r7, #8
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	20005738 	.word	0x20005738
 800ae88:	20005764 	.word	0x20005764
 800ae8c:	2000574c 	.word	0x2000574c

0800ae90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d108      	bne.n	800aeb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 ff9e 	bl	800bde8 <vPortFree>
				vPortFree( pxTCB );
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f000 ff9b 	bl	800bde8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aeb2:	e019      	b.n	800aee8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	d103      	bne.n	800aec6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 ff92 	bl	800bde8 <vPortFree>
	}
 800aec4:	e010      	b.n	800aee8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d00b      	beq.n	800aee8 <prvDeleteTCB+0x58>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	60fb      	str	r3, [r7, #12]
}
 800aee2:	bf00      	nop
 800aee4:	bf00      	nop
 800aee6:	e7fd      	b.n	800aee4 <prvDeleteTCB+0x54>
	}
 800aee8:	bf00      	nop
 800aeea:	3710      	adds	r7, #16
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}

0800aef0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aef6:	4b0c      	ldr	r3, [pc, #48]	@ (800af28 <prvResetNextTaskUnblockTime+0x38>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d104      	bne.n	800af0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af00:	4b0a      	ldr	r3, [pc, #40]	@ (800af2c <prvResetNextTaskUnblockTime+0x3c>)
 800af02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af08:	e008      	b.n	800af1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af0a:	4b07      	ldr	r3, [pc, #28]	@ (800af28 <prvResetNextTaskUnblockTime+0x38>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	4a04      	ldr	r2, [pc, #16]	@ (800af2c <prvResetNextTaskUnblockTime+0x3c>)
 800af1a:	6013      	str	r3, [r2, #0]
}
 800af1c:	bf00      	nop
 800af1e:	370c      	adds	r7, #12
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr
 800af28:	2000571c 	.word	0x2000571c
 800af2c:	20005784 	.word	0x20005784

0800af30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af30:	b480      	push	{r7}
 800af32:	b083      	sub	sp, #12
 800af34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af36:	4b0b      	ldr	r3, [pc, #44]	@ (800af64 <xTaskGetSchedulerState+0x34>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d102      	bne.n	800af44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af3e:	2301      	movs	r3, #1
 800af40:	607b      	str	r3, [r7, #4]
 800af42:	e008      	b.n	800af56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af44:	4b08      	ldr	r3, [pc, #32]	@ (800af68 <xTaskGetSchedulerState+0x38>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d102      	bne.n	800af52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af4c:	2302      	movs	r3, #2
 800af4e:	607b      	str	r3, [r7, #4]
 800af50:	e001      	b.n	800af56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800af52:	2300      	movs	r3, #0
 800af54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800af56:	687b      	ldr	r3, [r7, #4]
	}
 800af58:	4618      	mov	r0, r3
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr
 800af64:	20005770 	.word	0x20005770
 800af68:	2000578c 	.word	0x2000578c

0800af6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b086      	sub	sp, #24
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800af78:	2300      	movs	r3, #0
 800af7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d058      	beq.n	800b034 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800af82:	4b2f      	ldr	r3, [pc, #188]	@ (800b040 <xTaskPriorityDisinherit+0xd4>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	693a      	ldr	r2, [r7, #16]
 800af88:	429a      	cmp	r2, r3
 800af8a:	d00b      	beq.n	800afa4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800af8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af90:	f383 8811 	msr	BASEPRI, r3
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	60fb      	str	r3, [r7, #12]
}
 800af9e:	bf00      	nop
 800afa0:	bf00      	nop
 800afa2:	e7fd      	b.n	800afa0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800afa4:	693b      	ldr	r3, [r7, #16]
 800afa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10b      	bne.n	800afc4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800afac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb0:	f383 8811 	msr	BASEPRI, r3
 800afb4:	f3bf 8f6f 	isb	sy
 800afb8:	f3bf 8f4f 	dsb	sy
 800afbc:	60bb      	str	r3, [r7, #8]
}
 800afbe:	bf00      	nop
 800afc0:	bf00      	nop
 800afc2:	e7fd      	b.n	800afc0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afc8:	1e5a      	subs	r2, r3, #1
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d02c      	beq.n	800b034 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d128      	bne.n	800b034 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	3304      	adds	r3, #4
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fe fc2c 	bl	8009844 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b004:	4b0f      	ldr	r3, [pc, #60]	@ (800b044 <xTaskPriorityDisinherit+0xd8>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	429a      	cmp	r2, r3
 800b00a:	d903      	bls.n	800b014 <xTaskPriorityDisinherit+0xa8>
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b010:	4a0c      	ldr	r2, [pc, #48]	@ (800b044 <xTaskPriorityDisinherit+0xd8>)
 800b012:	6013      	str	r3, [r2, #0]
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b018:	4613      	mov	r3, r2
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	4413      	add	r3, r2
 800b01e:	009b      	lsls	r3, r3, #2
 800b020:	4a09      	ldr	r2, [pc, #36]	@ (800b048 <xTaskPriorityDisinherit+0xdc>)
 800b022:	441a      	add	r2, r3
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	3304      	adds	r3, #4
 800b028:	4619      	mov	r1, r3
 800b02a:	4610      	mov	r0, r2
 800b02c:	f7fe fbad 	bl	800978a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b030:	2301      	movs	r3, #1
 800b032:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b034:	697b      	ldr	r3, [r7, #20]
	}
 800b036:	4618      	mov	r0, r3
 800b038:	3718      	adds	r7, #24
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
 800b03e:	bf00      	nop
 800b040:	20005290 	.word	0x20005290
 800b044:	2000576c 	.word	0x2000576c
 800b048:	20005294 	.word	0x20005294

0800b04c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
 800b054:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b056:	4b21      	ldr	r3, [pc, #132]	@ (800b0dc <prvAddCurrentTaskToDelayedList+0x90>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b05c:	4b20      	ldr	r3, [pc, #128]	@ (800b0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	3304      	adds	r3, #4
 800b062:	4618      	mov	r0, r3
 800b064:	f7fe fbee 	bl	8009844 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b06e:	d10a      	bne.n	800b086 <prvAddCurrentTaskToDelayedList+0x3a>
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d007      	beq.n	800b086 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b076:	4b1a      	ldr	r3, [pc, #104]	@ (800b0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	3304      	adds	r3, #4
 800b07c:	4619      	mov	r1, r3
 800b07e:	4819      	ldr	r0, [pc, #100]	@ (800b0e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b080:	f7fe fb83 	bl	800978a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b084:	e026      	b.n	800b0d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b086:	68fa      	ldr	r2, [r7, #12]
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	4413      	add	r3, r2
 800b08c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b08e:	4b14      	ldr	r3, [pc, #80]	@ (800b0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	68ba      	ldr	r2, [r7, #8]
 800b094:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d209      	bcs.n	800b0b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b09e:	4b12      	ldr	r3, [pc, #72]	@ (800b0e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3304      	adds	r3, #4
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	4610      	mov	r0, r2
 800b0ac:	f7fe fb91 	bl	80097d2 <vListInsert>
}
 800b0b0:	e010      	b.n	800b0d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b0ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800b0b4:	681a      	ldr	r2, [r3, #0]
 800b0b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	3304      	adds	r3, #4
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4610      	mov	r0, r2
 800b0c0:	f7fe fb87 	bl	80097d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b0c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	68ba      	ldr	r2, [r7, #8]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d202      	bcs.n	800b0d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b0ce:	4a08      	ldr	r2, [pc, #32]	@ (800b0f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	6013      	str	r3, [r2, #0]
}
 800b0d4:	bf00      	nop
 800b0d6:	3710      	adds	r7, #16
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}
 800b0dc:	20005768 	.word	0x20005768
 800b0e0:	20005290 	.word	0x20005290
 800b0e4:	20005750 	.word	0x20005750
 800b0e8:	20005720 	.word	0x20005720
 800b0ec:	2000571c 	.word	0x2000571c
 800b0f0:	20005784 	.word	0x20005784

0800b0f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b08a      	sub	sp, #40	@ 0x28
 800b0f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b0fe:	f000 fb13 	bl	800b728 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b102:	4b1d      	ldr	r3, [pc, #116]	@ (800b178 <xTimerCreateTimerTask+0x84>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d021      	beq.n	800b14e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b10a:	2300      	movs	r3, #0
 800b10c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b10e:	2300      	movs	r3, #0
 800b110:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b112:	1d3a      	adds	r2, r7, #4
 800b114:	f107 0108 	add.w	r1, r7, #8
 800b118:	f107 030c 	add.w	r3, r7, #12
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7fe faed 	bl	80096fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b122:	6879      	ldr	r1, [r7, #4]
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	9202      	str	r2, [sp, #8]
 800b12a:	9301      	str	r3, [sp, #4]
 800b12c:	2302      	movs	r3, #2
 800b12e:	9300      	str	r3, [sp, #0]
 800b130:	2300      	movs	r3, #0
 800b132:	460a      	mov	r2, r1
 800b134:	4911      	ldr	r1, [pc, #68]	@ (800b17c <xTimerCreateTimerTask+0x88>)
 800b136:	4812      	ldr	r0, [pc, #72]	@ (800b180 <xTimerCreateTimerTask+0x8c>)
 800b138:	f7ff f8a8 	bl	800a28c <xTaskCreateStatic>
 800b13c:	4603      	mov	r3, r0
 800b13e:	4a11      	ldr	r2, [pc, #68]	@ (800b184 <xTimerCreateTimerTask+0x90>)
 800b140:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b142:	4b10      	ldr	r3, [pc, #64]	@ (800b184 <xTimerCreateTimerTask+0x90>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d001      	beq.n	800b14e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b14a:	2301      	movs	r3, #1
 800b14c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d10b      	bne.n	800b16c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b158:	f383 8811 	msr	BASEPRI, r3
 800b15c:	f3bf 8f6f 	isb	sy
 800b160:	f3bf 8f4f 	dsb	sy
 800b164:	613b      	str	r3, [r7, #16]
}
 800b166:	bf00      	nop
 800b168:	bf00      	nop
 800b16a:	e7fd      	b.n	800b168 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b16c:	697b      	ldr	r3, [r7, #20]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3718      	adds	r7, #24
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	200057c0 	.word	0x200057c0
 800b17c:	0801a6c8 	.word	0x0801a6c8
 800b180:	0800b2c1 	.word	0x0800b2c1
 800b184:	200057c4 	.word	0x200057c4

0800b188 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b08a      	sub	sp, #40	@ 0x28
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	607a      	str	r2, [r7, #4]
 800b194:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b196:	2300      	movs	r3, #0
 800b198:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d10b      	bne.n	800b1b8 <xTimerGenericCommand+0x30>
	__asm volatile
 800b1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a4:	f383 8811 	msr	BASEPRI, r3
 800b1a8:	f3bf 8f6f 	isb	sy
 800b1ac:	f3bf 8f4f 	dsb	sy
 800b1b0:	623b      	str	r3, [r7, #32]
}
 800b1b2:	bf00      	nop
 800b1b4:	bf00      	nop
 800b1b6:	e7fd      	b.n	800b1b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b1b8:	4b19      	ldr	r3, [pc, #100]	@ (800b220 <xTimerGenericCommand+0x98>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d02a      	beq.n	800b216 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	2b05      	cmp	r3, #5
 800b1d0:	dc18      	bgt.n	800b204 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b1d2:	f7ff fead 	bl	800af30 <xTaskGetSchedulerState>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	2b02      	cmp	r3, #2
 800b1da:	d109      	bne.n	800b1f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b1dc:	4b10      	ldr	r3, [pc, #64]	@ (800b220 <xTimerGenericCommand+0x98>)
 800b1de:	6818      	ldr	r0, [r3, #0]
 800b1e0:	f107 0110 	add.w	r1, r7, #16
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1e8:	f7fe fc60 	bl	8009aac <xQueueGenericSend>
 800b1ec:	6278      	str	r0, [r7, #36]	@ 0x24
 800b1ee:	e012      	b.n	800b216 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b1f0:	4b0b      	ldr	r3, [pc, #44]	@ (800b220 <xTimerGenericCommand+0x98>)
 800b1f2:	6818      	ldr	r0, [r3, #0]
 800b1f4:	f107 0110 	add.w	r1, r7, #16
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f7fe fc56 	bl	8009aac <xQueueGenericSend>
 800b200:	6278      	str	r0, [r7, #36]	@ 0x24
 800b202:	e008      	b.n	800b216 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b204:	4b06      	ldr	r3, [pc, #24]	@ (800b220 <xTimerGenericCommand+0x98>)
 800b206:	6818      	ldr	r0, [r3, #0]
 800b208:	f107 0110 	add.w	r1, r7, #16
 800b20c:	2300      	movs	r3, #0
 800b20e:	683a      	ldr	r2, [r7, #0]
 800b210:	f7fe fd4e 	bl	8009cb0 <xQueueGenericSendFromISR>
 800b214:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3728      	adds	r7, #40	@ 0x28
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	200057c0 	.word	0x200057c0

0800b224 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b088      	sub	sp, #32
 800b228:	af02      	add	r7, sp, #8
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b22e:	4b23      	ldr	r3, [pc, #140]	@ (800b2bc <prvProcessExpiredTimer+0x98>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	68db      	ldr	r3, [r3, #12]
 800b234:	68db      	ldr	r3, [r3, #12]
 800b236:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	3304      	adds	r3, #4
 800b23c:	4618      	mov	r0, r3
 800b23e:	f7fe fb01 	bl	8009844 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b248:	f003 0304 	and.w	r3, r3, #4
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d023      	beq.n	800b298 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	699a      	ldr	r2, [r3, #24]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	18d1      	adds	r1, r2, r3
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	683a      	ldr	r2, [r7, #0]
 800b25c:	6978      	ldr	r0, [r7, #20]
 800b25e:	f000 f8d5 	bl	800b40c <prvInsertTimerInActiveList>
 800b262:	4603      	mov	r3, r0
 800b264:	2b00      	cmp	r3, #0
 800b266:	d020      	beq.n	800b2aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b268:	2300      	movs	r3, #0
 800b26a:	9300      	str	r3, [sp, #0]
 800b26c:	2300      	movs	r3, #0
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	2100      	movs	r1, #0
 800b272:	6978      	ldr	r0, [r7, #20]
 800b274:	f7ff ff88 	bl	800b188 <xTimerGenericCommand>
 800b278:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d114      	bne.n	800b2aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	60fb      	str	r3, [r7, #12]
}
 800b292:	bf00      	nop
 800b294:	bf00      	nop
 800b296:	e7fd      	b.n	800b294 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b29e:	f023 0301 	bic.w	r3, r3, #1
 800b2a2:	b2da      	uxtb	r2, r3
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	6978      	ldr	r0, [r7, #20]
 800b2b0:	4798      	blx	r3
}
 800b2b2:	bf00      	nop
 800b2b4:	3718      	adds	r7, #24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	200057b8 	.word	0x200057b8

0800b2c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b084      	sub	sp, #16
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b2c8:	f107 0308 	add.w	r3, r7, #8
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f000 f859 	bl	800b384 <prvGetNextExpireTime>
 800b2d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	4619      	mov	r1, r3
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f000 f805 	bl	800b2e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b2de:	f000 f8d7 	bl	800b490 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b2e2:	bf00      	nop
 800b2e4:	e7f0      	b.n	800b2c8 <prvTimerTask+0x8>
	...

0800b2e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b2f2:	f7ff fa0f 	bl	800a714 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b2f6:	f107 0308 	add.w	r3, r7, #8
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f000 f866 	bl	800b3cc <prvSampleTimeNow>
 800b300:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d130      	bne.n	800b36a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d10a      	bne.n	800b324 <prvProcessTimerOrBlockTask+0x3c>
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	429a      	cmp	r2, r3
 800b314:	d806      	bhi.n	800b324 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b316:	f7ff fa0b 	bl	800a730 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b31a:	68f9      	ldr	r1, [r7, #12]
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f7ff ff81 	bl	800b224 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b322:	e024      	b.n	800b36e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d008      	beq.n	800b33c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b32a:	4b13      	ldr	r3, [pc, #76]	@ (800b378 <prvProcessTimerOrBlockTask+0x90>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <prvProcessTimerOrBlockTask+0x50>
 800b334:	2301      	movs	r3, #1
 800b336:	e000      	b.n	800b33a <prvProcessTimerOrBlockTask+0x52>
 800b338:	2300      	movs	r3, #0
 800b33a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b33c:	4b0f      	ldr	r3, [pc, #60]	@ (800b37c <prvProcessTimerOrBlockTask+0x94>)
 800b33e:	6818      	ldr	r0, [r3, #0]
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	1ad3      	subs	r3, r2, r3
 800b346:	683a      	ldr	r2, [r7, #0]
 800b348:	4619      	mov	r1, r3
 800b34a:	f7fe ff6b 	bl	800a224 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b34e:	f7ff f9ef 	bl	800a730 <xTaskResumeAll>
 800b352:	4603      	mov	r3, r0
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10a      	bne.n	800b36e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b358:	4b09      	ldr	r3, [pc, #36]	@ (800b380 <prvProcessTimerOrBlockTask+0x98>)
 800b35a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b35e:	601a      	str	r2, [r3, #0]
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	f3bf 8f6f 	isb	sy
}
 800b368:	e001      	b.n	800b36e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b36a:	f7ff f9e1 	bl	800a730 <xTaskResumeAll>
}
 800b36e:	bf00      	nop
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	200057bc 	.word	0x200057bc
 800b37c:	200057c0 	.word	0x200057c0
 800b380:	e000ed04 	.word	0xe000ed04

0800b384 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b384:	b480      	push	{r7}
 800b386:	b085      	sub	sp, #20
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b38c:	4b0e      	ldr	r3, [pc, #56]	@ (800b3c8 <prvGetNextExpireTime+0x44>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d101      	bne.n	800b39a <prvGetNextExpireTime+0x16>
 800b396:	2201      	movs	r2, #1
 800b398:	e000      	b.n	800b39c <prvGetNextExpireTime+0x18>
 800b39a:	2200      	movs	r2, #0
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d105      	bne.n	800b3b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3a8:	4b07      	ldr	r3, [pc, #28]	@ (800b3c8 <prvGetNextExpireTime+0x44>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	60fb      	str	r3, [r7, #12]
 800b3b2:	e001      	b.n	800b3b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3714      	adds	r7, #20
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
 800b3c6:	bf00      	nop
 800b3c8:	200057b8 	.word	0x200057b8

0800b3cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b3d4:	f7ff fa4a 	bl	800a86c <xTaskGetTickCount>
 800b3d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b3da:	4b0b      	ldr	r3, [pc, #44]	@ (800b408 <prvSampleTimeNow+0x3c>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	68fa      	ldr	r2, [r7, #12]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d205      	bcs.n	800b3f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b3e4:	f000 f93a 	bl	800b65c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	601a      	str	r2, [r3, #0]
 800b3ee:	e002      	b.n	800b3f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b3f6:	4a04      	ldr	r2, [pc, #16]	@ (800b408 <prvSampleTimeNow+0x3c>)
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	200057c8 	.word	0x200057c8

0800b40c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b086      	sub	sp, #24
 800b410:	af00      	add	r7, sp, #0
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	60b9      	str	r1, [r7, #8]
 800b416:	607a      	str	r2, [r7, #4]
 800b418:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b41a:	2300      	movs	r3, #0
 800b41c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	68ba      	ldr	r2, [r7, #8]
 800b422:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b42a:	68ba      	ldr	r2, [r7, #8]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	429a      	cmp	r2, r3
 800b430:	d812      	bhi.n	800b458 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	1ad2      	subs	r2, r2, r3
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	699b      	ldr	r3, [r3, #24]
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d302      	bcc.n	800b446 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b440:	2301      	movs	r3, #1
 800b442:	617b      	str	r3, [r7, #20]
 800b444:	e01b      	b.n	800b47e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b446:	4b10      	ldr	r3, [pc, #64]	@ (800b488 <prvInsertTimerInActiveList+0x7c>)
 800b448:	681a      	ldr	r2, [r3, #0]
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	3304      	adds	r3, #4
 800b44e:	4619      	mov	r1, r3
 800b450:	4610      	mov	r0, r2
 800b452:	f7fe f9be 	bl	80097d2 <vListInsert>
 800b456:	e012      	b.n	800b47e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d206      	bcs.n	800b46e <prvInsertTimerInActiveList+0x62>
 800b460:	68ba      	ldr	r2, [r7, #8]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	429a      	cmp	r2, r3
 800b466:	d302      	bcc.n	800b46e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b468:	2301      	movs	r3, #1
 800b46a:	617b      	str	r3, [r7, #20]
 800b46c:	e007      	b.n	800b47e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b46e:	4b07      	ldr	r3, [pc, #28]	@ (800b48c <prvInsertTimerInActiveList+0x80>)
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	3304      	adds	r3, #4
 800b476:	4619      	mov	r1, r3
 800b478:	4610      	mov	r0, r2
 800b47a:	f7fe f9aa 	bl	80097d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b47e:	697b      	ldr	r3, [r7, #20]
}
 800b480:	4618      	mov	r0, r3
 800b482:	3718      	adds	r7, #24
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}
 800b488:	200057bc 	.word	0x200057bc
 800b48c:	200057b8 	.word	0x200057b8

0800b490 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b08e      	sub	sp, #56	@ 0x38
 800b494:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b496:	e0ce      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	da19      	bge.n	800b4d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b49e:	1d3b      	adds	r3, r7, #4
 800b4a0:	3304      	adds	r3, #4
 800b4a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d10b      	bne.n	800b4c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ae:	f383 8811 	msr	BASEPRI, r3
 800b4b2:	f3bf 8f6f 	isb	sy
 800b4b6:	f3bf 8f4f 	dsb	sy
 800b4ba:	61fb      	str	r3, [r7, #28]
}
 800b4bc:	bf00      	nop
 800b4be:	bf00      	nop
 800b4c0:	e7fd      	b.n	800b4be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b4c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4c8:	6850      	ldr	r0, [r2, #4]
 800b4ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4cc:	6892      	ldr	r2, [r2, #8]
 800b4ce:	4611      	mov	r1, r2
 800b4d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f2c0 80ae 	blt.w	800b636 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e0:	695b      	ldr	r3, [r3, #20]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d004      	beq.n	800b4f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b4e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e8:	3304      	adds	r3, #4
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7fe f9aa 	bl	8009844 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b4f0:	463b      	mov	r3, r7
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7ff ff6a 	bl	800b3cc <prvSampleTimeNow>
 800b4f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b09      	cmp	r3, #9
 800b4fe:	f200 8097 	bhi.w	800b630 <prvProcessReceivedCommands+0x1a0>
 800b502:	a201      	add	r2, pc, #4	@ (adr r2, 800b508 <prvProcessReceivedCommands+0x78>)
 800b504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b508:	0800b531 	.word	0x0800b531
 800b50c:	0800b531 	.word	0x0800b531
 800b510:	0800b531 	.word	0x0800b531
 800b514:	0800b5a7 	.word	0x0800b5a7
 800b518:	0800b5bb 	.word	0x0800b5bb
 800b51c:	0800b607 	.word	0x0800b607
 800b520:	0800b531 	.word	0x0800b531
 800b524:	0800b531 	.word	0x0800b531
 800b528:	0800b5a7 	.word	0x0800b5a7
 800b52c:	0800b5bb 	.word	0x0800b5bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b532:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b536:	f043 0301 	orr.w	r3, r3, #1
 800b53a:	b2da      	uxtb	r2, r3
 800b53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b53e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b542:	68ba      	ldr	r2, [r7, #8]
 800b544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b546:	699b      	ldr	r3, [r3, #24]
 800b548:	18d1      	adds	r1, r2, r3
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b54e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b550:	f7ff ff5c 	bl	800b40c <prvInsertTimerInActiveList>
 800b554:	4603      	mov	r3, r0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d06c      	beq.n	800b634 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b55c:	6a1b      	ldr	r3, [r3, #32]
 800b55e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b560:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b564:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b568:	f003 0304 	and.w	r3, r3, #4
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d061      	beq.n	800b634 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b570:	68ba      	ldr	r2, [r7, #8]
 800b572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b574:	699b      	ldr	r3, [r3, #24]
 800b576:	441a      	add	r2, r3
 800b578:	2300      	movs	r3, #0
 800b57a:	9300      	str	r3, [sp, #0]
 800b57c:	2300      	movs	r3, #0
 800b57e:	2100      	movs	r1, #0
 800b580:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b582:	f7ff fe01 	bl	800b188 <xTimerGenericCommand>
 800b586:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b588:	6a3b      	ldr	r3, [r7, #32]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d152      	bne.n	800b634 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b592:	f383 8811 	msr	BASEPRI, r3
 800b596:	f3bf 8f6f 	isb	sy
 800b59a:	f3bf 8f4f 	dsb	sy
 800b59e:	61bb      	str	r3, [r7, #24]
}
 800b5a0:	bf00      	nop
 800b5a2:	bf00      	nop
 800b5a4:	e7fd      	b.n	800b5a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5ac:	f023 0301 	bic.w	r3, r3, #1
 800b5b0:	b2da      	uxtb	r2, r3
 800b5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b5b8:	e03d      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5c0:	f043 0301 	orr.w	r3, r3, #1
 800b5c4:	b2da      	uxtb	r2, r3
 800b5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b5cc:	68ba      	ldr	r2, [r7, #8]
 800b5ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d4:	699b      	ldr	r3, [r3, #24]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d10b      	bne.n	800b5f2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5de:	f383 8811 	msr	BASEPRI, r3
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	617b      	str	r3, [r7, #20]
}
 800b5ec:	bf00      	nop
 800b5ee:	bf00      	nop
 800b5f0:	e7fd      	b.n	800b5ee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f4:	699a      	ldr	r2, [r3, #24]
 800b5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f8:	18d1      	adds	r1, r2, r3
 800b5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b600:	f7ff ff04 	bl	800b40c <prvInsertTimerInActiveList>
					break;
 800b604:	e017      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b60c:	f003 0302 	and.w	r3, r3, #2
 800b610:	2b00      	cmp	r3, #0
 800b612:	d103      	bne.n	800b61c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b614:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b616:	f000 fbe7 	bl	800bde8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b61a:	e00c      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b61c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b61e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b622:	f023 0301 	bic.w	r3, r3, #1
 800b626:	b2da      	uxtb	r2, r3
 800b628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b62e:	e002      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b630:	bf00      	nop
 800b632:	e000      	b.n	800b636 <prvProcessReceivedCommands+0x1a6>
					break;
 800b634:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b636:	4b08      	ldr	r3, [pc, #32]	@ (800b658 <prvProcessReceivedCommands+0x1c8>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	1d39      	adds	r1, r7, #4
 800b63c:	2200      	movs	r2, #0
 800b63e:	4618      	mov	r0, r3
 800b640:	f7fe fbd4 	bl	8009dec <xQueueReceive>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	f47f af26 	bne.w	800b498 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b64c:	bf00      	nop
 800b64e:	bf00      	nop
 800b650:	3730      	adds	r7, #48	@ 0x30
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	200057c0 	.word	0x200057c0

0800b65c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b088      	sub	sp, #32
 800b660:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b662:	e049      	b.n	800b6f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b664:	4b2e      	ldr	r3, [pc, #184]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b66e:	4b2c      	ldr	r3, [pc, #176]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	68db      	ldr	r3, [r3, #12]
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	3304      	adds	r3, #4
 800b67c:	4618      	mov	r0, r3
 800b67e:	f7fe f8e1 	bl	8009844 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	6a1b      	ldr	r3, [r3, #32]
 800b686:	68f8      	ldr	r0, [r7, #12]
 800b688:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b690:	f003 0304 	and.w	r3, r3, #4
 800b694:	2b00      	cmp	r3, #0
 800b696:	d02f      	beq.n	800b6f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	699b      	ldr	r3, [r3, #24]
 800b69c:	693a      	ldr	r2, [r7, #16]
 800b69e:	4413      	add	r3, r2
 800b6a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b6a2:	68ba      	ldr	r2, [r7, #8]
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	d90e      	bls.n	800b6c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	68ba      	ldr	r2, [r7, #8]
 800b6ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	68fa      	ldr	r2, [r7, #12]
 800b6b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b6b6:	4b1a      	ldr	r3, [pc, #104]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	3304      	adds	r3, #4
 800b6be:	4619      	mov	r1, r3
 800b6c0:	4610      	mov	r0, r2
 800b6c2:	f7fe f886 	bl	80097d2 <vListInsert>
 800b6c6:	e017      	b.n	800b6f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	9300      	str	r3, [sp, #0]
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	693a      	ldr	r2, [r7, #16]
 800b6d0:	2100      	movs	r1, #0
 800b6d2:	68f8      	ldr	r0, [r7, #12]
 800b6d4:	f7ff fd58 	bl	800b188 <xTimerGenericCommand>
 800b6d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d10b      	bne.n	800b6f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e4:	f383 8811 	msr	BASEPRI, r3
 800b6e8:	f3bf 8f6f 	isb	sy
 800b6ec:	f3bf 8f4f 	dsb	sy
 800b6f0:	603b      	str	r3, [r7, #0]
}
 800b6f2:	bf00      	nop
 800b6f4:	bf00      	nop
 800b6f6:	e7fd      	b.n	800b6f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b6f8:	4b09      	ldr	r3, [pc, #36]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1b0      	bne.n	800b664 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b702:	4b07      	ldr	r3, [pc, #28]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b708:	4b06      	ldr	r3, [pc, #24]	@ (800b724 <prvSwitchTimerLists+0xc8>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4a04      	ldr	r2, [pc, #16]	@ (800b720 <prvSwitchTimerLists+0xc4>)
 800b70e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b710:	4a04      	ldr	r2, [pc, #16]	@ (800b724 <prvSwitchTimerLists+0xc8>)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	6013      	str	r3, [r2, #0]
}
 800b716:	bf00      	nop
 800b718:	3718      	adds	r7, #24
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	200057b8 	.word	0x200057b8
 800b724:	200057bc 	.word	0x200057bc

0800b728 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b72e:	f000 f96b 	bl	800ba08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b732:	4b15      	ldr	r3, [pc, #84]	@ (800b788 <prvCheckForValidListAndQueue+0x60>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d120      	bne.n	800b77c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b73a:	4814      	ldr	r0, [pc, #80]	@ (800b78c <prvCheckForValidListAndQueue+0x64>)
 800b73c:	f7fd fff8 	bl	8009730 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b740:	4813      	ldr	r0, [pc, #76]	@ (800b790 <prvCheckForValidListAndQueue+0x68>)
 800b742:	f7fd fff5 	bl	8009730 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b746:	4b13      	ldr	r3, [pc, #76]	@ (800b794 <prvCheckForValidListAndQueue+0x6c>)
 800b748:	4a10      	ldr	r2, [pc, #64]	@ (800b78c <prvCheckForValidListAndQueue+0x64>)
 800b74a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b74c:	4b12      	ldr	r3, [pc, #72]	@ (800b798 <prvCheckForValidListAndQueue+0x70>)
 800b74e:	4a10      	ldr	r2, [pc, #64]	@ (800b790 <prvCheckForValidListAndQueue+0x68>)
 800b750:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b752:	2300      	movs	r3, #0
 800b754:	9300      	str	r3, [sp, #0]
 800b756:	4b11      	ldr	r3, [pc, #68]	@ (800b79c <prvCheckForValidListAndQueue+0x74>)
 800b758:	4a11      	ldr	r2, [pc, #68]	@ (800b7a0 <prvCheckForValidListAndQueue+0x78>)
 800b75a:	2110      	movs	r1, #16
 800b75c:	200a      	movs	r0, #10
 800b75e:	f7fe f905 	bl	800996c <xQueueGenericCreateStatic>
 800b762:	4603      	mov	r3, r0
 800b764:	4a08      	ldr	r2, [pc, #32]	@ (800b788 <prvCheckForValidListAndQueue+0x60>)
 800b766:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b768:	4b07      	ldr	r3, [pc, #28]	@ (800b788 <prvCheckForValidListAndQueue+0x60>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d005      	beq.n	800b77c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b770:	4b05      	ldr	r3, [pc, #20]	@ (800b788 <prvCheckForValidListAndQueue+0x60>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	490b      	ldr	r1, [pc, #44]	@ (800b7a4 <prvCheckForValidListAndQueue+0x7c>)
 800b776:	4618      	mov	r0, r3
 800b778:	f7fe fd2a 	bl	800a1d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b77c:	f000 f976 	bl	800ba6c <vPortExitCritical>
}
 800b780:	bf00      	nop
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	200057c0 	.word	0x200057c0
 800b78c:	20005790 	.word	0x20005790
 800b790:	200057a4 	.word	0x200057a4
 800b794:	200057b8 	.word	0x200057b8
 800b798:	200057bc 	.word	0x200057bc
 800b79c:	2000586c 	.word	0x2000586c
 800b7a0:	200057cc 	.word	0x200057cc
 800b7a4:	0801a6d0 	.word	0x0801a6d0

0800b7a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b085      	sub	sp, #20
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	3b04      	subs	r3, #4
 800b7b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b7c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	3b04      	subs	r3, #4
 800b7c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	f023 0201 	bic.w	r2, r3, #1
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	3b04      	subs	r3, #4
 800b7d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b7d8:	4a0c      	ldr	r2, [pc, #48]	@ (800b80c <pxPortInitialiseStack+0x64>)
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	3b14      	subs	r3, #20
 800b7e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	3b04      	subs	r3, #4
 800b7ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	f06f 0202 	mvn.w	r2, #2
 800b7f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	3b20      	subs	r3, #32
 800b7fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3714      	adds	r7, #20
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr
 800b80c:	0800b811 	.word	0x0800b811

0800b810 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b816:	2300      	movs	r3, #0
 800b818:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b81a:	4b13      	ldr	r3, [pc, #76]	@ (800b868 <prvTaskExitError+0x58>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b822:	d00b      	beq.n	800b83c <prvTaskExitError+0x2c>
	__asm volatile
 800b824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	60fb      	str	r3, [r7, #12]
}
 800b836:	bf00      	nop
 800b838:	bf00      	nop
 800b83a:	e7fd      	b.n	800b838 <prvTaskExitError+0x28>
	__asm volatile
 800b83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b840:	f383 8811 	msr	BASEPRI, r3
 800b844:	f3bf 8f6f 	isb	sy
 800b848:	f3bf 8f4f 	dsb	sy
 800b84c:	60bb      	str	r3, [r7, #8]
}
 800b84e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b850:	bf00      	nop
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d0fc      	beq.n	800b852 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b858:	bf00      	nop
 800b85a:	bf00      	nop
 800b85c:	3714      	adds	r7, #20
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr
 800b866:	bf00      	nop
 800b868:	2000002c 	.word	0x2000002c
 800b86c:	00000000 	.word	0x00000000

0800b870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b870:	4b07      	ldr	r3, [pc, #28]	@ (800b890 <pxCurrentTCBConst2>)
 800b872:	6819      	ldr	r1, [r3, #0]
 800b874:	6808      	ldr	r0, [r1, #0]
 800b876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b87a:	f380 8809 	msr	PSP, r0
 800b87e:	f3bf 8f6f 	isb	sy
 800b882:	f04f 0000 	mov.w	r0, #0
 800b886:	f380 8811 	msr	BASEPRI, r0
 800b88a:	4770      	bx	lr
 800b88c:	f3af 8000 	nop.w

0800b890 <pxCurrentTCBConst2>:
 800b890:	20005290 	.word	0x20005290
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b894:	bf00      	nop
 800b896:	bf00      	nop

0800b898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b898:	4808      	ldr	r0, [pc, #32]	@ (800b8bc <prvPortStartFirstTask+0x24>)
 800b89a:	6800      	ldr	r0, [r0, #0]
 800b89c:	6800      	ldr	r0, [r0, #0]
 800b89e:	f380 8808 	msr	MSP, r0
 800b8a2:	f04f 0000 	mov.w	r0, #0
 800b8a6:	f380 8814 	msr	CONTROL, r0
 800b8aa:	b662      	cpsie	i
 800b8ac:	b661      	cpsie	f
 800b8ae:	f3bf 8f4f 	dsb	sy
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	df00      	svc	0
 800b8b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b8ba:	bf00      	nop
 800b8bc:	e000ed08 	.word	0xe000ed08

0800b8c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b086      	sub	sp, #24
 800b8c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b8c6:	4b47      	ldr	r3, [pc, #284]	@ (800b9e4 <xPortStartScheduler+0x124>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a47      	ldr	r2, [pc, #284]	@ (800b9e8 <xPortStartScheduler+0x128>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d10b      	bne.n	800b8e8 <xPortStartScheduler+0x28>
	__asm volatile
 800b8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d4:	f383 8811 	msr	BASEPRI, r3
 800b8d8:	f3bf 8f6f 	isb	sy
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	60fb      	str	r3, [r7, #12]
}
 800b8e2:	bf00      	nop
 800b8e4:	bf00      	nop
 800b8e6:	e7fd      	b.n	800b8e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b8e8:	4b3e      	ldr	r3, [pc, #248]	@ (800b9e4 <xPortStartScheduler+0x124>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4a3f      	ldr	r2, [pc, #252]	@ (800b9ec <xPortStartScheduler+0x12c>)
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d10b      	bne.n	800b90a <xPortStartScheduler+0x4a>
	__asm volatile
 800b8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f6:	f383 8811 	msr	BASEPRI, r3
 800b8fa:	f3bf 8f6f 	isb	sy
 800b8fe:	f3bf 8f4f 	dsb	sy
 800b902:	613b      	str	r3, [r7, #16]
}
 800b904:	bf00      	nop
 800b906:	bf00      	nop
 800b908:	e7fd      	b.n	800b906 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b90a:	4b39      	ldr	r3, [pc, #228]	@ (800b9f0 <xPortStartScheduler+0x130>)
 800b90c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	b2db      	uxtb	r3, r3
 800b914:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	22ff      	movs	r2, #255	@ 0xff
 800b91a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	781b      	ldrb	r3, [r3, #0]
 800b920:	b2db      	uxtb	r3, r3
 800b922:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b924:	78fb      	ldrb	r3, [r7, #3]
 800b926:	b2db      	uxtb	r3, r3
 800b928:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b92c:	b2da      	uxtb	r2, r3
 800b92e:	4b31      	ldr	r3, [pc, #196]	@ (800b9f4 <xPortStartScheduler+0x134>)
 800b930:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b932:	4b31      	ldr	r3, [pc, #196]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b934:	2207      	movs	r2, #7
 800b936:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b938:	e009      	b.n	800b94e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b93a:	4b2f      	ldr	r3, [pc, #188]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	3b01      	subs	r3, #1
 800b940:	4a2d      	ldr	r2, [pc, #180]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b942:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b944:	78fb      	ldrb	r3, [r7, #3]
 800b946:	b2db      	uxtb	r3, r3
 800b948:	005b      	lsls	r3, r3, #1
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b94e:	78fb      	ldrb	r3, [r7, #3]
 800b950:	b2db      	uxtb	r3, r3
 800b952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b956:	2b80      	cmp	r3, #128	@ 0x80
 800b958:	d0ef      	beq.n	800b93a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b95a:	4b27      	ldr	r3, [pc, #156]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f1c3 0307 	rsb	r3, r3, #7
 800b962:	2b04      	cmp	r3, #4
 800b964:	d00b      	beq.n	800b97e <xPortStartScheduler+0xbe>
	__asm volatile
 800b966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b96a:	f383 8811 	msr	BASEPRI, r3
 800b96e:	f3bf 8f6f 	isb	sy
 800b972:	f3bf 8f4f 	dsb	sy
 800b976:	60bb      	str	r3, [r7, #8]
}
 800b978:	bf00      	nop
 800b97a:	bf00      	nop
 800b97c:	e7fd      	b.n	800b97a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b97e:	4b1e      	ldr	r3, [pc, #120]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	021b      	lsls	r3, r3, #8
 800b984:	4a1c      	ldr	r2, [pc, #112]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b986:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b988:	4b1b      	ldr	r3, [pc, #108]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b990:	4a19      	ldr	r2, [pc, #100]	@ (800b9f8 <xPortStartScheduler+0x138>)
 800b992:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	b2da      	uxtb	r2, r3
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b99c:	4b17      	ldr	r3, [pc, #92]	@ (800b9fc <xPortStartScheduler+0x13c>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a16      	ldr	r2, [pc, #88]	@ (800b9fc <xPortStartScheduler+0x13c>)
 800b9a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b9a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b9a8:	4b14      	ldr	r3, [pc, #80]	@ (800b9fc <xPortStartScheduler+0x13c>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a13      	ldr	r2, [pc, #76]	@ (800b9fc <xPortStartScheduler+0x13c>)
 800b9ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b9b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b9b4:	f000 f8da 	bl	800bb6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b9b8:	4b11      	ldr	r3, [pc, #68]	@ (800ba00 <xPortStartScheduler+0x140>)
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b9be:	f000 f8f9 	bl	800bbb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b9c2:	4b10      	ldr	r3, [pc, #64]	@ (800ba04 <xPortStartScheduler+0x144>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a0f      	ldr	r2, [pc, #60]	@ (800ba04 <xPortStartScheduler+0x144>)
 800b9c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b9cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b9ce:	f7ff ff63 	bl	800b898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b9d2:	f7ff f815 	bl	800aa00 <vTaskSwitchContext>
	prvTaskExitError();
 800b9d6:	f7ff ff1b 	bl	800b810 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b9da:	2300      	movs	r3, #0
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3718      	adds	r7, #24
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}
 800b9e4:	e000ed00 	.word	0xe000ed00
 800b9e8:	410fc271 	.word	0x410fc271
 800b9ec:	410fc270 	.word	0x410fc270
 800b9f0:	e000e400 	.word	0xe000e400
 800b9f4:	200058bc 	.word	0x200058bc
 800b9f8:	200058c0 	.word	0x200058c0
 800b9fc:	e000ed20 	.word	0xe000ed20
 800ba00:	2000002c 	.word	0x2000002c
 800ba04:	e000ef34 	.word	0xe000ef34

0800ba08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b083      	sub	sp, #12
 800ba0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ba0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba12:	f383 8811 	msr	BASEPRI, r3
 800ba16:	f3bf 8f6f 	isb	sy
 800ba1a:	f3bf 8f4f 	dsb	sy
 800ba1e:	607b      	str	r3, [r7, #4]
}
 800ba20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ba22:	4b10      	ldr	r3, [pc, #64]	@ (800ba64 <vPortEnterCritical+0x5c>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	3301      	adds	r3, #1
 800ba28:	4a0e      	ldr	r2, [pc, #56]	@ (800ba64 <vPortEnterCritical+0x5c>)
 800ba2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ba2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ba64 <vPortEnterCritical+0x5c>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d110      	bne.n	800ba56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ba34:	4b0c      	ldr	r3, [pc, #48]	@ (800ba68 <vPortEnterCritical+0x60>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	b2db      	uxtb	r3, r3
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d00b      	beq.n	800ba56 <vPortEnterCritical+0x4e>
	__asm volatile
 800ba3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba42:	f383 8811 	msr	BASEPRI, r3
 800ba46:	f3bf 8f6f 	isb	sy
 800ba4a:	f3bf 8f4f 	dsb	sy
 800ba4e:	603b      	str	r3, [r7, #0]
}
 800ba50:	bf00      	nop
 800ba52:	bf00      	nop
 800ba54:	e7fd      	b.n	800ba52 <vPortEnterCritical+0x4a>
	}
}
 800ba56:	bf00      	nop
 800ba58:	370c      	adds	r7, #12
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr
 800ba62:	bf00      	nop
 800ba64:	2000002c 	.word	0x2000002c
 800ba68:	e000ed04 	.word	0xe000ed04

0800ba6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ba72:	4b12      	ldr	r3, [pc, #72]	@ (800babc <vPortExitCritical+0x50>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d10b      	bne.n	800ba92 <vPortExitCritical+0x26>
	__asm volatile
 800ba7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba7e:	f383 8811 	msr	BASEPRI, r3
 800ba82:	f3bf 8f6f 	isb	sy
 800ba86:	f3bf 8f4f 	dsb	sy
 800ba8a:	607b      	str	r3, [r7, #4]
}
 800ba8c:	bf00      	nop
 800ba8e:	bf00      	nop
 800ba90:	e7fd      	b.n	800ba8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ba92:	4b0a      	ldr	r3, [pc, #40]	@ (800babc <vPortExitCritical+0x50>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	3b01      	subs	r3, #1
 800ba98:	4a08      	ldr	r2, [pc, #32]	@ (800babc <vPortExitCritical+0x50>)
 800ba9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ba9c:	4b07      	ldr	r3, [pc, #28]	@ (800babc <vPortExitCritical+0x50>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d105      	bne.n	800bab0 <vPortExitCritical+0x44>
 800baa4:	2300      	movs	r3, #0
 800baa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	f383 8811 	msr	BASEPRI, r3
}
 800baae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bab0:	bf00      	nop
 800bab2:	370c      	adds	r7, #12
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr
 800babc:	2000002c 	.word	0x2000002c

0800bac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bac0:	f3ef 8009 	mrs	r0, PSP
 800bac4:	f3bf 8f6f 	isb	sy
 800bac8:	4b15      	ldr	r3, [pc, #84]	@ (800bb20 <pxCurrentTCBConst>)
 800baca:	681a      	ldr	r2, [r3, #0]
 800bacc:	f01e 0f10 	tst.w	lr, #16
 800bad0:	bf08      	it	eq
 800bad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bada:	6010      	str	r0, [r2, #0]
 800badc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bae0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bae4:	f380 8811 	msr	BASEPRI, r0
 800bae8:	f3bf 8f4f 	dsb	sy
 800baec:	f3bf 8f6f 	isb	sy
 800baf0:	f7fe ff86 	bl	800aa00 <vTaskSwitchContext>
 800baf4:	f04f 0000 	mov.w	r0, #0
 800baf8:	f380 8811 	msr	BASEPRI, r0
 800bafc:	bc09      	pop	{r0, r3}
 800bafe:	6819      	ldr	r1, [r3, #0]
 800bb00:	6808      	ldr	r0, [r1, #0]
 800bb02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb06:	f01e 0f10 	tst.w	lr, #16
 800bb0a:	bf08      	it	eq
 800bb0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb10:	f380 8809 	msr	PSP, r0
 800bb14:	f3bf 8f6f 	isb	sy
 800bb18:	4770      	bx	lr
 800bb1a:	bf00      	nop
 800bb1c:	f3af 8000 	nop.w

0800bb20 <pxCurrentTCBConst>:
 800bb20:	20005290 	.word	0x20005290
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bb24:	bf00      	nop
 800bb26:	bf00      	nop

0800bb28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b082      	sub	sp, #8
 800bb2c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	607b      	str	r3, [r7, #4]
}
 800bb40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bb42:	f7fe fea3 	bl	800a88c <xTaskIncrementTick>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d003      	beq.n	800bb54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb4c:	4b06      	ldr	r3, [pc, #24]	@ (800bb68 <xPortSysTickHandler+0x40>)
 800bb4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb52:	601a      	str	r2, [r3, #0]
 800bb54:	2300      	movs	r3, #0
 800bb56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	f383 8811 	msr	BASEPRI, r3
}
 800bb5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bb60:	bf00      	nop
 800bb62:	3708      	adds	r7, #8
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}
 800bb68:	e000ed04 	.word	0xe000ed04

0800bb6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bb70:	4b0b      	ldr	r3, [pc, #44]	@ (800bba0 <vPortSetupTimerInterrupt+0x34>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bb76:	4b0b      	ldr	r3, [pc, #44]	@ (800bba4 <vPortSetupTimerInterrupt+0x38>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bb7c:	4b0a      	ldr	r3, [pc, #40]	@ (800bba8 <vPortSetupTimerInterrupt+0x3c>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	4a0a      	ldr	r2, [pc, #40]	@ (800bbac <vPortSetupTimerInterrupt+0x40>)
 800bb82:	fba2 2303 	umull	r2, r3, r2, r3
 800bb86:	099b      	lsrs	r3, r3, #6
 800bb88:	4a09      	ldr	r2, [pc, #36]	@ (800bbb0 <vPortSetupTimerInterrupt+0x44>)
 800bb8a:	3b01      	subs	r3, #1
 800bb8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bb8e:	4b04      	ldr	r3, [pc, #16]	@ (800bba0 <vPortSetupTimerInterrupt+0x34>)
 800bb90:	2207      	movs	r2, #7
 800bb92:	601a      	str	r2, [r3, #0]
}
 800bb94:	bf00      	nop
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr
 800bb9e:	bf00      	nop
 800bba0:	e000e010 	.word	0xe000e010
 800bba4:	e000e018 	.word	0xe000e018
 800bba8:	20000020 	.word	0x20000020
 800bbac:	10624dd3 	.word	0x10624dd3
 800bbb0:	e000e014 	.word	0xe000e014

0800bbb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bbb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bbc4 <vPortEnableVFP+0x10>
 800bbb8:	6801      	ldr	r1, [r0, #0]
 800bbba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bbbe:	6001      	str	r1, [r0, #0]
 800bbc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bbc2:	bf00      	nop
 800bbc4:	e000ed88 	.word	0xe000ed88

0800bbc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bbce:	f3ef 8305 	mrs	r3, IPSR
 800bbd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2b0f      	cmp	r3, #15
 800bbd8:	d915      	bls.n	800bc06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bbda:	4a18      	ldr	r2, [pc, #96]	@ (800bc3c <vPortValidateInterruptPriority+0x74>)
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	4413      	add	r3, r2
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bbe4:	4b16      	ldr	r3, [pc, #88]	@ (800bc40 <vPortValidateInterruptPriority+0x78>)
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	7afa      	ldrb	r2, [r7, #11]
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d20b      	bcs.n	800bc06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	607b      	str	r3, [r7, #4]
}
 800bc00:	bf00      	nop
 800bc02:	bf00      	nop
 800bc04:	e7fd      	b.n	800bc02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bc06:	4b0f      	ldr	r3, [pc, #60]	@ (800bc44 <vPortValidateInterruptPriority+0x7c>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bc0e:	4b0e      	ldr	r3, [pc, #56]	@ (800bc48 <vPortValidateInterruptPriority+0x80>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d90b      	bls.n	800bc2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bc16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc1a:	f383 8811 	msr	BASEPRI, r3
 800bc1e:	f3bf 8f6f 	isb	sy
 800bc22:	f3bf 8f4f 	dsb	sy
 800bc26:	603b      	str	r3, [r7, #0]
}
 800bc28:	bf00      	nop
 800bc2a:	bf00      	nop
 800bc2c:	e7fd      	b.n	800bc2a <vPortValidateInterruptPriority+0x62>
	}
 800bc2e:	bf00      	nop
 800bc30:	3714      	adds	r7, #20
 800bc32:	46bd      	mov	sp, r7
 800bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc38:	4770      	bx	lr
 800bc3a:	bf00      	nop
 800bc3c:	e000e3f0 	.word	0xe000e3f0
 800bc40:	200058bc 	.word	0x200058bc
 800bc44:	e000ed0c 	.word	0xe000ed0c
 800bc48:	200058c0 	.word	0x200058c0

0800bc4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b08a      	sub	sp, #40	@ 0x28
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bc54:	2300      	movs	r3, #0
 800bc56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bc58:	f7fe fd5c 	bl	800a714 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bc5c:	4b5c      	ldr	r3, [pc, #368]	@ (800bdd0 <pvPortMalloc+0x184>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d101      	bne.n	800bc68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bc64:	f000 f924 	bl	800beb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bc68:	4b5a      	ldr	r3, [pc, #360]	@ (800bdd4 <pvPortMalloc+0x188>)
 800bc6a:	681a      	ldr	r2, [r3, #0]
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	4013      	ands	r3, r2
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	f040 8095 	bne.w	800bda0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d01e      	beq.n	800bcba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bc7c:	2208      	movs	r2, #8
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	4413      	add	r3, r2
 800bc82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f003 0307 	and.w	r3, r3, #7
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d015      	beq.n	800bcba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f023 0307 	bic.w	r3, r3, #7
 800bc94:	3308      	adds	r3, #8
 800bc96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f003 0307 	and.w	r3, r3, #7
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d00b      	beq.n	800bcba <pvPortMalloc+0x6e>
	__asm volatile
 800bca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bca6:	f383 8811 	msr	BASEPRI, r3
 800bcaa:	f3bf 8f6f 	isb	sy
 800bcae:	f3bf 8f4f 	dsb	sy
 800bcb2:	617b      	str	r3, [r7, #20]
}
 800bcb4:	bf00      	nop
 800bcb6:	bf00      	nop
 800bcb8:	e7fd      	b.n	800bcb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d06f      	beq.n	800bda0 <pvPortMalloc+0x154>
 800bcc0:	4b45      	ldr	r3, [pc, #276]	@ (800bdd8 <pvPortMalloc+0x18c>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d86a      	bhi.n	800bda0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bcca:	4b44      	ldr	r3, [pc, #272]	@ (800bddc <pvPortMalloc+0x190>)
 800bccc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bcce:	4b43      	ldr	r3, [pc, #268]	@ (800bddc <pvPortMalloc+0x190>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bcd4:	e004      	b.n	800bce0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	687a      	ldr	r2, [r7, #4]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d903      	bls.n	800bcf2 <pvPortMalloc+0xa6>
 800bcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d1f1      	bne.n	800bcd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bcf2:	4b37      	ldr	r3, [pc, #220]	@ (800bdd0 <pvPortMalloc+0x184>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d051      	beq.n	800bda0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bcfc:	6a3b      	ldr	r3, [r7, #32]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	2208      	movs	r2, #8
 800bd02:	4413      	add	r3, r2
 800bd04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bd06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	6a3b      	ldr	r3, [r7, #32]
 800bd0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd10:	685a      	ldr	r2, [r3, #4]
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	1ad2      	subs	r2, r2, r3
 800bd16:	2308      	movs	r3, #8
 800bd18:	005b      	lsls	r3, r3, #1
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d920      	bls.n	800bd60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bd1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	4413      	add	r3, r2
 800bd24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd26:	69bb      	ldr	r3, [r7, #24]
 800bd28:	f003 0307 	and.w	r3, r3, #7
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d00b      	beq.n	800bd48 <pvPortMalloc+0xfc>
	__asm volatile
 800bd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd34:	f383 8811 	msr	BASEPRI, r3
 800bd38:	f3bf 8f6f 	isb	sy
 800bd3c:	f3bf 8f4f 	dsb	sy
 800bd40:	613b      	str	r3, [r7, #16]
}
 800bd42:	bf00      	nop
 800bd44:	bf00      	nop
 800bd46:	e7fd      	b.n	800bd44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bd48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd4a:	685a      	ldr	r2, [r3, #4]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	1ad2      	subs	r2, r2, r3
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bd54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd56:	687a      	ldr	r2, [r7, #4]
 800bd58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bd5a:	69b8      	ldr	r0, [r7, #24]
 800bd5c:	f000 f90a 	bl	800bf74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bd60:	4b1d      	ldr	r3, [pc, #116]	@ (800bdd8 <pvPortMalloc+0x18c>)
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	1ad3      	subs	r3, r2, r3
 800bd6a:	4a1b      	ldr	r2, [pc, #108]	@ (800bdd8 <pvPortMalloc+0x18c>)
 800bd6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bd6e:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd8 <pvPortMalloc+0x18c>)
 800bd70:	681a      	ldr	r2, [r3, #0]
 800bd72:	4b1b      	ldr	r3, [pc, #108]	@ (800bde0 <pvPortMalloc+0x194>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d203      	bcs.n	800bd82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bd7a:	4b17      	ldr	r3, [pc, #92]	@ (800bdd8 <pvPortMalloc+0x18c>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4a18      	ldr	r2, [pc, #96]	@ (800bde0 <pvPortMalloc+0x194>)
 800bd80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd84:	685a      	ldr	r2, [r3, #4]
 800bd86:	4b13      	ldr	r3, [pc, #76]	@ (800bdd4 <pvPortMalloc+0x188>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	431a      	orrs	r2, r3
 800bd8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd92:	2200      	movs	r2, #0
 800bd94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bd96:	4b13      	ldr	r3, [pc, #76]	@ (800bde4 <pvPortMalloc+0x198>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	4a11      	ldr	r2, [pc, #68]	@ (800bde4 <pvPortMalloc+0x198>)
 800bd9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bda0:	f7fe fcc6 	bl	800a730 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bda4:	69fb      	ldr	r3, [r7, #28]
 800bda6:	f003 0307 	and.w	r3, r3, #7
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d00b      	beq.n	800bdc6 <pvPortMalloc+0x17a>
	__asm volatile
 800bdae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb2:	f383 8811 	msr	BASEPRI, r3
 800bdb6:	f3bf 8f6f 	isb	sy
 800bdba:	f3bf 8f4f 	dsb	sy
 800bdbe:	60fb      	str	r3, [r7, #12]
}
 800bdc0:	bf00      	nop
 800bdc2:	bf00      	nop
 800bdc4:	e7fd      	b.n	800bdc2 <pvPortMalloc+0x176>
	return pvReturn;
 800bdc6:	69fb      	ldr	r3, [r7, #28]
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3728      	adds	r7, #40	@ 0x28
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	200064cc 	.word	0x200064cc
 800bdd4:	200064e0 	.word	0x200064e0
 800bdd8:	200064d0 	.word	0x200064d0
 800bddc:	200064c4 	.word	0x200064c4
 800bde0:	200064d4 	.word	0x200064d4
 800bde4:	200064d8 	.word	0x200064d8

0800bde8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b086      	sub	sp, #24
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d04f      	beq.n	800be9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bdfa:	2308      	movs	r3, #8
 800bdfc:	425b      	negs	r3, r3
 800bdfe:	697a      	ldr	r2, [r7, #20]
 800be00:	4413      	add	r3, r2
 800be02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	4b25      	ldr	r3, [pc, #148]	@ (800bea4 <vPortFree+0xbc>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4013      	ands	r3, r2
 800be12:	2b00      	cmp	r3, #0
 800be14:	d10b      	bne.n	800be2e <vPortFree+0x46>
	__asm volatile
 800be16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1a:	f383 8811 	msr	BASEPRI, r3
 800be1e:	f3bf 8f6f 	isb	sy
 800be22:	f3bf 8f4f 	dsb	sy
 800be26:	60fb      	str	r3, [r7, #12]
}
 800be28:	bf00      	nop
 800be2a:	bf00      	nop
 800be2c:	e7fd      	b.n	800be2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d00b      	beq.n	800be4e <vPortFree+0x66>
	__asm volatile
 800be36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be3a:	f383 8811 	msr	BASEPRI, r3
 800be3e:	f3bf 8f6f 	isb	sy
 800be42:	f3bf 8f4f 	dsb	sy
 800be46:	60bb      	str	r3, [r7, #8]
}
 800be48:	bf00      	nop
 800be4a:	bf00      	nop
 800be4c:	e7fd      	b.n	800be4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	685a      	ldr	r2, [r3, #4]
 800be52:	4b14      	ldr	r3, [pc, #80]	@ (800bea4 <vPortFree+0xbc>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	4013      	ands	r3, r2
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d01e      	beq.n	800be9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d11a      	bne.n	800be9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	685a      	ldr	r2, [r3, #4]
 800be68:	4b0e      	ldr	r3, [pc, #56]	@ (800bea4 <vPortFree+0xbc>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	43db      	mvns	r3, r3
 800be6e:	401a      	ands	r2, r3
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800be74:	f7fe fc4e 	bl	800a714 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	4b0a      	ldr	r3, [pc, #40]	@ (800bea8 <vPortFree+0xc0>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4413      	add	r3, r2
 800be82:	4a09      	ldr	r2, [pc, #36]	@ (800bea8 <vPortFree+0xc0>)
 800be84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800be86:	6938      	ldr	r0, [r7, #16]
 800be88:	f000 f874 	bl	800bf74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800be8c:	4b07      	ldr	r3, [pc, #28]	@ (800beac <vPortFree+0xc4>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3301      	adds	r3, #1
 800be92:	4a06      	ldr	r2, [pc, #24]	@ (800beac <vPortFree+0xc4>)
 800be94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800be96:	f7fe fc4b 	bl	800a730 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800be9a:	bf00      	nop
 800be9c:	3718      	adds	r7, #24
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	200064e0 	.word	0x200064e0
 800bea8:	200064d0 	.word	0x200064d0
 800beac:	200064dc 	.word	0x200064dc

0800beb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800beb0:	b480      	push	{r7}
 800beb2:	b085      	sub	sp, #20
 800beb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800beb6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800beba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bebc:	4b27      	ldr	r3, [pc, #156]	@ (800bf5c <prvHeapInit+0xac>)
 800bebe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f003 0307 	and.w	r3, r3, #7
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d00c      	beq.n	800bee4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	3307      	adds	r3, #7
 800bece:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f023 0307 	bic.w	r3, r3, #7
 800bed6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bed8:	68ba      	ldr	r2, [r7, #8]
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	4a1f      	ldr	r2, [pc, #124]	@ (800bf5c <prvHeapInit+0xac>)
 800bee0:	4413      	add	r3, r2
 800bee2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bee8:	4a1d      	ldr	r2, [pc, #116]	@ (800bf60 <prvHeapInit+0xb0>)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800beee:	4b1c      	ldr	r3, [pc, #112]	@ (800bf60 <prvHeapInit+0xb0>)
 800bef0:	2200      	movs	r2, #0
 800bef2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	68ba      	ldr	r2, [r7, #8]
 800bef8:	4413      	add	r3, r2
 800befa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800befc:	2208      	movs	r2, #8
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	1a9b      	subs	r3, r3, r2
 800bf02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f023 0307 	bic.w	r3, r3, #7
 800bf0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	4a15      	ldr	r2, [pc, #84]	@ (800bf64 <prvHeapInit+0xb4>)
 800bf10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bf12:	4b14      	ldr	r3, [pc, #80]	@ (800bf64 <prvHeapInit+0xb4>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2200      	movs	r2, #0
 800bf18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bf1a:	4b12      	ldr	r3, [pc, #72]	@ (800bf64 <prvHeapInit+0xb4>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	68fa      	ldr	r2, [r7, #12]
 800bf2a:	1ad2      	subs	r2, r2, r3
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bf30:	4b0c      	ldr	r3, [pc, #48]	@ (800bf64 <prvHeapInit+0xb4>)
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	4a0a      	ldr	r2, [pc, #40]	@ (800bf68 <prvHeapInit+0xb8>)
 800bf3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	4a09      	ldr	r2, [pc, #36]	@ (800bf6c <prvHeapInit+0xbc>)
 800bf46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bf48:	4b09      	ldr	r3, [pc, #36]	@ (800bf70 <prvHeapInit+0xc0>)
 800bf4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bf4e:	601a      	str	r2, [r3, #0]
}
 800bf50:	bf00      	nop
 800bf52:	3714      	adds	r7, #20
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr
 800bf5c:	200058c4 	.word	0x200058c4
 800bf60:	200064c4 	.word	0x200064c4
 800bf64:	200064cc 	.word	0x200064cc
 800bf68:	200064d4 	.word	0x200064d4
 800bf6c:	200064d0 	.word	0x200064d0
 800bf70:	200064e0 	.word	0x200064e0

0800bf74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bf74:	b480      	push	{r7}
 800bf76:	b085      	sub	sp, #20
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bf7c:	4b28      	ldr	r3, [pc, #160]	@ (800c020 <prvInsertBlockIntoFreeList+0xac>)
 800bf7e:	60fb      	str	r3, [r7, #12]
 800bf80:	e002      	b.n	800bf88 <prvInsertBlockIntoFreeList+0x14>
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	60fb      	str	r3, [r7, #12]
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	687a      	ldr	r2, [r7, #4]
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d8f7      	bhi.n	800bf82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	685b      	ldr	r3, [r3, #4]
 800bf9a:	68ba      	ldr	r2, [r7, #8]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d108      	bne.n	800bfb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	685a      	ldr	r2, [r3, #4]
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	441a      	add	r2, r3
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	68ba      	ldr	r2, [r7, #8]
 800bfc0:	441a      	add	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d118      	bne.n	800bffc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	4b15      	ldr	r3, [pc, #84]	@ (800c024 <prvInsertBlockIntoFreeList+0xb0>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d00d      	beq.n	800bff2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	685a      	ldr	r2, [r3, #4]
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	441a      	add	r2, r3
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	681a      	ldr	r2, [r3, #0]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	601a      	str	r2, [r3, #0]
 800bff0:	e008      	b.n	800c004 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bff2:	4b0c      	ldr	r3, [pc, #48]	@ (800c024 <prvInsertBlockIntoFreeList+0xb0>)
 800bff4:	681a      	ldr	r2, [r3, #0]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	601a      	str	r2, [r3, #0]
 800bffa:	e003      	b.n	800c004 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c004:	68fa      	ldr	r2, [r7, #12]
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d002      	beq.n	800c012 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	687a      	ldr	r2, [r7, #4]
 800c010:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c012:	bf00      	nop
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr
 800c01e:	bf00      	nop
 800c020:	200064c4 	.word	0x200064c4
 800c024:	200064cc 	.word	0x200064cc

0800c028 <rcl_get_zero_initialized_init_options>:
 800c028:	2000      	movs	r0, #0
 800c02a:	4770      	bx	lr

0800c02c <rcl_init_options_init>:
 800c02c:	b084      	sub	sp, #16
 800c02e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c030:	b097      	sub	sp, #92	@ 0x5c
 800c032:	ae1d      	add	r6, sp, #116	@ 0x74
 800c034:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800c038:	2800      	cmp	r0, #0
 800c03a:	d058      	beq.n	800c0ee <rcl_init_options_init+0xc2>
 800c03c:	6803      	ldr	r3, [r0, #0]
 800c03e:	4605      	mov	r5, r0
 800c040:	b133      	cbz	r3, 800c050 <rcl_init_options_init+0x24>
 800c042:	2464      	movs	r4, #100	@ 0x64
 800c044:	4620      	mov	r0, r4
 800c046:	b017      	add	sp, #92	@ 0x5c
 800c048:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c04c:	b004      	add	sp, #16
 800c04e:	4770      	bx	lr
 800c050:	4630      	mov	r0, r6
 800c052:	f001 f92f 	bl	800d2b4 <rcutils_allocator_is_valid>
 800c056:	2800      	cmp	r0, #0
 800c058:	d049      	beq.n	800c0ee <rcl_init_options_init+0xc2>
 800c05a:	46b4      	mov	ip, r6
 800c05c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c060:	ac11      	add	r4, sp, #68	@ 0x44
 800c062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c064:	f8dc 3000 	ldr.w	r3, [ip]
 800c068:	6023      	str	r3, [r4, #0]
 800c06a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c06c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c06e:	2050      	movs	r0, #80	@ 0x50
 800c070:	4798      	blx	r3
 800c072:	4604      	mov	r4, r0
 800c074:	6028      	str	r0, [r5, #0]
 800c076:	2800      	cmp	r0, #0
 800c078:	d03b      	beq.n	800c0f2 <rcl_init_options_init+0xc6>
 800c07a:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800c07e:	4686      	mov	lr, r0
 800c080:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c084:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c088:	f8dc 3000 	ldr.w	r3, [ip]
 800c08c:	f8ce 3000 	str.w	r3, [lr]
 800c090:	a802      	add	r0, sp, #8
 800c092:	f001 f9a1 	bl	800d3d8 <rmw_get_zero_initialized_init_options>
 800c096:	f10d 0e08 	add.w	lr, sp, #8
 800c09a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c09e:	f104 0c18 	add.w	ip, r4, #24
 800c0a2:	682f      	ldr	r7, [r5, #0]
 800c0a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c0a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c0ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c0b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c0b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c0b8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c0bc:	ac20      	add	r4, sp, #128	@ 0x80
 800c0be:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c0c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c0c6:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c0ca:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800c0ce:	f107 0018 	add.w	r0, r7, #24
 800c0d2:	f001 f9af 	bl	800d434 <rmw_init_options_init>
 800c0d6:	4604      	mov	r4, r0
 800c0d8:	2800      	cmp	r0, #0
 800c0da:	d0b3      	beq.n	800c044 <rcl_init_options_init+0x18>
 800c0dc:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c0de:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c0e0:	6828      	ldr	r0, [r5, #0]
 800c0e2:	4798      	blx	r3
 800c0e4:	4620      	mov	r0, r4
 800c0e6:	f007 fbb5 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 800c0ea:	4604      	mov	r4, r0
 800c0ec:	e7aa      	b.n	800c044 <rcl_init_options_init+0x18>
 800c0ee:	240b      	movs	r4, #11
 800c0f0:	e7a8      	b.n	800c044 <rcl_init_options_init+0x18>
 800c0f2:	240a      	movs	r4, #10
 800c0f4:	e7a6      	b.n	800c044 <rcl_init_options_init+0x18>
 800c0f6:	bf00      	nop

0800c0f8 <rcl_init_options_fini>:
 800c0f8:	b530      	push	{r4, r5, lr}
 800c0fa:	b087      	sub	sp, #28
 800c0fc:	b1f0      	cbz	r0, 800c13c <rcl_init_options_fini+0x44>
 800c0fe:	6803      	ldr	r3, [r0, #0]
 800c100:	4604      	mov	r4, r0
 800c102:	b1db      	cbz	r3, 800c13c <rcl_init_options_fini+0x44>
 800c104:	469c      	mov	ip, r3
 800c106:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c10a:	f10d 0e04 	add.w	lr, sp, #4
 800c10e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c112:	f8dc 3000 	ldr.w	r3, [ip]
 800c116:	f8ce 3000 	str.w	r3, [lr]
 800c11a:	a801      	add	r0, sp, #4
 800c11c:	f001 f8ca 	bl	800d2b4 <rcutils_allocator_is_valid>
 800c120:	b160      	cbz	r0, 800c13c <rcl_init_options_fini+0x44>
 800c122:	6820      	ldr	r0, [r4, #0]
 800c124:	3018      	adds	r0, #24
 800c126:	f001 fa5b 	bl	800d5e0 <rmw_init_options_fini>
 800c12a:	4605      	mov	r5, r0
 800c12c:	b950      	cbnz	r0, 800c144 <rcl_init_options_fini+0x4c>
 800c12e:	6820      	ldr	r0, [r4, #0]
 800c130:	9b02      	ldr	r3, [sp, #8]
 800c132:	9905      	ldr	r1, [sp, #20]
 800c134:	4798      	blx	r3
 800c136:	4628      	mov	r0, r5
 800c138:	b007      	add	sp, #28
 800c13a:	bd30      	pop	{r4, r5, pc}
 800c13c:	250b      	movs	r5, #11
 800c13e:	4628      	mov	r0, r5
 800c140:	b007      	add	sp, #28
 800c142:	bd30      	pop	{r4, r5, pc}
 800c144:	f007 fb86 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 800c148:	4605      	mov	r5, r0
 800c14a:	e7f8      	b.n	800c13e <rcl_init_options_fini+0x46>

0800c14c <rcl_init_options_copy>:
 800c14c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c150:	b094      	sub	sp, #80	@ 0x50
 800c152:	2800      	cmp	r0, #0
 800c154:	d058      	beq.n	800c208 <rcl_init_options_copy+0xbc>
 800c156:	4604      	mov	r4, r0
 800c158:	6800      	ldr	r0, [r0, #0]
 800c15a:	2800      	cmp	r0, #0
 800c15c:	d054      	beq.n	800c208 <rcl_init_options_copy+0xbc>
 800c15e:	460e      	mov	r6, r1
 800c160:	f001 f8a8 	bl	800d2b4 <rcutils_allocator_is_valid>
 800c164:	2800      	cmp	r0, #0
 800c166:	d04f      	beq.n	800c208 <rcl_init_options_copy+0xbc>
 800c168:	2e00      	cmp	r6, #0
 800c16a:	d04d      	beq.n	800c208 <rcl_init_options_copy+0xbc>
 800c16c:	6833      	ldr	r3, [r6, #0]
 800c16e:	b123      	cbz	r3, 800c17a <rcl_init_options_copy+0x2e>
 800c170:	2464      	movs	r4, #100	@ 0x64
 800c172:	4620      	mov	r0, r4
 800c174:	b014      	add	sp, #80	@ 0x50
 800c176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c17a:	6827      	ldr	r7, [r4, #0]
 800c17c:	46bc      	mov	ip, r7
 800c17e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c182:	ad0f      	add	r5, sp, #60	@ 0x3c
 800c184:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c186:	f8dc 3000 	ldr.w	r3, [ip]
 800c18a:	f8d7 8000 	ldr.w	r8, [r7]
 800c18e:	602b      	str	r3, [r5, #0]
 800c190:	4619      	mov	r1, r3
 800c192:	2050      	movs	r0, #80	@ 0x50
 800c194:	47c0      	blx	r8
 800c196:	4605      	mov	r5, r0
 800c198:	6030      	str	r0, [r6, #0]
 800c19a:	b3d0      	cbz	r0, 800c212 <rcl_init_options_copy+0xc6>
 800c19c:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800c1a0:	4686      	mov	lr, r0
 800c1a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c1a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c1aa:	f8dc 3000 	ldr.w	r3, [ip]
 800c1ae:	f8ce 3000 	str.w	r3, [lr]
 800c1b2:	4668      	mov	r0, sp
 800c1b4:	f001 f910 	bl	800d3d8 <rmw_get_zero_initialized_init_options>
 800c1b8:	46ee      	mov	lr, sp
 800c1ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c1be:	f105 0c18 	add.w	ip, r5, #24
 800c1c2:	6824      	ldr	r4, [r4, #0]
 800c1c4:	6835      	ldr	r5, [r6, #0]
 800c1c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c1ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c1ce:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c1d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c1d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c1da:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c1de:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c1e2:	f104 0018 	add.w	r0, r4, #24
 800c1e6:	f105 0118 	add.w	r1, r5, #24
 800c1ea:	f001 f985 	bl	800d4f8 <rmw_init_options_copy>
 800c1ee:	4604      	mov	r4, r0
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d0be      	beq.n	800c172 <rcl_init_options_copy+0x26>
 800c1f4:	f001 f86c 	bl	800d2d0 <rcutils_get_error_string>
 800c1f8:	f001 f882 	bl	800d300 <rcutils_reset_error>
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f7ff ff7b 	bl	800c0f8 <rcl_init_options_fini>
 800c202:	b140      	cbz	r0, 800c216 <rcl_init_options_copy+0xca>
 800c204:	4604      	mov	r4, r0
 800c206:	e7b4      	b.n	800c172 <rcl_init_options_copy+0x26>
 800c208:	240b      	movs	r4, #11
 800c20a:	4620      	mov	r0, r4
 800c20c:	b014      	add	sp, #80	@ 0x50
 800c20e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c212:	240a      	movs	r4, #10
 800c214:	e7ad      	b.n	800c172 <rcl_init_options_copy+0x26>
 800c216:	4620      	mov	r0, r4
 800c218:	b014      	add	sp, #80	@ 0x50
 800c21a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c21e:	f007 bb19 	b.w	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 800c222:	bf00      	nop

0800c224 <rcl_init_options_set_domain_id>:
 800c224:	b120      	cbz	r0, 800c230 <rcl_init_options_set_domain_id+0xc>
 800c226:	6803      	ldr	r3, [r0, #0]
 800c228:	b113      	cbz	r3, 800c230 <rcl_init_options_set_domain_id+0xc>
 800c22a:	6259      	str	r1, [r3, #36]	@ 0x24
 800c22c:	2000      	movs	r0, #0
 800c22e:	4770      	bx	lr
 800c230:	200b      	movs	r0, #11
 800c232:	4770      	bx	lr

0800c234 <rcl_get_zero_initialized_publisher>:
 800c234:	4b01      	ldr	r3, [pc, #4]	@ (800c23c <rcl_get_zero_initialized_publisher+0x8>)
 800c236:	6818      	ldr	r0, [r3, #0]
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	0801a774 	.word	0x0801a774

0800c240 <rcl_publisher_init>:
 800c240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c244:	b088      	sub	sp, #32
 800c246:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800c248:	2d00      	cmp	r5, #0
 800c24a:	d069      	beq.n	800c320 <rcl_publisher_init+0xe0>
 800c24c:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800c250:	4604      	mov	r4, r0
 800c252:	4648      	mov	r0, r9
 800c254:	460e      	mov	r6, r1
 800c256:	4690      	mov	r8, r2
 800c258:	461f      	mov	r7, r3
 800c25a:	f001 f82b 	bl	800d2b4 <rcutils_allocator_is_valid>
 800c25e:	2800      	cmp	r0, #0
 800c260:	d05e      	beq.n	800c320 <rcl_publisher_init+0xe0>
 800c262:	2c00      	cmp	r4, #0
 800c264:	d05c      	beq.n	800c320 <rcl_publisher_init+0xe0>
 800c266:	f8d4 a000 	ldr.w	sl, [r4]
 800c26a:	f1ba 0f00 	cmp.w	sl, #0
 800c26e:	d004      	beq.n	800c27a <rcl_publisher_init+0x3a>
 800c270:	2764      	movs	r7, #100	@ 0x64
 800c272:	4638      	mov	r0, r7
 800c274:	b008      	add	sp, #32
 800c276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c27a:	4630      	mov	r0, r6
 800c27c:	f007 fdce 	bl	8013e1c <rcl_node_is_valid>
 800c280:	2800      	cmp	r0, #0
 800c282:	d052      	beq.n	800c32a <rcl_publisher_init+0xea>
 800c284:	f1b8 0f00 	cmp.w	r8, #0
 800c288:	d04a      	beq.n	800c320 <rcl_publisher_init+0xe0>
 800c28a:	2f00      	cmp	r7, #0
 800c28c:	d048      	beq.n	800c320 <rcl_publisher_init+0xe0>
 800c28e:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800c292:	aa07      	add	r2, sp, #28
 800c294:	9205      	str	r2, [sp, #20]
 800c296:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800c29a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c29e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c2a2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c2a6:	4639      	mov	r1, r7
 800c2a8:	e899 000c 	ldmia.w	r9, {r2, r3}
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	f007 fe09 	bl	8013ec4 <rcl_node_resolve_name>
 800c2b2:	4607      	mov	r7, r0
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	d14f      	bne.n	800c358 <rcl_publisher_init+0x118>
 800c2b8:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800c2ba:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c2bc:	20c8      	movs	r0, #200	@ 0xc8
 800c2be:	4798      	blx	r3
 800c2c0:	6020      	str	r0, [r4, #0]
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	d04e      	beq.n	800c364 <rcl_publisher_init+0x124>
 800c2c6:	4630      	mov	r0, r6
 800c2c8:	f007 fdca 	bl	8013e60 <rcl_node_get_rmw_handle>
 800c2cc:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800c2d0:	9300      	str	r3, [sp, #0]
 800c2d2:	9a07      	ldr	r2, [sp, #28]
 800c2d4:	6827      	ldr	r7, [r4, #0]
 800c2d6:	462b      	mov	r3, r5
 800c2d8:	4641      	mov	r1, r8
 800c2da:	f001 fcad 	bl	800dc38 <rmw_create_publisher>
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800c2e4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800c2e8:	b370      	cbz	r0, 800c348 <rcl_publisher_init+0x108>
 800c2ea:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800c2ee:	f001 fd81 	bl	800ddf4 <rmw_publisher_get_actual_qos>
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	4607      	mov	r7, r0
 800c2f6:	b9d0      	cbnz	r0, 800c32e <rcl_publisher_init+0xee>
 800c2f8:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800c2fc:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800c300:	4629      	mov	r1, r5
 800c302:	2270      	movs	r2, #112	@ 0x70
 800c304:	4618      	mov	r0, r3
 800c306:	f00d fb64 	bl	80199d2 <memcpy>
 800c30a:	6832      	ldr	r2, [r6, #0]
 800c30c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800c310:	9807      	ldr	r0, [sp, #28]
 800c312:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800c314:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c316:	4798      	blx	r3
 800c318:	4638      	mov	r0, r7
 800c31a:	b008      	add	sp, #32
 800c31c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c320:	270b      	movs	r7, #11
 800c322:	4638      	mov	r0, r7
 800c324:	b008      	add	sp, #32
 800c326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c32a:	27c8      	movs	r7, #200	@ 0xc8
 800c32c:	e7a1      	b.n	800c272 <rcl_publisher_init+0x32>
 800c32e:	b18b      	cbz	r3, 800c354 <rcl_publisher_init+0x114>
 800c330:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800c334:	b142      	cbz	r2, 800c348 <rcl_publisher_init+0x108>
 800c336:	4630      	mov	r0, r6
 800c338:	f007 fd92 	bl	8013e60 <rcl_node_get_rmw_handle>
 800c33c:	6823      	ldr	r3, [r4, #0]
 800c33e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800c342:	f001 fd67 	bl	800de14 <rmw_destroy_publisher>
 800c346:	6823      	ldr	r3, [r4, #0]
 800c348:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800c34a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c34c:	4618      	mov	r0, r3
 800c34e:	4790      	blx	r2
 800c350:	2300      	movs	r3, #0
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	2701      	movs	r7, #1
 800c356:	e7db      	b.n	800c310 <rcl_publisher_init+0xd0>
 800c358:	2867      	cmp	r0, #103	@ 0x67
 800c35a:	d0d9      	beq.n	800c310 <rcl_publisher_init+0xd0>
 800c35c:	2869      	cmp	r0, #105	@ 0x69
 800c35e:	d003      	beq.n	800c368 <rcl_publisher_init+0x128>
 800c360:	280a      	cmp	r0, #10
 800c362:	d1f7      	bne.n	800c354 <rcl_publisher_init+0x114>
 800c364:	270a      	movs	r7, #10
 800c366:	e7d3      	b.n	800c310 <rcl_publisher_init+0xd0>
 800c368:	2767      	movs	r7, #103	@ 0x67
 800c36a:	e7d1      	b.n	800c310 <rcl_publisher_init+0xd0>

0800c36c <rcl_publisher_get_default_options>:
 800c36c:	b570      	push	{r4, r5, r6, lr}
 800c36e:	4d14      	ldr	r5, [pc, #80]	@ (800c3c0 <rcl_publisher_get_default_options+0x54>)
 800c370:	4914      	ldr	r1, [pc, #80]	@ (800c3c4 <rcl_publisher_get_default_options+0x58>)
 800c372:	b088      	sub	sp, #32
 800c374:	4604      	mov	r4, r0
 800c376:	2250      	movs	r2, #80	@ 0x50
 800c378:	4628      	mov	r0, r5
 800c37a:	f00d fb2a 	bl	80199d2 <memcpy>
 800c37e:	a802      	add	r0, sp, #8
 800c380:	f000 ff8a 	bl	800d298 <rcutils_get_default_allocator>
 800c384:	f10d 0c08 	add.w	ip, sp, #8
 800c388:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c38c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800c390:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c394:	466e      	mov	r6, sp
 800c396:	f8dc 3000 	ldr.w	r3, [ip]
 800c39a:	f8ce 3000 	str.w	r3, [lr]
 800c39e:	4630      	mov	r0, r6
 800c3a0:	f001 f82a 	bl	800d3f8 <rmw_get_default_publisher_options>
 800c3a4:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c3a8:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800c3ac:	e883 0003 	stmia.w	r3, {r0, r1}
 800c3b0:	2270      	movs	r2, #112	@ 0x70
 800c3b2:	4629      	mov	r1, r5
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f00d fb0c 	bl	80199d2 <memcpy>
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	b008      	add	sp, #32
 800c3be:	bd70      	pop	{r4, r5, r6, pc}
 800c3c0:	200064e8 	.word	0x200064e8
 800c3c4:	0801a778 	.word	0x0801a778

0800c3c8 <rcl_publish>:
 800c3c8:	b1f8      	cbz	r0, 800c40a <rcl_publish+0x42>
 800c3ca:	6803      	ldr	r3, [r0, #0]
 800c3cc:	b570      	push	{r4, r5, r6, lr}
 800c3ce:	4604      	mov	r4, r0
 800c3d0:	b1b3      	cbz	r3, 800c400 <rcl_publish+0x38>
 800c3d2:	4616      	mov	r6, r2
 800c3d4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800c3d8:	b192      	cbz	r2, 800c400 <rcl_publish+0x38>
 800c3da:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800c3de:	460d      	mov	r5, r1
 800c3e0:	f007 fa56 	bl	8013890 <rcl_context_is_valid>
 800c3e4:	b160      	cbz	r0, 800c400 <rcl_publish+0x38>
 800c3e6:	6823      	ldr	r3, [r4, #0]
 800c3e8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800c3ec:	b140      	cbz	r0, 800c400 <rcl_publish+0x38>
 800c3ee:	b155      	cbz	r5, 800c406 <rcl_publish+0x3e>
 800c3f0:	4632      	mov	r2, r6
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	f001 fbc0 	bl	800db78 <rmw_publish>
 800c3f8:	3800      	subs	r0, #0
 800c3fa:	bf18      	it	ne
 800c3fc:	2001      	movne	r0, #1
 800c3fe:	bd70      	pop	{r4, r5, r6, pc}
 800c400:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800c404:	bd70      	pop	{r4, r5, r6, pc}
 800c406:	200b      	movs	r0, #11
 800c408:	bd70      	pop	{r4, r5, r6, pc}
 800c40a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800c40e:	4770      	bx	lr

0800c410 <rcl_publisher_is_valid>:
 800c410:	b1a0      	cbz	r0, 800c43c <rcl_publisher_is_valid+0x2c>
 800c412:	6803      	ldr	r3, [r0, #0]
 800c414:	b510      	push	{r4, lr}
 800c416:	4604      	mov	r4, r0
 800c418:	b173      	cbz	r3, 800c438 <rcl_publisher_is_valid+0x28>
 800c41a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800c41e:	b15a      	cbz	r2, 800c438 <rcl_publisher_is_valid+0x28>
 800c420:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800c424:	f007 fa34 	bl	8013890 <rcl_context_is_valid>
 800c428:	b130      	cbz	r0, 800c438 <rcl_publisher_is_valid+0x28>
 800c42a:	6823      	ldr	r3, [r4, #0]
 800c42c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800c430:	3800      	subs	r0, #0
 800c432:	bf18      	it	ne
 800c434:	2001      	movne	r0, #1
 800c436:	bd10      	pop	{r4, pc}
 800c438:	2000      	movs	r0, #0
 800c43a:	bd10      	pop	{r4, pc}
 800c43c:	2000      	movs	r0, #0
 800c43e:	4770      	bx	lr

0800c440 <rcl_publisher_is_valid_except_context>:
 800c440:	b130      	cbz	r0, 800c450 <rcl_publisher_is_valid_except_context+0x10>
 800c442:	6800      	ldr	r0, [r0, #0]
 800c444:	b120      	cbz	r0, 800c450 <rcl_publisher_is_valid_except_context+0x10>
 800c446:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800c44a:	3800      	subs	r0, #0
 800c44c:	bf18      	it	ne
 800c44e:	2001      	movne	r0, #1
 800c450:	4770      	bx	lr
 800c452:	bf00      	nop

0800c454 <_rclc_check_for_new_data>:
 800c454:	2800      	cmp	r0, #0
 800c456:	d046      	beq.n	800c4e6 <_rclc_check_for_new_data+0x92>
 800c458:	b510      	push	{r4, lr}
 800c45a:	7802      	ldrb	r2, [r0, #0]
 800c45c:	b084      	sub	sp, #16
 800c45e:	4603      	mov	r3, r0
 800c460:	2a0a      	cmp	r2, #10
 800c462:	d842      	bhi.n	800c4ea <_rclc_check_for_new_data+0x96>
 800c464:	e8df f002 	tbb	[pc, r2]
 800c468:	14181212 	.word	0x14181212
 800c46c:	06060614 	.word	0x06060614
 800c470:	2e1a      	.short	0x2e1a
 800c472:	16          	.byte	0x16
 800c473:	00          	.byte	0x00
 800c474:	6a0a      	ldr	r2, [r1, #32]
 800c476:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c478:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c47c:	2000      	movs	r0, #0
 800c47e:	1a12      	subs	r2, r2, r0
 800c480:	bf18      	it	ne
 800c482:	2201      	movne	r2, #1
 800c484:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800c488:	b004      	add	sp, #16
 800c48a:	bd10      	pop	{r4, pc}
 800c48c:	680a      	ldr	r2, [r1, #0]
 800c48e:	e7f2      	b.n	800c476 <_rclc_check_for_new_data+0x22>
 800c490:	698a      	ldr	r2, [r1, #24]
 800c492:	e7f0      	b.n	800c476 <_rclc_check_for_new_data+0x22>
 800c494:	688a      	ldr	r2, [r1, #8]
 800c496:	e7ee      	b.n	800c476 <_rclc_check_for_new_data+0x22>
 800c498:	690a      	ldr	r2, [r1, #16]
 800c49a:	e7ec      	b.n	800c476 <_rclc_check_for_new_data+0x22>
 800c49c:	685c      	ldr	r4, [r3, #4]
 800c49e:	4608      	mov	r0, r1
 800c4a0:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800c4a4:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800c4a8:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800c4ac:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c4b0:	9300      	str	r3, [sp, #0]
 800c4b2:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800c4b6:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800c4ba:	f104 0110 	add.w	r1, r4, #16
 800c4be:	f009 f997 	bl	80157f0 <rcl_action_client_wait_set_get_entities_ready>
 800c4c2:	e7e1      	b.n	800c488 <_rclc_check_for_new_data+0x34>
 800c4c4:	685c      	ldr	r4, [r3, #4]
 800c4c6:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800c4ca:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800c4ce:	e9cd 3200 	strd	r3, r2, [sp]
 800c4d2:	4608      	mov	r0, r1
 800c4d4:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800c4d8:	f104 0220 	add.w	r2, r4, #32
 800c4dc:	f104 0110 	add.w	r1, r4, #16
 800c4e0:	f009 fb9e 	bl	8015c20 <rcl_action_server_wait_set_get_entities_ready>
 800c4e4:	e7d0      	b.n	800c488 <_rclc_check_for_new_data+0x34>
 800c4e6:	200b      	movs	r0, #11
 800c4e8:	4770      	bx	lr
 800c4ea:	2001      	movs	r0, #1
 800c4ec:	e7cc      	b.n	800c488 <_rclc_check_for_new_data+0x34>
 800c4ee:	bf00      	nop

0800c4f0 <_rclc_take_new_data>:
 800c4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4f2:	b09b      	sub	sp, #108	@ 0x6c
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	f000 8088 	beq.w	800c60a <_rclc_take_new_data+0x11a>
 800c4fa:	7803      	ldrb	r3, [r0, #0]
 800c4fc:	4604      	mov	r4, r0
 800c4fe:	2b0a      	cmp	r3, #10
 800c500:	f200 8167 	bhi.w	800c7d2 <_rclc_take_new_data+0x2e2>
 800c504:	e8df f003 	tbb	[pc, r3]
 800c508:	44152d2d 	.word	0x44152d2d
 800c50c:	19191944 	.word	0x19191944
 800c510:	065a      	.short	0x065a
 800c512:	15          	.byte	0x15
 800c513:	00          	.byte	0x00
 800c514:	6840      	ldr	r0, [r0, #4]
 800c516:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f040 80b2 	bne.w	800c684 <_rclc_take_new_data+0x194>
 800c520:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800c524:	2b00      	cmp	r3, #0
 800c526:	f040 80e4 	bne.w	800c6f2 <_rclc_take_new_data+0x202>
 800c52a:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d16f      	bne.n	800c612 <_rclc_take_new_data+0x122>
 800c532:	2500      	movs	r5, #0
 800c534:	4628      	mov	r0, r5
 800c536:	b01b      	add	sp, #108	@ 0x6c
 800c538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c53a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c53c:	6a0b      	ldr	r3, [r1, #32]
 800c53e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d0f5      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c546:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c54a:	f104 0110 	add.w	r1, r4, #16
 800c54e:	f007 fd67 	bl	8014020 <rcl_take_request>
 800c552:	4605      	mov	r5, r0
 800c554:	2800      	cmp	r0, #0
 800c556:	d0ec      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c558:	f240 2359 	movw	r3, #601	@ 0x259
 800c55c:	4298      	cmp	r0, r3
 800c55e:	d013      	beq.n	800c588 <_rclc_take_new_data+0x98>
 800c560:	e029      	b.n	800c5b6 <_rclc_take_new_data+0xc6>
 800c562:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c564:	680b      	ldr	r3, [r1, #0]
 800c566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d0e1      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c56e:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800c572:	2300      	movs	r3, #0
 800c574:	aa0a      	add	r2, sp, #40	@ 0x28
 800c576:	f007 fdb5 	bl	80140e4 <rcl_take>
 800c57a:	4605      	mov	r5, r0
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d0d9      	beq.n	800c534 <_rclc_take_new_data+0x44>
 800c580:	f240 1391 	movw	r3, #401	@ 0x191
 800c584:	4298      	cmp	r0, r3
 800c586:	d116      	bne.n	800c5b6 <_rclc_take_new_data+0xc6>
 800c588:	2300      	movs	r3, #0
 800c58a:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800c58e:	e7d1      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c590:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c592:	698b      	ldr	r3, [r1, #24]
 800c594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d0ca      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c59c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c5a0:	f104 0110 	add.w	r1, r4, #16
 800c5a4:	f007 f904 	bl	80137b0 <rcl_take_response>
 800c5a8:	4605      	mov	r5, r0
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	d0c1      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c5ae:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800c5b2:	4298      	cmp	r0, r3
 800c5b4:	d0be      	beq.n	800c534 <_rclc_take_new_data+0x44>
 800c5b6:	f000 fea3 	bl	800d300 <rcutils_reset_error>
 800c5ba:	e7bb      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c5bc:	6840      	ldr	r0, [r0, #4]
 800c5be:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d17d      	bne.n	800c6c2 <_rclc_take_new_data+0x1d2>
 800c5c6:	69c3      	ldr	r3, [r0, #28]
 800c5c8:	b11b      	cbz	r3, 800c5d2 <_rclc_take_new_data+0xe2>
 800c5ca:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d144      	bne.n	800c65c <_rclc_take_new_data+0x16c>
 800c5d2:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	f040 80ac 	bne.w	800c734 <_rclc_take_new_data+0x244>
 800c5dc:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d0a6      	beq.n	800c532 <_rclc_take_new_data+0x42>
 800c5e4:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800c5e6:	a90a      	add	r1, sp, #40	@ 0x28
 800c5e8:	3010      	adds	r0, #16
 800c5ea:	f008 ffd9 	bl	80155a0 <rcl_action_take_result_response>
 800c5ee:	4605      	mov	r5, r0
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	d1e0      	bne.n	800c5b6 <_rclc_take_new_data+0xc6>
 800c5f4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5f8:	6860      	ldr	r0, [r4, #4]
 800c5fa:	f009 fc35 	bl	8015e68 <rclc_action_find_handle_by_result_request_sequence_number>
 800c5fe:	2800      	cmp	r0, #0
 800c600:	d098      	beq.n	800c534 <_rclc_take_new_data+0x44>
 800c602:	2301      	movs	r3, #1
 800c604:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800c608:	e794      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c60a:	250b      	movs	r5, #11
 800c60c:	4628      	mov	r0, r5
 800c60e:	b01b      	add	sp, #108	@ 0x6c
 800c610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c612:	ae04      	add	r6, sp, #16
 800c614:	aa0a      	add	r2, sp, #40	@ 0x28
 800c616:	3010      	adds	r0, #16
 800c618:	4631      	mov	r1, r6
 800c61a:	f009 fa35 	bl	8015a88 <rcl_action_take_cancel_request>
 800c61e:	4605      	mov	r5, r0
 800c620:	2800      	cmp	r0, #0
 800c622:	d1c8      	bne.n	800c5b6 <_rclc_take_new_data+0xc6>
 800c624:	6860      	ldr	r0, [r4, #4]
 800c626:	a90a      	add	r1, sp, #40	@ 0x28
 800c628:	f009 fbdc 	bl	8015de4 <rclc_action_find_goal_handle_by_uuid>
 800c62c:	4607      	mov	r7, r0
 800c62e:	2800      	cmp	r0, #0
 800c630:	f000 80bb 	beq.w	800c7aa <_rclc_take_new_data+0x2ba>
 800c634:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800c638:	2101      	movs	r1, #1
 800c63a:	f009 fb5d 	bl	8015cf8 <rcl_action_transition_goal_state>
 800c63e:	2803      	cmp	r0, #3
 800c640:	4684      	mov	ip, r0
 800c642:	f040 80a7 	bne.w	800c794 <_rclc_take_new_data+0x2a4>
 800c646:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c648:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c64c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c64e:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c652:	e884 0003 	stmia.w	r4, {r0, r1}
 800c656:	f887 c008 	strb.w	ip, [r7, #8]
 800c65a:	e76b      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c65c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c65e:	3010      	adds	r0, #16
 800c660:	f009 f81e 	bl	80156a0 <rcl_action_take_feedback>
 800c664:	4605      	mov	r5, r0
 800c666:	2800      	cmp	r0, #0
 800c668:	d1a5      	bne.n	800c5b6 <_rclc_take_new_data+0xc6>
 800c66a:	6860      	ldr	r0, [r4, #4]
 800c66c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c66e:	f009 fbb9 	bl	8015de4 <rclc_action_find_goal_handle_by_uuid>
 800c672:	4603      	mov	r3, r0
 800c674:	2800      	cmp	r0, #0
 800c676:	f000 80a3 	beq.w	800c7c0 <_rclc_take_new_data+0x2d0>
 800c67a:	2201      	movs	r2, #1
 800c67c:	6860      	ldr	r0, [r4, #4]
 800c67e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800c682:	e7a6      	b.n	800c5d2 <_rclc_take_new_data+0xe2>
 800c684:	f009 fb88 	bl	8015d98 <rclc_action_take_goal_handle>
 800c688:	4606      	mov	r6, r0
 800c68a:	6860      	ldr	r0, [r4, #4]
 800c68c:	2e00      	cmp	r6, #0
 800c68e:	f43f af47 	beq.w	800c520 <_rclc_take_new_data+0x30>
 800c692:	6070      	str	r0, [r6, #4]
 800c694:	69f2      	ldr	r2, [r6, #28]
 800c696:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800c69a:	3010      	adds	r0, #16
 800c69c:	f009 f93c 	bl	8015918 <rcl_action_take_goal_request>
 800c6a0:	4605      	mov	r5, r0
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	f040 808e 	bne.w	800c7c4 <_rclc_take_new_data+0x2d4>
 800c6a8:	69f7      	ldr	r7, [r6, #28]
 800c6aa:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c6ac:	7235      	strb	r5, [r6, #8]
 800c6ae:	f8c6 0009 	str.w	r0, [r6, #9]
 800c6b2:	f8c6 100d 	str.w	r1, [r6, #13]
 800c6b6:	6860      	ldr	r0, [r4, #4]
 800c6b8:	f8c6 2011 	str.w	r2, [r6, #17]
 800c6bc:	f8c6 3015 	str.w	r3, [r6, #21]
 800c6c0:	e72e      	b.n	800c520 <_rclc_take_new_data+0x30>
 800c6c2:	aa04      	add	r2, sp, #16
 800c6c4:	a90a      	add	r1, sp, #40	@ 0x28
 800c6c6:	3010      	adds	r0, #16
 800c6c8:	f008 fef2 	bl	80154b0 <rcl_action_take_goal_response>
 800c6cc:	4605      	mov	r5, r0
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	f47f af71 	bne.w	800c5b6 <_rclc_take_new_data+0xc6>
 800c6d4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6d8:	6860      	ldr	r0, [r4, #4]
 800c6da:	f009 fbb3 	bl	8015e44 <rclc_action_find_handle_by_goal_request_sequence_number>
 800c6de:	b130      	cbz	r0, 800c6ee <_rclc_take_new_data+0x1fe>
 800c6e0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800c6e4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	f880 2020 	strb.w	r2, [r0, #32]
 800c6ee:	6860      	ldr	r0, [r4, #4]
 800c6f0:	e769      	b.n	800c5c6 <_rclc_take_new_data+0xd6>
 800c6f2:	aa04      	add	r2, sp, #16
 800c6f4:	3010      	adds	r0, #16
 800c6f6:	a90a      	add	r1, sp, #40	@ 0x28
 800c6f8:	f009 f986 	bl	8015a08 <rcl_action_take_result_request>
 800c6fc:	4605      	mov	r5, r0
 800c6fe:	2800      	cmp	r0, #0
 800c700:	f47f af59 	bne.w	800c5b6 <_rclc_take_new_data+0xc6>
 800c704:	6860      	ldr	r0, [r4, #4]
 800c706:	a904      	add	r1, sp, #16
 800c708:	f009 fb6c 	bl	8015de4 <rclc_action_find_goal_handle_by_uuid>
 800c70c:	4607      	mov	r7, r0
 800c70e:	b160      	cbz	r0, 800c72a <_rclc_take_new_data+0x23a>
 800c710:	ad0a      	add	r5, sp, #40	@ 0x28
 800c712:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800c716:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c718:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c71a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c71e:	f04f 0c02 	mov.w	ip, #2
 800c722:	e886 0003 	stmia.w	r6, {r0, r1}
 800c726:	f887 c008 	strb.w	ip, [r7, #8]
 800c72a:	6860      	ldr	r0, [r4, #4]
 800c72c:	2300      	movs	r3, #0
 800c72e:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800c732:	e6fa      	b.n	800c52a <_rclc_take_new_data+0x3a>
 800c734:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800c738:	a90a      	add	r1, sp, #40	@ 0x28
 800c73a:	3010      	adds	r0, #16
 800c73c:	f008 ff70 	bl	8015620 <rcl_action_take_cancel_response>
 800c740:	4605      	mov	r5, r0
 800c742:	2800      	cmp	r0, #0
 800c744:	f47f af37 	bne.w	800c5b6 <_rclc_take_new_data+0xc6>
 800c748:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c74c:	6860      	ldr	r0, [r4, #4]
 800c74e:	f009 fb9d 	bl	8015e8c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800c752:	4606      	mov	r6, r0
 800c754:	6860      	ldr	r0, [r4, #4]
 800c756:	2e00      	cmp	r6, #0
 800c758:	f43f af40 	beq.w	800c5dc <_rclc_take_new_data+0xec>
 800c75c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c75e:	2701      	movs	r7, #1
 800c760:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800c762:	2b00      	cmp	r3, #0
 800c764:	f43f af3a 	beq.w	800c5dc <_rclc_take_new_data+0xec>
 800c768:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c76a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800c76e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c772:	f009 fb37 	bl	8015de4 <rclc_action_find_goal_handle_by_uuid>
 800c776:	b138      	cbz	r0, 800c788 <_rclc_take_new_data+0x298>
 800c778:	6860      	ldr	r0, [r4, #4]
 800c77a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c77c:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800c780:	3501      	adds	r5, #1
 800c782:	42ab      	cmp	r3, r5
 800c784:	d8f0      	bhi.n	800c768 <_rclc_take_new_data+0x278>
 800c786:	e729      	b.n	800c5dc <_rclc_take_new_data+0xec>
 800c788:	6860      	ldr	r0, [r4, #4]
 800c78a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c78c:	3501      	adds	r5, #1
 800c78e:	42ab      	cmp	r3, r5
 800c790:	d8ea      	bhi.n	800c768 <_rclc_take_new_data+0x278>
 800c792:	e723      	b.n	800c5dc <_rclc_take_new_data+0xec>
 800c794:	ab06      	add	r3, sp, #24
 800c796:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c798:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c79c:	2103      	movs	r1, #3
 800c79e:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c7a2:	6860      	ldr	r0, [r4, #4]
 800c7a4:	f009 fbe8 	bl	8015f78 <rclc_action_server_goal_cancel_reject>
 800c7a8:	e6c4      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c7aa:	ab06      	add	r3, sp, #24
 800c7ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c7ae:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c7b2:	2102      	movs	r1, #2
 800c7b4:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c7b8:	6860      	ldr	r0, [r4, #4]
 800c7ba:	f009 fbdd 	bl	8015f78 <rclc_action_server_goal_cancel_reject>
 800c7be:	e6b9      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c7c0:	6860      	ldr	r0, [r4, #4]
 800c7c2:	e706      	b.n	800c5d2 <_rclc_take_new_data+0xe2>
 800c7c4:	6860      	ldr	r0, [r4, #4]
 800c7c6:	4631      	mov	r1, r6
 800c7c8:	f009 faf6 	bl	8015db8 <rclc_action_remove_used_goal_handle>
 800c7cc:	f000 fd98 	bl	800d300 <rcutils_reset_error>
 800c7d0:	e6b0      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c7d2:	2501      	movs	r5, #1
 800c7d4:	e6ae      	b.n	800c534 <_rclc_take_new_data+0x44>
 800c7d6:	bf00      	nop

0800c7d8 <_rclc_execute.part.0>:
 800c7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7da:	7803      	ldrb	r3, [r0, #0]
 800c7dc:	b087      	sub	sp, #28
 800c7de:	4604      	mov	r4, r0
 800c7e0:	2b0a      	cmp	r3, #10
 800c7e2:	f200 8136 	bhi.w	800ca52 <_rclc_execute.part.0+0x27a>
 800c7e6:	e8df f003 	tbb	[pc, r3]
 800c7ea:	435e      	.short	0x435e
 800c7ec:	06a1664f 	.word	0x06a1664f
 800c7f0:	6c1e0606 	.word	0x6c1e0606
 800c7f4:	59          	.byte	0x59
 800c7f5:	00          	.byte	0x00
 800c7f6:	2b06      	cmp	r3, #6
 800c7f8:	f000 8122 	beq.w	800ca40 <_rclc_execute.part.0+0x268>
 800c7fc:	2b07      	cmp	r3, #7
 800c7fe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c800:	f040 8118 	bne.w	800ca34 <_rclc_execute.part.0+0x25c>
 800c804:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800c808:	6880      	ldr	r0, [r0, #8]
 800c80a:	4798      	blx	r3
 800c80c:	f104 0110 	add.w	r1, r4, #16
 800c810:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c812:	6860      	ldr	r0, [r4, #4]
 800c814:	f007 fc44 	bl	80140a0 <rcl_send_response>
 800c818:	2800      	cmp	r0, #0
 800c81a:	d033      	beq.n	800c884 <_rclc_execute.part.0+0xac>
 800c81c:	9005      	str	r0, [sp, #20]
 800c81e:	f000 fd6f 	bl	800d300 <rcutils_reset_error>
 800c822:	9805      	ldr	r0, [sp, #20]
 800c824:	e02e      	b.n	800c884 <_rclc_execute.part.0+0xac>
 800c826:	6840      	ldr	r0, [r0, #4]
 800c828:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	f000 8086 	beq.w	800c93e <_rclc_execute.part.0+0x166>
 800c832:	2600      	movs	r6, #0
 800c834:	2701      	movs	r7, #1
 800c836:	e004      	b.n	800c842 <_rclc_execute.part.0+0x6a>
 800c838:	f009 fa88 	bl	8015d4c <rclc_action_send_result_request>
 800c83c:	b998      	cbnz	r0, 800c866 <_rclc_execute.part.0+0x8e>
 800c83e:	722f      	strb	r7, [r5, #8]
 800c840:	6860      	ldr	r0, [r4, #4]
 800c842:	f009 fb35 	bl	8015eb0 <rclc_action_find_first_handle_with_goal_response>
 800c846:	4605      	mov	r5, r0
 800c848:	2800      	cmp	r0, #0
 800c84a:	d077      	beq.n	800c93c <_rclc_execute.part.0+0x164>
 800c84c:	6863      	ldr	r3, [r4, #4]
 800c84e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c850:	699b      	ldr	r3, [r3, #24]
 800c852:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800c856:	f885 6020 	strb.w	r6, [r5, #32]
 800c85a:	4798      	blx	r3
 800c85c:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800c860:	4628      	mov	r0, r5
 800c862:	2b00      	cmp	r3, #0
 800c864:	d1e8      	bne.n	800c838 <_rclc_execute.part.0+0x60>
 800c866:	6860      	ldr	r0, [r4, #4]
 800c868:	4629      	mov	r1, r5
 800c86a:	f009 faa5 	bl	8015db8 <rclc_action_remove_used_goal_handle>
 800c86e:	e7e7      	b.n	800c840 <_rclc_execute.part.0+0x68>
 800c870:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c874:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800c878:	2d00      	cmp	r5, #0
 800c87a:	f000 80c9 	beq.w	800ca10 <_rclc_execute.part.0+0x238>
 800c87e:	6880      	ldr	r0, [r0, #8]
 800c880:	4798      	blx	r3
 800c882:	2000      	movs	r0, #0
 800c884:	b007      	add	sp, #28
 800c886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c888:	6840      	ldr	r0, [r0, #4]
 800c88a:	f007 ff3b 	bl	8014704 <rcl_timer_call>
 800c88e:	f240 3321 	movw	r3, #801	@ 0x321
 800c892:	4298      	cmp	r0, r3
 800c894:	d004      	beq.n	800c8a0 <_rclc_execute.part.0+0xc8>
 800c896:	2800      	cmp	r0, #0
 800c898:	d0f4      	beq.n	800c884 <_rclc_execute.part.0+0xac>
 800c89a:	e7bf      	b.n	800c81c <_rclc_execute.part.0+0x44>
 800c89c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c89e:	4798      	blx	r3
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	b007      	add	sp, #28
 800c8a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8a6:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c8aa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c8ac:	b925      	cbnz	r5, 800c8b8 <_rclc_execute.part.0+0xe0>
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	4798      	blx	r3
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	e7e6      	b.n	800c884 <_rclc_execute.part.0+0xac>
 800c8b6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c8b8:	68a0      	ldr	r0, [r4, #8]
 800c8ba:	4798      	blx	r3
 800c8bc:	2000      	movs	r0, #0
 800c8be:	b007      	add	sp, #28
 800c8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8c2:	6840      	ldr	r0, [r0, #4]
 800c8c4:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800c8c8:	bb3b      	cbnz	r3, 800c91a <_rclc_execute.part.0+0x142>
 800c8ca:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d07b      	beq.n	800c9ca <_rclc_execute.part.0+0x1f2>
 800c8d2:	f640 0634 	movw	r6, #2100	@ 0x834
 800c8d6:	2701      	movs	r7, #1
 800c8d8:	e007      	b.n	800c8ea <_rclc_execute.part.0+0x112>
 800c8da:	4628      	mov	r0, r5
 800c8dc:	f009 fb00 	bl	8015ee0 <rclc_action_server_response_goal_request>
 800c8e0:	6860      	ldr	r0, [r4, #4]
 800c8e2:	4629      	mov	r1, r5
 800c8e4:	f009 fa68 	bl	8015db8 <rclc_action_remove_used_goal_handle>
 800c8e8:	6860      	ldr	r0, [r4, #4]
 800c8ea:	2100      	movs	r1, #0
 800c8ec:	f009 fa92 	bl	8015e14 <rclc_action_find_first_handle_by_status>
 800c8f0:	4605      	mov	r5, r0
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	d066      	beq.n	800c9c4 <_rclc_execute.part.0+0x1ec>
 800c8f6:	6863      	ldr	r3, [r4, #4]
 800c8f8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c8fa:	699b      	ldr	r3, [r3, #24]
 800c8fc:	4798      	blx	r3
 800c8fe:	42b0      	cmp	r0, r6
 800c900:	f04f 0100 	mov.w	r1, #0
 800c904:	d1e9      	bne.n	800c8da <_rclc_execute.part.0+0x102>
 800c906:	2101      	movs	r1, #1
 800c908:	4628      	mov	r0, r5
 800c90a:	f009 fae9 	bl	8015ee0 <rclc_action_server_response_goal_request>
 800c90e:	722f      	strb	r7, [r5, #8]
 800c910:	e7ea      	b.n	800c8e8 <_rclc_execute.part.0+0x110>
 800c912:	6848      	ldr	r0, [r1, #4]
 800c914:	f009 fa50 	bl	8015db8 <rclc_action_remove_used_goal_handle>
 800c918:	6860      	ldr	r0, [r4, #4]
 800c91a:	f009 fa87 	bl	8015e2c <rclc_action_find_first_terminated_handle>
 800c91e:	4601      	mov	r1, r0
 800c920:	2800      	cmp	r0, #0
 800c922:	d1f6      	bne.n	800c912 <_rclc_execute.part.0+0x13a>
 800c924:	6860      	ldr	r0, [r4, #4]
 800c926:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800c92a:	e7ce      	b.n	800c8ca <_rclc_execute.part.0+0xf2>
 800c92c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c92e:	6880      	ldr	r0, [r0, #8]
 800c930:	f104 0110 	add.w	r1, r4, #16
 800c934:	4798      	blx	r3
 800c936:	2000      	movs	r0, #0
 800c938:	b007      	add	sp, #28
 800c93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c93c:	6860      	ldr	r0, [r4, #4]
 800c93e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c942:	b18b      	cbz	r3, 800c968 <_rclc_execute.part.0+0x190>
 800c944:	68c5      	ldr	r5, [r0, #12]
 800c946:	b32d      	cbz	r5, 800c994 <_rclc_execute.part.0+0x1bc>
 800c948:	2600      	movs	r6, #0
 800c94a:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800c94e:	b143      	cbz	r3, 800c962 <_rclc_execute.part.0+0x18a>
 800c950:	69c3      	ldr	r3, [r0, #28]
 800c952:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800c956:	b123      	cbz	r3, 800c962 <_rclc_execute.part.0+0x18a>
 800c958:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c95a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c95c:	4628      	mov	r0, r5
 800c95e:	4798      	blx	r3
 800c960:	6860      	ldr	r0, [r4, #4]
 800c962:	682d      	ldr	r5, [r5, #0]
 800c964:	2d00      	cmp	r5, #0
 800c966:	d1f0      	bne.n	800c94a <_rclc_execute.part.0+0x172>
 800c968:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c96c:	b193      	cbz	r3, 800c994 <_rclc_execute.part.0+0x1bc>
 800c96e:	68c5      	ldr	r5, [r0, #12]
 800c970:	b185      	cbz	r5, 800c994 <_rclc_execute.part.0+0x1bc>
 800c972:	2600      	movs	r6, #0
 800c974:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800c978:	b14b      	cbz	r3, 800c98e <_rclc_execute.part.0+0x1b6>
 800c97a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c97c:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800c980:	b12b      	cbz	r3, 800c98e <_rclc_execute.part.0+0x1b6>
 800c982:	4628      	mov	r0, r5
 800c984:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800c988:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c98a:	4798      	blx	r3
 800c98c:	6860      	ldr	r0, [r4, #4]
 800c98e:	682d      	ldr	r5, [r5, #0]
 800c990:	2d00      	cmp	r5, #0
 800c992:	d1ef      	bne.n	800c974 <_rclc_execute.part.0+0x19c>
 800c994:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d081      	beq.n	800c8a0 <_rclc_execute.part.0+0xc8>
 800c99c:	2700      	movs	r7, #0
 800c99e:	e00b      	b.n	800c9b8 <_rclc_execute.part.0+0x1e0>
 800c9a0:	6863      	ldr	r3, [r4, #4]
 800c9a2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c9a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c9a6:	6a1e      	ldr	r6, [r3, #32]
 800c9a8:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800c9ac:	47b0      	blx	r6
 800c9ae:	6860      	ldr	r0, [r4, #4]
 800c9b0:	4629      	mov	r1, r5
 800c9b2:	f009 fa01 	bl	8015db8 <rclc_action_remove_used_goal_handle>
 800c9b6:	6860      	ldr	r0, [r4, #4]
 800c9b8:	f009 fa86 	bl	8015ec8 <rclc_action_find_first_handle_with_result_response>
 800c9bc:	4605      	mov	r5, r0
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	d1ee      	bne.n	800c9a0 <_rclc_execute.part.0+0x1c8>
 800c9c2:	e76d      	b.n	800c8a0 <_rclc_execute.part.0+0xc8>
 800c9c4:	6860      	ldr	r0, [r4, #4]
 800c9c6:	f880 5020 	strb.w	r5, [r0, #32]
 800c9ca:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f43f af66 	beq.w	800c8a0 <_rclc_execute.part.0+0xc8>
 800c9d4:	68c5      	ldr	r5, [r0, #12]
 800c9d6:	b1b5      	cbz	r5, 800ca06 <_rclc_execute.part.0+0x22e>
 800c9d8:	2602      	movs	r6, #2
 800c9da:	e001      	b.n	800c9e0 <_rclc_execute.part.0+0x208>
 800c9dc:	682d      	ldr	r5, [r5, #0]
 800c9de:	b195      	cbz	r5, 800ca06 <_rclc_execute.part.0+0x22e>
 800c9e0:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800c9e4:	2b03      	cmp	r3, #3
 800c9e6:	d1f9      	bne.n	800c9dc <_rclc_execute.part.0+0x204>
 800c9e8:	69c3      	ldr	r3, [r0, #28]
 800c9ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	4798      	blx	r3
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800c9fc:	b163      	cbz	r3, 800ca18 <_rclc_execute.part.0+0x240>
 800c9fe:	f009 fa8f 	bl	8015f20 <rclc_action_server_goal_cancel_accept>
 800ca02:	6860      	ldr	r0, [r4, #4]
 800ca04:	e7ea      	b.n	800c9dc <_rclc_execute.part.0+0x204>
 800ca06:	2300      	movs	r3, #0
 800ca08:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	e739      	b.n	800c884 <_rclc_execute.part.0+0xac>
 800ca10:	4628      	mov	r0, r5
 800ca12:	4798      	blx	r3
 800ca14:	4628      	mov	r0, r5
 800ca16:	e735      	b.n	800c884 <_rclc_execute.part.0+0xac>
 800ca18:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ca1a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ca1e:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ca22:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca26:	6860      	ldr	r0, [r4, #4]
 800ca28:	2101      	movs	r1, #1
 800ca2a:	f009 faa5 	bl	8015f78 <rclc_action_server_goal_cancel_reject>
 800ca2e:	722e      	strb	r6, [r5, #8]
 800ca30:	6860      	ldr	r0, [r4, #4]
 800ca32:	e7d3      	b.n	800c9dc <_rclc_execute.part.0+0x204>
 800ca34:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800ca36:	6880      	ldr	r0, [r0, #8]
 800ca38:	4798      	blx	r3
 800ca3a:	f104 0110 	add.w	r1, r4, #16
 800ca3e:	e6e7      	b.n	800c810 <_rclc_execute.part.0+0x38>
 800ca40:	f100 0110 	add.w	r1, r0, #16
 800ca44:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800ca46:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800ca48:	6880      	ldr	r0, [r0, #8]
 800ca4a:	9105      	str	r1, [sp, #20]
 800ca4c:	4798      	blx	r3
 800ca4e:	9905      	ldr	r1, [sp, #20]
 800ca50:	e6de      	b.n	800c810 <_rclc_execute.part.0+0x38>
 800ca52:	2001      	movs	r0, #1
 800ca54:	e716      	b.n	800c884 <_rclc_execute.part.0+0xac>
 800ca56:	bf00      	nop

0800ca58 <rclc_executor_trigger_any>:
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d03f      	beq.n	800cadc <rclc_executor_trigger_any+0x84>
 800ca5c:	2900      	cmp	r1, #0
 800ca5e:	d03e      	beq.n	800cade <rclc_executor_trigger_any+0x86>
 800ca60:	4603      	mov	r3, r0
 800ca62:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800ca66:	2200      	movs	r2, #0
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d037      	beq.n	800cadc <rclc_executor_trigger_any+0x84>
 800ca6c:	b430      	push	{r4, r5}
 800ca6e:	f893 c000 	ldrb.w	ip, [r3]
 800ca72:	f1bc 0f08 	cmp.w	ip, #8
 800ca76:	d11e      	bne.n	800cab6 <rclc_executor_trigger_any+0x5e>
 800ca78:	685c      	ldr	r4, [r3, #4]
 800ca7a:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800ca7c:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800ca80:	d105      	bne.n	800ca8e <rclc_executor_trigger_any+0x36>
 800ca82:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800ca86:	b910      	cbnz	r0, 800ca8e <rclc_executor_trigger_any+0x36>
 800ca88:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800ca8c:	b128      	cbz	r0, 800ca9a <rclc_executor_trigger_any+0x42>
 800ca8e:	bc30      	pop	{r4, r5}
 800ca90:	4770      	bx	lr
 800ca92:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800ca96:	2800      	cmp	r0, #0
 800ca98:	d1f9      	bne.n	800ca8e <rclc_executor_trigger_any+0x36>
 800ca9a:	3201      	adds	r2, #1
 800ca9c:	4291      	cmp	r1, r2
 800ca9e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800caa2:	d018      	beq.n	800cad6 <rclc_executor_trigger_any+0x7e>
 800caa4:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800caa8:	2800      	cmp	r0, #0
 800caaa:	d0f0      	beq.n	800ca8e <rclc_executor_trigger_any+0x36>
 800caac:	f893 c000 	ldrb.w	ip, [r3]
 800cab0:	f1bc 0f08 	cmp.w	ip, #8
 800cab4:	d0e0      	beq.n	800ca78 <rclc_executor_trigger_any+0x20>
 800cab6:	f1bc 0f09 	cmp.w	ip, #9
 800caba:	d1ea      	bne.n	800ca92 <rclc_executor_trigger_any+0x3a>
 800cabc:	685c      	ldr	r4, [r3, #4]
 800cabe:	6a25      	ldr	r5, [r4, #32]
 800cac0:	2d00      	cmp	r5, #0
 800cac2:	d1e4      	bne.n	800ca8e <rclc_executor_trigger_any+0x36>
 800cac4:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800cac8:	2800      	cmp	r0, #0
 800caca:	d1e0      	bne.n	800ca8e <rclc_executor_trigger_any+0x36>
 800cacc:	3201      	adds	r2, #1
 800cace:	4291      	cmp	r1, r2
 800cad0:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800cad4:	d1e6      	bne.n	800caa4 <rclc_executor_trigger_any+0x4c>
 800cad6:	2000      	movs	r0, #0
 800cad8:	bc30      	pop	{r4, r5}
 800cada:	4770      	bx	lr
 800cadc:	4770      	bx	lr
 800cade:	4608      	mov	r0, r1
 800cae0:	4770      	bx	lr
 800cae2:	bf00      	nop

0800cae4 <rclc_executor_get_zero_initialized_executor>:
 800cae4:	b510      	push	{r4, lr}
 800cae6:	4903      	ldr	r1, [pc, #12]	@ (800caf4 <rclc_executor_get_zero_initialized_executor+0x10>)
 800cae8:	4604      	mov	r4, r0
 800caea:	2288      	movs	r2, #136	@ 0x88
 800caec:	f00c ff71 	bl	80199d2 <memcpy>
 800caf0:	4620      	mov	r0, r4
 800caf2:	bd10      	pop	{r4, pc}
 800caf4:	0801a7c8 	.word	0x0801a7c8

0800caf8 <rclc_executor_init>:
 800caf8:	2800      	cmp	r0, #0
 800cafa:	d05f      	beq.n	800cbbc <rclc_executor_init+0xc4>
 800cafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb00:	460c      	mov	r4, r1
 800cb02:	b0b0      	sub	sp, #192	@ 0xc0
 800cb04:	2900      	cmp	r1, #0
 800cb06:	d051      	beq.n	800cbac <rclc_executor_init+0xb4>
 800cb08:	4605      	mov	r5, r0
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	4616      	mov	r6, r2
 800cb0e:	461f      	mov	r7, r3
 800cb10:	f000 fbd0 	bl	800d2b4 <rcutils_allocator_is_valid>
 800cb14:	2800      	cmp	r0, #0
 800cb16:	d049      	beq.n	800cbac <rclc_executor_init+0xb4>
 800cb18:	2e00      	cmp	r6, #0
 800cb1a:	d047      	beq.n	800cbac <rclc_executor_init+0xb4>
 800cb1c:	492c      	ldr	r1, [pc, #176]	@ (800cbd0 <rclc_executor_init+0xd8>)
 800cb1e:	2288      	movs	r2, #136	@ 0x88
 800cb20:	a80e      	add	r0, sp, #56	@ 0x38
 800cb22:	f00c ff56 	bl	80199d2 <memcpy>
 800cb26:	a90e      	add	r1, sp, #56	@ 0x38
 800cb28:	2288      	movs	r2, #136	@ 0x88
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	f00c ff51 	bl	80199d2 <memcpy>
 800cb30:	602c      	str	r4, [r5, #0]
 800cb32:	4668      	mov	r0, sp
 800cb34:	60ae      	str	r6, [r5, #8]
 800cb36:	466c      	mov	r4, sp
 800cb38:	f007 feec 	bl	8014914 <rcl_get_zero_initialized_wait_set>
 800cb3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800cb3e:	f105 0c14 	add.w	ip, r5, #20
 800cb42:	f8d7 8000 	ldr.w	r8, [r7]
 800cb46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cb4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800cb4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cb50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800cb52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cb56:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800cbc8 <rclc_executor_init+0xd0>
 800cb5a:	6823      	ldr	r3, [r4, #0]
 800cb5c:	f8cc 3000 	str.w	r3, [ip]
 800cb60:	6939      	ldr	r1, [r7, #16]
 800cb62:	612f      	str	r7, [r5, #16]
 800cb64:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800cb68:	01b0      	lsls	r0, r6, #6
 800cb6a:	47c0      	blx	r8
 800cb6c:	6068      	str	r0, [r5, #4]
 800cb6e:	b338      	cbz	r0, 800cbc0 <rclc_executor_init+0xc8>
 800cb70:	2400      	movs	r4, #0
 800cb72:	e000      	b.n	800cb76 <rclc_executor_init+0x7e>
 800cb74:	6868      	ldr	r0, [r5, #4]
 800cb76:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800cb7a:	4631      	mov	r1, r6
 800cb7c:	3401      	adds	r4, #1
 800cb7e:	f000 fa6b 	bl	800d058 <rclc_executor_handle_init>
 800cb82:	42a6      	cmp	r6, r4
 800cb84:	d1f6      	bne.n	800cb74 <rclc_executor_init+0x7c>
 800cb86:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800cb8a:	f000 fa59 	bl	800d040 <rclc_executor_handle_counters_zero_init>
 800cb8e:	4a11      	ldr	r2, [pc, #68]	@ (800cbd4 <rclc_executor_init+0xdc>)
 800cb90:	686b      	ldr	r3, [r5, #4]
 800cb92:	2000      	movs	r0, #0
 800cb94:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800cb98:	b163      	cbz	r3, 800cbb4 <rclc_executor_init+0xbc>
 800cb9a:	692b      	ldr	r3, [r5, #16]
 800cb9c:	b153      	cbz	r3, 800cbb4 <rclc_executor_init+0xbc>
 800cb9e:	68ab      	ldr	r3, [r5, #8]
 800cba0:	b143      	cbz	r3, 800cbb4 <rclc_executor_init+0xbc>
 800cba2:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800cba6:	b030      	add	sp, #192	@ 0xc0
 800cba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbac:	200b      	movs	r0, #11
 800cbae:	b030      	add	sp, #192	@ 0xc0
 800cbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	b030      	add	sp, #192	@ 0xc0
 800cbb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbbc:	200b      	movs	r0, #11
 800cbbe:	4770      	bx	lr
 800cbc0:	200a      	movs	r0, #10
 800cbc2:	e7f4      	b.n	800cbae <rclc_executor_init+0xb6>
 800cbc4:	f3af 8000 	nop.w
 800cbc8:	3b9aca00 	.word	0x3b9aca00
 800cbcc:	00000000 	.word	0x00000000
 800cbd0:	0801a7c8 	.word	0x0801a7c8
 800cbd4:	0800ca59 	.word	0x0800ca59

0800cbd8 <rclc_executor_add_timer>:
 800cbd8:	b300      	cbz	r0, 800cc1c <rclc_executor_add_timer+0x44>
 800cbda:	b1f9      	cbz	r1, 800cc1c <rclc_executor_add_timer+0x44>
 800cbdc:	b538      	push	{r3, r4, r5, lr}
 800cbde:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	4604      	mov	r4, r0
 800cbe6:	d301      	bcc.n	800cbec <rclc_executor_add_timer+0x14>
 800cbe8:	2001      	movs	r0, #1
 800cbea:	bd38      	pop	{r3, r4, r5, pc}
 800cbec:	6840      	ldr	r0, [r0, #4]
 800cbee:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800cbf2:	019d      	lsls	r5, r3, #6
 800cbf4:	6051      	str	r1, [r2, #4]
 800cbf6:	2102      	movs	r1, #2
 800cbf8:	5341      	strh	r1, [r0, r5]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	2000      	movs	r0, #0
 800cbfe:	2101      	movs	r1, #1
 800cc00:	f104 0514 	add.w	r5, r4, #20
 800cc04:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800cc06:	8711      	strh	r1, [r2, #56]	@ 0x38
 800cc08:	4628      	mov	r0, r5
 800cc0a:	60e3      	str	r3, [r4, #12]
 800cc0c:	f007 fe96 	bl	801493c <rcl_wait_set_is_valid>
 800cc10:	b930      	cbnz	r0, 800cc20 <rclc_executor_add_timer+0x48>
 800cc12:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800cc14:	3301      	adds	r3, #1
 800cc16:	2000      	movs	r0, #0
 800cc18:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800cc1a:	bd38      	pop	{r3, r4, r5, pc}
 800cc1c:	200b      	movs	r0, #11
 800cc1e:	4770      	bx	lr
 800cc20:	4628      	mov	r0, r5
 800cc22:	f007 fe91 	bl	8014948 <rcl_wait_set_fini>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d0f3      	beq.n	800cc12 <rclc_executor_add_timer+0x3a>
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}

0800cc2c <rclc_executor_prepare>:
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	d044      	beq.n	800ccba <rclc_executor_prepare+0x8e>
 800cc30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc32:	f100 0514 	add.w	r5, r0, #20
 800cc36:	b09b      	sub	sp, #108	@ 0x6c
 800cc38:	4604      	mov	r4, r0
 800cc3a:	4628      	mov	r0, r5
 800cc3c:	f007 fe7e 	bl	801493c <rcl_wait_set_is_valid>
 800cc40:	b110      	cbz	r0, 800cc48 <rclc_executor_prepare+0x1c>
 800cc42:	2000      	movs	r0, #0
 800cc44:	b01b      	add	sp, #108	@ 0x6c
 800cc46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc48:	4628      	mov	r0, r5
 800cc4a:	f007 fe7d 	bl	8014948 <rcl_wait_set_fini>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	d130      	bne.n	800ccb4 <rclc_executor_prepare+0x88>
 800cc52:	a80c      	add	r0, sp, #48	@ 0x30
 800cc54:	f007 fe5e 	bl	8014914 <rcl_get_zero_initialized_wait_set>
 800cc58:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800cc5c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cc60:	46ae      	mov	lr, r5
 800cc62:	6927      	ldr	r7, [r4, #16]
 800cc64:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cc68:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cc6c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cc70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cc74:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cc78:	f8dc 3000 	ldr.w	r3, [ip]
 800cc7c:	f8ce 3000 	str.w	r3, [lr]
 800cc80:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800cc82:	ae04      	add	r6, sp, #16
 800cc84:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	6822      	ldr	r2, [r4, #0]
 800cc8a:	6033      	str	r3, [r6, #0]
 800cc8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc8e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800cc90:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800cc94:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800cc98:	e9cd 2100 	strd	r2, r1, [sp]
 800cc9c:	4628      	mov	r0, r5
 800cc9e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800cca0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cca2:	f008 f94f 	bl	8014f44 <rcl_wait_set_init>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	d0cc      	beq.n	800cc44 <rclc_executor_prepare+0x18>
 800ccaa:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ccac:	f000 fb28 	bl	800d300 <rcutils_reset_error>
 800ccb0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ccb2:	e7c7      	b.n	800cc44 <rclc_executor_prepare+0x18>
 800ccb4:	f000 fb24 	bl	800d300 <rcutils_reset_error>
 800ccb8:	e7cb      	b.n	800cc52 <rclc_executor_prepare+0x26>
 800ccba:	200b      	movs	r0, #11
 800ccbc:	4770      	bx	lr
 800ccbe:	bf00      	nop

0800ccc0 <rclc_executor_spin_some.part.0>:
 800ccc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc4:	f100 0614 	add.w	r6, r0, #20
 800ccc8:	b083      	sub	sp, #12
 800ccca:	4691      	mov	r9, r2
 800cccc:	4698      	mov	r8, r3
 800ccce:	4605      	mov	r5, r0
 800ccd0:	f7ff ffac 	bl	800cc2c <rclc_executor_prepare>
 800ccd4:	4630      	mov	r0, r6
 800ccd6:	f007 ff03 	bl	8014ae0 <rcl_wait_set_clear>
 800ccda:	4607      	mov	r7, r0
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	f040 80ed 	bne.w	800cebc <rclc_executor_spin_some.part.0+0x1fc>
 800cce2:	68ab      	ldr	r3, [r5, #8]
 800cce4:	4604      	mov	r4, r0
 800cce6:	b303      	cbz	r3, 800cd2a <rclc_executor_spin_some.part.0+0x6a>
 800cce8:	6869      	ldr	r1, [r5, #4]
 800ccea:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800ccee:	01a2      	lsls	r2, r4, #6
 800ccf0:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800ccf4:	b1cb      	cbz	r3, 800cd2a <rclc_executor_spin_some.part.0+0x6a>
 800ccf6:	5c8b      	ldrb	r3, [r1, r2]
 800ccf8:	2b0a      	cmp	r3, #10
 800ccfa:	f200 80d8 	bhi.w	800ceae <rclc_executor_spin_some.part.0+0x1ee>
 800ccfe:	e8df f003 	tbb	[pc, r3]
 800cd02:	9c9c      	.short	0x9c9c
 800cd04:	068c8ca7 	.word	0x068c8ca7
 800cd08:	bdc90606 	.word	0xbdc90606
 800cd0c:	b2          	.byte	0xb2
 800cd0d:	00          	.byte	0x00
 800cd0e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cd12:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cd16:	4630      	mov	r0, r6
 800cd18:	f008 fa2a 	bl	8015170 <rcl_wait_set_add_service>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	f040 8086 	bne.w	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800cd22:	68ab      	ldr	r3, [r5, #8]
 800cd24:	3401      	adds	r4, #1
 800cd26:	429c      	cmp	r4, r3
 800cd28:	d3de      	bcc.n	800cce8 <rclc_executor_spin_some.part.0+0x28>
 800cd2a:	4643      	mov	r3, r8
 800cd2c:	464a      	mov	r2, r9
 800cd2e:	4630      	mov	r0, r6
 800cd30:	f008 fa4a 	bl	80151c8 <rcl_wait>
 800cd34:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	f000 80c7 	beq.w	800cecc <rclc_executor_spin_some.part.0+0x20c>
 800cd3e:	2b01      	cmp	r3, #1
 800cd40:	f040 80b5 	bne.w	800ceae <rclc_executor_spin_some.part.0+0x1ee>
 800cd44:	68ab      	ldr	r3, [r5, #8]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	f000 8159 	beq.w	800cffe <rclc_executor_spin_some.part.0+0x33e>
 800cd4c:	2400      	movs	r4, #0
 800cd4e:	46a0      	mov	r8, r4
 800cd50:	f240 1991 	movw	r9, #401	@ 0x191
 800cd54:	e00a      	b.n	800cd6c <rclc_executor_spin_some.part.0+0xac>
 800cd56:	f7ff fb7d 	bl	800c454 <_rclc_check_for_new_data>
 800cd5a:	4604      	mov	r4, r0
 800cd5c:	b110      	cbz	r0, 800cd64 <rclc_executor_spin_some.part.0+0xa4>
 800cd5e:	4548      	cmp	r0, r9
 800cd60:	f040 80b2 	bne.w	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cd64:	68ab      	ldr	r3, [r5, #8]
 800cd66:	4598      	cmp	r8, r3
 800cd68:	f080 8126 	bcs.w	800cfb8 <rclc_executor_spin_some.part.0+0x2f8>
 800cd6c:	686a      	ldr	r2, [r5, #4]
 800cd6e:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cd72:	4631      	mov	r1, r6
 800cd74:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cd78:	f108 0801 	add.w	r8, r8, #1
 800cd7c:	f1bc 0f00 	cmp.w	ip, #0
 800cd80:	d1e9      	bne.n	800cd56 <rclc_executor_spin_some.part.0+0x96>
 800cd82:	4619      	mov	r1, r3
 800cd84:	4610      	mov	r0, r2
 800cd86:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cd8a:	4798      	blx	r3
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f000 809b 	beq.w	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cd92:	68ab      	ldr	r3, [r5, #8]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	f000 8097 	beq.w	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cd9a:	f04f 0800 	mov.w	r8, #0
 800cd9e:	f240 1991 	movw	r9, #401	@ 0x191
 800cda2:	e009      	b.n	800cdb8 <rclc_executor_spin_some.part.0+0xf8>
 800cda4:	f7ff fba4 	bl	800c4f0 <_rclc_take_new_data>
 800cda8:	4604      	mov	r4, r0
 800cdaa:	b110      	cbz	r0, 800cdb2 <rclc_executor_spin_some.part.0+0xf2>
 800cdac:	4548      	cmp	r0, r9
 800cdae:	f040 808b 	bne.w	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cdb2:	68ab      	ldr	r3, [r5, #8]
 800cdb4:	4598      	cmp	r8, r3
 800cdb6:	d209      	bcs.n	800cdcc <rclc_executor_spin_some.part.0+0x10c>
 800cdb8:	6868      	ldr	r0, [r5, #4]
 800cdba:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800cdc4:	f108 0801 	add.w	r8, r8, #1
 800cdc8:	2a00      	cmp	r2, #0
 800cdca:	d1eb      	bne.n	800cda4 <rclc_executor_spin_some.part.0+0xe4>
 800cdcc:	2600      	movs	r6, #0
 800cdce:	b97b      	cbnz	r3, 800cdf0 <rclc_executor_spin_some.part.0+0x130>
 800cdd0:	e07a      	b.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cdd2:	f812 200c 	ldrb.w	r2, [r2, ip]
 800cdd6:	2a08      	cmp	r2, #8
 800cdd8:	f000 80fd 	beq.w	800cfd6 <rclc_executor_spin_some.part.0+0x316>
 800cddc:	2a09      	cmp	r2, #9
 800cdde:	f000 80ef 	beq.w	800cfc0 <rclc_executor_spin_some.part.0+0x300>
 800cde2:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800cde6:	b98a      	cbnz	r2, 800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cde8:	3601      	adds	r6, #1
 800cdea:	429e      	cmp	r6, r3
 800cdec:	d262      	bcs.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800cdee:	2400      	movs	r4, #0
 800cdf0:	686a      	ldr	r2, [r5, #4]
 800cdf2:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800cdf6:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800cdfa:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800cdfe:	2900      	cmp	r1, #0
 800ce00:	d062      	beq.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800ce02:	7841      	ldrb	r1, [r0, #1]
 800ce04:	2900      	cmp	r1, #0
 800ce06:	d0e4      	beq.n	800cdd2 <rclc_executor_spin_some.part.0+0x112>
 800ce08:	2901      	cmp	r1, #1
 800ce0a:	d1ed      	bne.n	800cde8 <rclc_executor_spin_some.part.0+0x128>
 800ce0c:	f7ff fce4 	bl	800c7d8 <_rclc_execute.part.0>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	f040 80b6 	bne.w	800cf82 <rclc_executor_spin_some.part.0+0x2c2>
 800ce16:	68ab      	ldr	r3, [r5, #8]
 800ce18:	e7e6      	b.n	800cde8 <rclc_executor_spin_some.part.0+0x128>
 800ce1a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce1e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce22:	4630      	mov	r0, r6
 800ce24:	f008 f978 	bl	8015118 <rcl_wait_set_add_client>
 800ce28:	2800      	cmp	r0, #0
 800ce2a:	f43f af7a 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ce2e:	9001      	str	r0, [sp, #4]
 800ce30:	f000 fa66 	bl	800d300 <rcutils_reset_error>
 800ce34:	9801      	ldr	r0, [sp, #4]
 800ce36:	4607      	mov	r7, r0
 800ce38:	e03c      	b.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800ce3a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce3e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce42:	4630      	mov	r0, r6
 800ce44:	f007 fe20 	bl	8014a88 <rcl_wait_set_add_subscription>
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	f43f af6a 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ce4e:	e7ee      	b.n	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800ce50:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce54:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f008 f92d 	bl	80150b8 <rcl_wait_set_add_timer>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	f43f af5f 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ce64:	e7e3      	b.n	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800ce66:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce6a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f008 f8f6 	bl	8015060 <rcl_wait_set_add_guard_condition>
 800ce74:	2800      	cmp	r0, #0
 800ce76:	f43f af54 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ce7a:	e7d8      	b.n	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800ce7c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce80:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce84:	3110      	adds	r1, #16
 800ce86:	4630      	mov	r0, r6
 800ce88:	f008 fe76 	bl	8015b78 <rcl_action_wait_set_add_action_server>
 800ce8c:	2800      	cmp	r0, #0
 800ce8e:	f43f af48 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ce92:	e7cc      	b.n	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800ce94:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ce98:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ce9c:	3110      	adds	r1, #16
 800ce9e:	2300      	movs	r3, #0
 800cea0:	4630      	mov	r0, r6
 800cea2:	f008 fc41 	bl	8015728 <rcl_action_wait_set_add_action_client>
 800cea6:	2800      	cmp	r0, #0
 800cea8:	f43f af3b 	beq.w	800cd22 <rclc_executor_spin_some.part.0+0x62>
 800ceac:	e7bf      	b.n	800ce2e <rclc_executor_spin_some.part.0+0x16e>
 800ceae:	f000 fa27 	bl	800d300 <rcutils_reset_error>
 800ceb2:	2701      	movs	r7, #1
 800ceb4:	4638      	mov	r0, r7
 800ceb6:	b003      	add	sp, #12
 800ceb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cebc:	f000 fa20 	bl	800d300 <rcutils_reset_error>
 800cec0:	4638      	mov	r0, r7
 800cec2:	b003      	add	sp, #12
 800cec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cec8:	4627      	mov	r7, r4
 800ceca:	e7f3      	b.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800cecc:	68ab      	ldr	r3, [r5, #8]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f000 8092 	beq.w	800cff8 <rclc_executor_spin_some.part.0+0x338>
 800ced4:	2400      	movs	r4, #0
 800ced6:	46a0      	mov	r8, r4
 800ced8:	f240 1991 	movw	r9, #401	@ 0x191
 800cedc:	e008      	b.n	800cef0 <rclc_executor_spin_some.part.0+0x230>
 800cede:	f7ff fab9 	bl	800c454 <_rclc_check_for_new_data>
 800cee2:	4604      	mov	r4, r0
 800cee4:	b108      	cbz	r0, 800ceea <rclc_executor_spin_some.part.0+0x22a>
 800cee6:	4548      	cmp	r0, r9
 800cee8:	d1ee      	bne.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800ceea:	68ab      	ldr	r3, [r5, #8]
 800ceec:	4598      	cmp	r8, r3
 800ceee:	d265      	bcs.n	800cfbc <rclc_executor_spin_some.part.0+0x2fc>
 800cef0:	686a      	ldr	r2, [r5, #4]
 800cef2:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cef6:	4631      	mov	r1, r6
 800cef8:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cefc:	f108 0801 	add.w	r8, r8, #1
 800cf00:	f1bc 0f00 	cmp.w	ip, #0
 800cf04:	d1eb      	bne.n	800cede <rclc_executor_spin_some.part.0+0x21e>
 800cf06:	4619      	mov	r1, r3
 800cf08:	4610      	mov	r0, r2
 800cf0a:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cf0e:	4798      	blx	r3
 800cf10:	2800      	cmp	r0, #0
 800cf12:	d0d9      	beq.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cf14:	68ab      	ldr	r3, [r5, #8]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d0d6      	beq.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cf1a:	f04f 0800 	mov.w	r8, #0
 800cf1e:	f240 1991 	movw	r9, #401	@ 0x191
 800cf22:	f240 2a59 	movw	sl, #601	@ 0x259
 800cf26:	e00e      	b.n	800cf46 <rclc_executor_spin_some.part.0+0x286>
 800cf28:	f813 300b 	ldrb.w	r3, [r3, fp]
 800cf2c:	2b08      	cmp	r3, #8
 800cf2e:	d033      	beq.n	800cf98 <rclc_executor_spin_some.part.0+0x2d8>
 800cf30:	2b09      	cmp	r3, #9
 800cf32:	d028      	beq.n	800cf86 <rclc_executor_spin_some.part.0+0x2c6>
 800cf34:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800cf38:	b9fb      	cbnz	r3, 800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cf3a:	68ab      	ldr	r3, [r5, #8]
 800cf3c:	f108 0801 	add.w	r8, r8, #1
 800cf40:	4598      	cmp	r8, r3
 800cf42:	d2b7      	bcs.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800cf44:	2400      	movs	r4, #0
 800cf46:	6868      	ldr	r0, [r5, #4]
 800cf48:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cf4c:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800cf50:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d0b7      	beq.n	800cec8 <rclc_executor_spin_some.part.0+0x208>
 800cf58:	4631      	mov	r1, r6
 800cf5a:	f7ff fac9 	bl	800c4f0 <_rclc_take_new_data>
 800cf5e:	b118      	cbz	r0, 800cf68 <rclc_executor_spin_some.part.0+0x2a8>
 800cf60:	4548      	cmp	r0, r9
 800cf62:	d001      	beq.n	800cf68 <rclc_executor_spin_some.part.0+0x2a8>
 800cf64:	4550      	cmp	r0, sl
 800cf66:	d10c      	bne.n	800cf82 <rclc_executor_spin_some.part.0+0x2c2>
 800cf68:	686b      	ldr	r3, [r5, #4]
 800cf6a:	eb13 000b 	adds.w	r0, r3, fp
 800cf6e:	d021      	beq.n	800cfb4 <rclc_executor_spin_some.part.0+0x2f4>
 800cf70:	7842      	ldrb	r2, [r0, #1]
 800cf72:	2a00      	cmp	r2, #0
 800cf74:	d0d8      	beq.n	800cf28 <rclc_executor_spin_some.part.0+0x268>
 800cf76:	2a01      	cmp	r2, #1
 800cf78:	d1df      	bne.n	800cf3a <rclc_executor_spin_some.part.0+0x27a>
 800cf7a:	f7ff fc2d 	bl	800c7d8 <_rclc_execute.part.0>
 800cf7e:	2800      	cmp	r0, #0
 800cf80:	d0db      	beq.n	800cf3a <rclc_executor_spin_some.part.0+0x27a>
 800cf82:	4607      	mov	r7, r0
 800cf84:	e796      	b.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800cf86:	6843      	ldr	r3, [r0, #4]
 800cf88:	6a1a      	ldr	r2, [r3, #32]
 800cf8a:	2a00      	cmp	r2, #0
 800cf8c:	d1f5      	bne.n	800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cf8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d0d1      	beq.n	800cf3a <rclc_executor_spin_some.part.0+0x27a>
 800cf96:	e7f0      	b.n	800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cf98:	6843      	ldr	r3, [r0, #4]
 800cf9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cf9c:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800cfa0:	d1eb      	bne.n	800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cfa2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800cfa6:	2a00      	cmp	r2, #0
 800cfa8:	d1e7      	bne.n	800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cfaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d0c3      	beq.n	800cf3a <rclc_executor_spin_some.part.0+0x27a>
 800cfb2:	e7e2      	b.n	800cf7a <rclc_executor_spin_some.part.0+0x2ba>
 800cfb4:	270b      	movs	r7, #11
 800cfb6:	e77d      	b.n	800ceb4 <rclc_executor_spin_some.part.0+0x1f4>
 800cfb8:	686a      	ldr	r2, [r5, #4]
 800cfba:	e6e2      	b.n	800cd82 <rclc_executor_spin_some.part.0+0xc2>
 800cfbc:	686a      	ldr	r2, [r5, #4]
 800cfbe:	e7a2      	b.n	800cf06 <rclc_executor_spin_some.part.0+0x246>
 800cfc0:	6842      	ldr	r2, [r0, #4]
 800cfc2:	6a11      	ldr	r1, [r2, #32]
 800cfc4:	2900      	cmp	r1, #0
 800cfc6:	f47f af21 	bne.w	800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cfca:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800cfce:	2a00      	cmp	r2, #0
 800cfd0:	f43f af0a 	beq.w	800cde8 <rclc_executor_spin_some.part.0+0x128>
 800cfd4:	e71a      	b.n	800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cfd6:	6842      	ldr	r2, [r0, #4]
 800cfd8:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800cfda:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800cfde:	f47f af15 	bne.w	800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cfe2:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800cfe6:	2900      	cmp	r1, #0
 800cfe8:	f47f af10 	bne.w	800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cfec:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800cff0:	2a00      	cmp	r2, #0
 800cff2:	f43f aef9 	beq.w	800cde8 <rclc_executor_spin_some.part.0+0x128>
 800cff6:	e709      	b.n	800ce0c <rclc_executor_spin_some.part.0+0x14c>
 800cff8:	686a      	ldr	r2, [r5, #4]
 800cffa:	461c      	mov	r4, r3
 800cffc:	e783      	b.n	800cf06 <rclc_executor_spin_some.part.0+0x246>
 800cffe:	686a      	ldr	r2, [r5, #4]
 800d000:	461c      	mov	r4, r3
 800d002:	e6be      	b.n	800cd82 <rclc_executor_spin_some.part.0+0xc2>

0800d004 <rclc_executor_spin>:
 800d004:	b1d0      	cbz	r0, 800d03c <rclc_executor_spin+0x38>
 800d006:	b510      	push	{r4, lr}
 800d008:	4604      	mov	r4, r0
 800d00a:	b082      	sub	sp, #8
 800d00c:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	@ 0x68
 800d010:	6820      	ldr	r0, [r4, #0]
 800d012:	e9cd 2300 	strd	r2, r3, [sp]
 800d016:	f006 fc3b 	bl	8013890 <rcl_context_is_valid>
 800d01a:	4601      	mov	r1, r0
 800d01c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d020:	4620      	mov	r0, r4
 800d022:	b131      	cbz	r1, 800d032 <rclc_executor_spin+0x2e>
 800d024:	f7ff fe4c 	bl	800ccc0 <rclc_executor_spin_some.part.0>
 800d028:	f030 0302 	bics.w	r3, r0, #2
 800d02c:	d0ee      	beq.n	800d00c <rclc_executor_spin+0x8>
 800d02e:	b002      	add	sp, #8
 800d030:	bd10      	pop	{r4, pc}
 800d032:	f000 f965 	bl	800d300 <rcutils_reset_error>
 800d036:	2001      	movs	r0, #1
 800d038:	b002      	add	sp, #8
 800d03a:	bd10      	pop	{r4, pc}
 800d03c:	200b      	movs	r0, #11
 800d03e:	4770      	bx	lr

0800d040 <rclc_executor_handle_counters_zero_init>:
 800d040:	b130      	cbz	r0, 800d050 <rclc_executor_handle_counters_zero_init+0x10>
 800d042:	b508      	push	{r3, lr}
 800d044:	2220      	movs	r2, #32
 800d046:	2100      	movs	r1, #0
 800d048:	f00c fbfa 	bl	8019840 <memset>
 800d04c:	2000      	movs	r0, #0
 800d04e:	bd08      	pop	{r3, pc}
 800d050:	200b      	movs	r0, #11
 800d052:	4770      	bx	lr
 800d054:	0000      	movs	r0, r0
	...

0800d058 <rclc_executor_handle_init>:
 800d058:	b168      	cbz	r0, 800d076 <rclc_executor_handle_init+0x1e>
 800d05a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800d080 <rclc_executor_handle_init+0x28>
 800d05e:	2300      	movs	r3, #0
 800d060:	220b      	movs	r2, #11
 800d062:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800d066:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800d06a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800d06e:	8002      	strh	r2, [r0, #0]
 800d070:	8703      	strh	r3, [r0, #56]	@ 0x38
 800d072:	4618      	mov	r0, r3
 800d074:	4770      	bx	lr
 800d076:	200b      	movs	r0, #11
 800d078:	4770      	bx	lr
 800d07a:	bf00      	nop
 800d07c:	f3af 8000 	nop.w
	...

0800d088 <rclc_support_init_with_options>:
 800d088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d08c:	b083      	sub	sp, #12
 800d08e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d090:	b340      	cbz	r0, 800d0e4 <rclc_support_init_with_options+0x5c>
 800d092:	461d      	mov	r5, r3
 800d094:	b333      	cbz	r3, 800d0e4 <rclc_support_init_with_options+0x5c>
 800d096:	b32e      	cbz	r6, 800d0e4 <rclc_support_init_with_options+0x5c>
 800d098:	46e9      	mov	r9, sp
 800d09a:	4604      	mov	r4, r0
 800d09c:	4648      	mov	r0, r9
 800d09e:	460f      	mov	r7, r1
 800d0a0:	4690      	mov	r8, r2
 800d0a2:	f006 fbeb 	bl	801387c <rcl_get_zero_initialized_context>
 800d0a6:	e899 0003 	ldmia.w	r9, {r0, r1}
 800d0aa:	462a      	mov	r2, r5
 800d0ac:	e884 0003 	stmia.w	r4, {r0, r1}
 800d0b0:	4623      	mov	r3, r4
 800d0b2:	4641      	mov	r1, r8
 800d0b4:	4638      	mov	r0, r7
 800d0b6:	f006 fc51 	bl	801395c <rcl_init>
 800d0ba:	4605      	mov	r5, r0
 800d0bc:	b960      	cbnz	r0, 800d0d8 <rclc_support_init_with_options+0x50>
 800d0be:	60a6      	str	r6, [r4, #8]
 800d0c0:	4632      	mov	r2, r6
 800d0c2:	f104 010c 	add.w	r1, r4, #12
 800d0c6:	2003      	movs	r0, #3
 800d0c8:	f007 f88c 	bl	80141e4 <rcl_clock_init>
 800d0cc:	4605      	mov	r5, r0
 800d0ce:	b918      	cbnz	r0, 800d0d8 <rclc_support_init_with_options+0x50>
 800d0d0:	4628      	mov	r0, r5
 800d0d2:	b003      	add	sp, #12
 800d0d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0d8:	f000 f912 	bl	800d300 <rcutils_reset_error>
 800d0dc:	4628      	mov	r0, r5
 800d0de:	b003      	add	sp, #12
 800d0e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0e4:	250b      	movs	r5, #11
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	b003      	add	sp, #12
 800d0ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0ee:	bf00      	nop

0800d0f0 <rclc_node_init_default>:
 800d0f0:	b3b8      	cbz	r0, 800d162 <rclc_node_init_default+0x72>
 800d0f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d0f6:	460d      	mov	r5, r1
 800d0f8:	b0a1      	sub	sp, #132	@ 0x84
 800d0fa:	b329      	cbz	r1, 800d148 <rclc_node_init_default+0x58>
 800d0fc:	4616      	mov	r6, r2
 800d0fe:	b31a      	cbz	r2, 800d148 <rclc_node_init_default+0x58>
 800d100:	461f      	mov	r7, r3
 800d102:	b30b      	cbz	r3, 800d148 <rclc_node_init_default+0x58>
 800d104:	f10d 0810 	add.w	r8, sp, #16
 800d108:	4604      	mov	r4, r0
 800d10a:	4640      	mov	r0, r8
 800d10c:	f006 fd36 	bl	8013b7c <rcl_get_zero_initialized_node>
 800d110:	e898 0003 	ldmia.w	r8, {r0, r1}
 800d114:	f10d 0918 	add.w	r9, sp, #24
 800d118:	e884 0003 	stmia.w	r4, {r0, r1}
 800d11c:	4648      	mov	r0, r9
 800d11e:	f006 fea5 	bl	8013e6c <rcl_node_get_default_options>
 800d122:	4640      	mov	r0, r8
 800d124:	f006 fd2a 	bl	8013b7c <rcl_get_zero_initialized_node>
 800d128:	f8cd 9000 	str.w	r9, [sp]
 800d12c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800d130:	463b      	mov	r3, r7
 800d132:	e884 0003 	stmia.w	r4, {r0, r1}
 800d136:	4632      	mov	r2, r6
 800d138:	4629      	mov	r1, r5
 800d13a:	4620      	mov	r0, r4
 800d13c:	f006 fd28 	bl	8013b90 <rcl_node_init>
 800d140:	b930      	cbnz	r0, 800d150 <rclc_node_init_default+0x60>
 800d142:	b021      	add	sp, #132	@ 0x84
 800d144:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d148:	200b      	movs	r0, #11
 800d14a:	b021      	add	sp, #132	@ 0x84
 800d14c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d150:	9003      	str	r0, [sp, #12]
 800d152:	f000 f8d5 	bl	800d300 <rcutils_reset_error>
 800d156:	f000 f8d3 	bl	800d300 <rcutils_reset_error>
 800d15a:	9803      	ldr	r0, [sp, #12]
 800d15c:	b021      	add	sp, #132	@ 0x84
 800d15e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d162:	200b      	movs	r0, #11
 800d164:	4770      	bx	lr
 800d166:	bf00      	nop

0800d168 <rclc_publisher_init_best_effort>:
 800d168:	b368      	cbz	r0, 800d1c6 <rclc_publisher_init_best_effort+0x5e>
 800d16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d16e:	460d      	mov	r5, r1
 800d170:	b0a0      	sub	sp, #128	@ 0x80
 800d172:	b321      	cbz	r1, 800d1be <rclc_publisher_init_best_effort+0x56>
 800d174:	4616      	mov	r6, r2
 800d176:	b312      	cbz	r2, 800d1be <rclc_publisher_init_best_effort+0x56>
 800d178:	461f      	mov	r7, r3
 800d17a:	b303      	cbz	r3, 800d1be <rclc_publisher_init_best_effort+0x56>
 800d17c:	4604      	mov	r4, r0
 800d17e:	f7ff f859 	bl	800c234 <rcl_get_zero_initialized_publisher>
 800d182:	f10d 0810 	add.w	r8, sp, #16
 800d186:	6020      	str	r0, [r4, #0]
 800d188:	4640      	mov	r0, r8
 800d18a:	f7ff f8ef 	bl	800c36c <rcl_publisher_get_default_options>
 800d18e:	490f      	ldr	r1, [pc, #60]	@ (800d1cc <rclc_publisher_init_best_effort+0x64>)
 800d190:	2250      	movs	r2, #80	@ 0x50
 800d192:	4640      	mov	r0, r8
 800d194:	f00c fc1d 	bl	80199d2 <memcpy>
 800d198:	f8cd 8000 	str.w	r8, [sp]
 800d19c:	463b      	mov	r3, r7
 800d19e:	4632      	mov	r2, r6
 800d1a0:	4629      	mov	r1, r5
 800d1a2:	4620      	mov	r0, r4
 800d1a4:	f7ff f84c 	bl	800c240 <rcl_publisher_init>
 800d1a8:	b910      	cbnz	r0, 800d1b0 <rclc_publisher_init_best_effort+0x48>
 800d1aa:	b020      	add	sp, #128	@ 0x80
 800d1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1b0:	9003      	str	r0, [sp, #12]
 800d1b2:	f000 f8a5 	bl	800d300 <rcutils_reset_error>
 800d1b6:	9803      	ldr	r0, [sp, #12]
 800d1b8:	b020      	add	sp, #128	@ 0x80
 800d1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1be:	200b      	movs	r0, #11
 800d1c0:	b020      	add	sp, #128	@ 0x80
 800d1c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1c6:	200b      	movs	r0, #11
 800d1c8:	4770      	bx	lr
 800d1ca:	bf00      	nop
 800d1cc:	0801a850 	.word	0x0801a850

0800d1d0 <rclc_timer_init_default>:
 800d1d0:	b360      	cbz	r0, 800d22c <rclc_timer_init_default+0x5c>
 800d1d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1d6:	460e      	mov	r6, r1
 800d1d8:	b08a      	sub	sp, #40	@ 0x28
 800d1da:	b319      	cbz	r1, 800d224 <rclc_timer_init_default+0x54>
 800d1dc:	4690      	mov	r8, r2
 800d1de:	461f      	mov	r7, r3
 800d1e0:	4605      	mov	r5, r0
 800d1e2:	f007 f9dd 	bl	80145a0 <rcl_get_zero_initialized_timer>
 800d1e6:	68b4      	ldr	r4, [r6, #8]
 800d1e8:	6028      	str	r0, [r5, #0]
 800d1ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d1ec:	f10d 0c0c 	add.w	ip, sp, #12
 800d1f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d1f4:	6823      	ldr	r3, [r4, #0]
 800d1f6:	f8cc 3000 	str.w	r3, [ip]
 800d1fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d1fc:	9302      	str	r3, [sp, #8]
 800d1fe:	e9cd 8700 	strd	r8, r7, [sp]
 800d202:	4628      	mov	r0, r5
 800d204:	4632      	mov	r2, r6
 800d206:	f106 010c 	add.w	r1, r6, #12
 800d20a:	f007 f9d1 	bl	80145b0 <rcl_timer_init>
 800d20e:	b910      	cbnz	r0, 800d216 <rclc_timer_init_default+0x46>
 800d210:	b00a      	add	sp, #40	@ 0x28
 800d212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d216:	9009      	str	r0, [sp, #36]	@ 0x24
 800d218:	f000 f872 	bl	800d300 <rcutils_reset_error>
 800d21c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d21e:	b00a      	add	sp, #40	@ 0x28
 800d220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d224:	200b      	movs	r0, #11
 800d226:	b00a      	add	sp, #40	@ 0x28
 800d228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d22c:	200b      	movs	r0, #11
 800d22e:	4770      	bx	lr

0800d230 <__default_zero_allocate>:
 800d230:	f00b be16 	b.w	8018e60 <calloc>

0800d234 <__default_reallocate>:
 800d234:	f00b bfb4 	b.w	80191a0 <realloc>

0800d238 <__default_deallocate>:
 800d238:	f00b be90 	b.w	8018f5c <free>

0800d23c <__default_allocate>:
 800d23c:	f00b be86 	b.w	8018f4c <malloc>

0800d240 <rcutils_get_zero_initialized_allocator>:
 800d240:	b510      	push	{r4, lr}
 800d242:	4c05      	ldr	r4, [pc, #20]	@ (800d258 <rcutils_get_zero_initialized_allocator+0x18>)
 800d244:	4686      	mov	lr, r0
 800d246:	4684      	mov	ip, r0
 800d248:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d24a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d24e:	6823      	ldr	r3, [r4, #0]
 800d250:	f8cc 3000 	str.w	r3, [ip]
 800d254:	4670      	mov	r0, lr
 800d256:	bd10      	pop	{r4, pc}
 800d258:	0801a8a0 	.word	0x0801a8a0

0800d25c <rcutils_set_default_allocator>:
 800d25c:	b1a8      	cbz	r0, 800d28a <rcutils_set_default_allocator+0x2e>
 800d25e:	6802      	ldr	r2, [r0, #0]
 800d260:	b1a2      	cbz	r2, 800d28c <rcutils_set_default_allocator+0x30>
 800d262:	6841      	ldr	r1, [r0, #4]
 800d264:	b1a1      	cbz	r1, 800d290 <rcutils_set_default_allocator+0x34>
 800d266:	b410      	push	{r4}
 800d268:	68c4      	ldr	r4, [r0, #12]
 800d26a:	b164      	cbz	r4, 800d286 <rcutils_set_default_allocator+0x2a>
 800d26c:	6880      	ldr	r0, [r0, #8]
 800d26e:	b138      	cbz	r0, 800d280 <rcutils_set_default_allocator+0x24>
 800d270:	4b08      	ldr	r3, [pc, #32]	@ (800d294 <rcutils_set_default_allocator+0x38>)
 800d272:	601a      	str	r2, [r3, #0]
 800d274:	2200      	movs	r2, #0
 800d276:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800d27a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800d27e:	2001      	movs	r0, #1
 800d280:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d284:	4770      	bx	lr
 800d286:	4620      	mov	r0, r4
 800d288:	e7fa      	b.n	800d280 <rcutils_set_default_allocator+0x24>
 800d28a:	4770      	bx	lr
 800d28c:	4610      	mov	r0, r2
 800d28e:	4770      	bx	lr
 800d290:	4608      	mov	r0, r1
 800d292:	4770      	bx	lr
 800d294:	20000030 	.word	0x20000030

0800d298 <rcutils_get_default_allocator>:
 800d298:	b510      	push	{r4, lr}
 800d29a:	4c05      	ldr	r4, [pc, #20]	@ (800d2b0 <rcutils_get_default_allocator+0x18>)
 800d29c:	4686      	mov	lr, r0
 800d29e:	4684      	mov	ip, r0
 800d2a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d2a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d2a6:	6823      	ldr	r3, [r4, #0]
 800d2a8:	f8cc 3000 	str.w	r3, [ip]
 800d2ac:	4670      	mov	r0, lr
 800d2ae:	bd10      	pop	{r4, pc}
 800d2b0:	20000030 	.word	0x20000030

0800d2b4 <rcutils_allocator_is_valid>:
 800d2b4:	b158      	cbz	r0, 800d2ce <rcutils_allocator_is_valid+0x1a>
 800d2b6:	6803      	ldr	r3, [r0, #0]
 800d2b8:	b143      	cbz	r3, 800d2cc <rcutils_allocator_is_valid+0x18>
 800d2ba:	6843      	ldr	r3, [r0, #4]
 800d2bc:	b133      	cbz	r3, 800d2cc <rcutils_allocator_is_valid+0x18>
 800d2be:	68c3      	ldr	r3, [r0, #12]
 800d2c0:	b123      	cbz	r3, 800d2cc <rcutils_allocator_is_valid+0x18>
 800d2c2:	6880      	ldr	r0, [r0, #8]
 800d2c4:	3800      	subs	r0, #0
 800d2c6:	bf18      	it	ne
 800d2c8:	2001      	movne	r0, #1
 800d2ca:	4770      	bx	lr
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	4770      	bx	lr

0800d2d0 <rcutils_get_error_string>:
 800d2d0:	4b06      	ldr	r3, [pc, #24]	@ (800d2ec <rcutils_get_error_string+0x1c>)
 800d2d2:	781b      	ldrb	r3, [r3, #0]
 800d2d4:	b13b      	cbz	r3, 800d2e6 <rcutils_get_error_string+0x16>
 800d2d6:	4b06      	ldr	r3, [pc, #24]	@ (800d2f0 <rcutils_get_error_string+0x20>)
 800d2d8:	781a      	ldrb	r2, [r3, #0]
 800d2da:	b90a      	cbnz	r2, 800d2e0 <rcutils_get_error_string+0x10>
 800d2dc:	2201      	movs	r2, #1
 800d2de:	701a      	strb	r2, [r3, #0]
 800d2e0:	4b04      	ldr	r3, [pc, #16]	@ (800d2f4 <rcutils_get_error_string+0x24>)
 800d2e2:	7818      	ldrb	r0, [r3, #0]
 800d2e4:	4770      	bx	lr
 800d2e6:	4b04      	ldr	r3, [pc, #16]	@ (800d2f8 <rcutils_get_error_string+0x28>)
 800d2e8:	7818      	ldrb	r0, [r3, #0]
 800d2ea:	4770      	bx	lr
 800d2ec:	20006558 	.word	0x20006558
 800d2f0:	20006571 	.word	0x20006571
 800d2f4:	20006570 	.word	0x20006570
 800d2f8:	0801a8b4 	.word	0x0801a8b4
 800d2fc:	00000000 	.word	0x00000000

0800d300 <rcutils_reset_error>:
 800d300:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800d320 <rcutils_reset_error+0x20>
 800d304:	4a08      	ldr	r2, [pc, #32]	@ (800d328 <rcutils_reset_error+0x28>)
 800d306:	4809      	ldr	r0, [pc, #36]	@ (800d32c <rcutils_reset_error+0x2c>)
 800d308:	4909      	ldr	r1, [pc, #36]	@ (800d330 <rcutils_reset_error+0x30>)
 800d30a:	2300      	movs	r3, #0
 800d30c:	8013      	strh	r3, [r2, #0]
 800d30e:	ed82 7b02 	vstr	d7, [r2, #8]
 800d312:	4a08      	ldr	r2, [pc, #32]	@ (800d334 <rcutils_reset_error+0x34>)
 800d314:	7003      	strb	r3, [r0, #0]
 800d316:	700b      	strb	r3, [r1, #0]
 800d318:	7013      	strb	r3, [r2, #0]
 800d31a:	4770      	bx	lr
 800d31c:	f3af 8000 	nop.w
	...
 800d328:	20006560 	.word	0x20006560
 800d32c:	20006571 	.word	0x20006571
 800d330:	20006570 	.word	0x20006570
 800d334:	20006558 	.word	0x20006558

0800d338 <rcutils_system_time_now>:
 800d338:	b308      	cbz	r0, 800d37e <rcutils_system_time_now+0x46>
 800d33a:	b570      	push	{r4, r5, r6, lr}
 800d33c:	b084      	sub	sp, #16
 800d33e:	4604      	mov	r4, r0
 800d340:	4669      	mov	r1, sp
 800d342:	2001      	movs	r0, #1
 800d344:	f7f4 ff64 	bl	8002210 <clock_gettime>
 800d348:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d34c:	2d00      	cmp	r5, #0
 800d34e:	db13      	blt.n	800d378 <rcutils_system_time_now+0x40>
 800d350:	9902      	ldr	r1, [sp, #8]
 800d352:	2900      	cmp	r1, #0
 800d354:	db0d      	blt.n	800d372 <rcutils_system_time_now+0x3a>
 800d356:	4e0b      	ldr	r6, [pc, #44]	@ (800d384 <rcutils_system_time_now+0x4c>)
 800d358:	fba3 3206 	umull	r3, r2, r3, r6
 800d35c:	185b      	adds	r3, r3, r1
 800d35e:	fb06 2205 	mla	r2, r6, r5, r2
 800d362:	f04f 0000 	mov.w	r0, #0
 800d366:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d36a:	e9c4 3200 	strd	r3, r2, [r4]
 800d36e:	b004      	add	sp, #16
 800d370:	bd70      	pop	{r4, r5, r6, pc}
 800d372:	ea53 0205 	orrs.w	r2, r3, r5
 800d376:	d1ee      	bne.n	800d356 <rcutils_system_time_now+0x1e>
 800d378:	2002      	movs	r0, #2
 800d37a:	b004      	add	sp, #16
 800d37c:	bd70      	pop	{r4, r5, r6, pc}
 800d37e:	200b      	movs	r0, #11
 800d380:	4770      	bx	lr
 800d382:	bf00      	nop
 800d384:	3b9aca00 	.word	0x3b9aca00

0800d388 <rcutils_steady_time_now>:
 800d388:	b308      	cbz	r0, 800d3ce <rcutils_steady_time_now+0x46>
 800d38a:	b570      	push	{r4, r5, r6, lr}
 800d38c:	b084      	sub	sp, #16
 800d38e:	4604      	mov	r4, r0
 800d390:	4669      	mov	r1, sp
 800d392:	2000      	movs	r0, #0
 800d394:	f7f4 ff3c 	bl	8002210 <clock_gettime>
 800d398:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d39c:	2d00      	cmp	r5, #0
 800d39e:	db13      	blt.n	800d3c8 <rcutils_steady_time_now+0x40>
 800d3a0:	9902      	ldr	r1, [sp, #8]
 800d3a2:	2900      	cmp	r1, #0
 800d3a4:	db0d      	blt.n	800d3c2 <rcutils_steady_time_now+0x3a>
 800d3a6:	4e0b      	ldr	r6, [pc, #44]	@ (800d3d4 <rcutils_steady_time_now+0x4c>)
 800d3a8:	fba3 3206 	umull	r3, r2, r3, r6
 800d3ac:	185b      	adds	r3, r3, r1
 800d3ae:	fb06 2205 	mla	r2, r6, r5, r2
 800d3b2:	f04f 0000 	mov.w	r0, #0
 800d3b6:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d3ba:	e9c4 3200 	strd	r3, r2, [r4]
 800d3be:	b004      	add	sp, #16
 800d3c0:	bd70      	pop	{r4, r5, r6, pc}
 800d3c2:	ea53 0205 	orrs.w	r2, r3, r5
 800d3c6:	d1ee      	bne.n	800d3a6 <rcutils_steady_time_now+0x1e>
 800d3c8:	2002      	movs	r0, #2
 800d3ca:	b004      	add	sp, #16
 800d3cc:	bd70      	pop	{r4, r5, r6, pc}
 800d3ce:	200b      	movs	r0, #11
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	3b9aca00 	.word	0x3b9aca00

0800d3d8 <rmw_get_zero_initialized_init_options>:
 800d3d8:	b510      	push	{r4, lr}
 800d3da:	2238      	movs	r2, #56	@ 0x38
 800d3dc:	4604      	mov	r4, r0
 800d3de:	2100      	movs	r1, #0
 800d3e0:	f00c fa2e 	bl	8019840 <memset>
 800d3e4:	f104 0010 	add.w	r0, r4, #16
 800d3e8:	f000 f80a 	bl	800d400 <rmw_get_default_security_options>
 800d3ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3f0:	60e3      	str	r3, [r4, #12]
 800d3f2:	4620      	mov	r0, r4
 800d3f4:	bd10      	pop	{r4, pc}
 800d3f6:	bf00      	nop

0800d3f8 <rmw_get_default_publisher_options>:
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	6002      	str	r2, [r0, #0]
 800d3fc:	7102      	strb	r2, [r0, #4]
 800d3fe:	4770      	bx	lr

0800d400 <rmw_get_default_security_options>:
 800d400:	2200      	movs	r2, #0
 800d402:	7002      	strb	r2, [r0, #0]
 800d404:	6042      	str	r2, [r0, #4]
 800d406:	4770      	bx	lr

0800d408 <rmw_uros_set_custom_transport>:
 800d408:	b470      	push	{r4, r5, r6}
 800d40a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800d40e:	b162      	cbz	r2, 800d42a <rmw_uros_set_custom_transport+0x22>
 800d410:	b15b      	cbz	r3, 800d42a <rmw_uros_set_custom_transport+0x22>
 800d412:	b155      	cbz	r5, 800d42a <rmw_uros_set_custom_transport+0x22>
 800d414:	b14e      	cbz	r6, 800d42a <rmw_uros_set_custom_transport+0x22>
 800d416:	4c06      	ldr	r4, [pc, #24]	@ (800d430 <rmw_uros_set_custom_transport+0x28>)
 800d418:	7020      	strb	r0, [r4, #0]
 800d41a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800d41e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d422:	6166      	str	r6, [r4, #20]
 800d424:	2000      	movs	r0, #0
 800d426:	bc70      	pop	{r4, r5, r6}
 800d428:	4770      	bx	lr
 800d42a:	200b      	movs	r0, #11
 800d42c:	bc70      	pop	{r4, r5, r6}
 800d42e:	4770      	bx	lr
 800d430:	20006574 	.word	0x20006574

0800d434 <rmw_init_options_init>:
 800d434:	b084      	sub	sp, #16
 800d436:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d438:	b083      	sub	sp, #12
 800d43a:	ad09      	add	r5, sp, #36	@ 0x24
 800d43c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800d440:	b130      	cbz	r0, 800d450 <rmw_init_options_init+0x1c>
 800d442:	4604      	mov	r4, r0
 800d444:	4628      	mov	r0, r5
 800d446:	f7ff ff35 	bl	800d2b4 <rcutils_allocator_is_valid>
 800d44a:	b108      	cbz	r0, 800d450 <rmw_init_options_init+0x1c>
 800d44c:	68a6      	ldr	r6, [r4, #8]
 800d44e:	b12e      	cbz	r6, 800d45c <rmw_init_options_init+0x28>
 800d450:	200b      	movs	r0, #11
 800d452:	b003      	add	sp, #12
 800d454:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d458:	b004      	add	sp, #16
 800d45a:	4770      	bx	lr
 800d45c:	2200      	movs	r2, #0
 800d45e:	2300      	movs	r3, #0
 800d460:	e9c4 2300 	strd	r2, r3, [r4]
 800d464:	4b20      	ldr	r3, [pc, #128]	@ (800d4e8 <rmw_init_options_init+0xb4>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	60a3      	str	r3, [r4, #8]
 800d46a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d46c:	f104 0c20 	add.w	ip, r4, #32
 800d470:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d474:	466f      	mov	r7, sp
 800d476:	682b      	ldr	r3, [r5, #0]
 800d478:	f8cc 3000 	str.w	r3, [ip]
 800d47c:	4638      	mov	r0, r7
 800d47e:	61e6      	str	r6, [r4, #28]
 800d480:	60e6      	str	r6, [r4, #12]
 800d482:	f7ff ffbd 	bl	800d400 <rmw_get_default_security_options>
 800d486:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d48a:	f104 0310 	add.w	r3, r4, #16
 800d48e:	e883 0003 	stmia.w	r3, {r0, r1}
 800d492:	2203      	movs	r2, #3
 800d494:	4815      	ldr	r0, [pc, #84]	@ (800d4ec <rmw_init_options_init+0xb8>)
 800d496:	4916      	ldr	r1, [pc, #88]	@ (800d4f0 <rmw_init_options_init+0xbc>)
 800d498:	7626      	strb	r6, [r4, #24]
 800d49a:	f000 fee9 	bl	800e270 <rmw_uxrce_init_init_options_impl_memory>
 800d49e:	4813      	ldr	r0, [pc, #76]	@ (800d4ec <rmw_init_options_init+0xb8>)
 800d4a0:	f009 fb8e 	bl	8016bc0 <get_memory>
 800d4a4:	b1f0      	cbz	r0, 800d4e4 <rmw_init_options_init+0xb0>
 800d4a6:	4a13      	ldr	r2, [pc, #76]	@ (800d4f4 <rmw_init_options_init+0xc0>)
 800d4a8:	6883      	ldr	r3, [r0, #8]
 800d4aa:	6851      	ldr	r1, [r2, #4]
 800d4ac:	7810      	ldrb	r0, [r2, #0]
 800d4ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4b0:	7418      	strb	r0, [r3, #16]
 800d4b2:	6159      	str	r1, [r3, #20]
 800d4b4:	68d1      	ldr	r1, [r2, #12]
 800d4b6:	61d9      	str	r1, [r3, #28]
 800d4b8:	6911      	ldr	r1, [r2, #16]
 800d4ba:	6219      	str	r1, [r3, #32]
 800d4bc:	6951      	ldr	r1, [r2, #20]
 800d4be:	6892      	ldr	r2, [r2, #8]
 800d4c0:	619a      	str	r2, [r3, #24]
 800d4c2:	6259      	str	r1, [r3, #36]	@ 0x24
 800d4c4:	f004 ffee 	bl	80124a4 <uxr_nanos>
 800d4c8:	f00b fdfe 	bl	80190c8 <srand>
 800d4cc:	f00b fe2a 	bl	8019124 <rand>
 800d4d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d4d2:	6298      	str	r0, [r3, #40]	@ 0x28
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	d0f9      	beq.n	800d4cc <rmw_init_options_init+0x98>
 800d4d8:	2000      	movs	r0, #0
 800d4da:	b003      	add	sp, #12
 800d4dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d4e0:	b004      	add	sp, #16
 800d4e2:	4770      	bx	lr
 800d4e4:	2001      	movs	r0, #1
 800d4e6:	e7b4      	b.n	800d452 <rmw_init_options_init+0x1e>
 800d4e8:	0801b2a8 	.word	0x0801b2a8
 800d4ec:	2000ae8c 	.word	0x2000ae8c
 800d4f0:	20006728 	.word	0x20006728
 800d4f4:	20006574 	.word	0x20006574

0800d4f8 <rmw_init_options_copy>:
 800d4f8:	b570      	push	{r4, r5, r6, lr}
 800d4fa:	b088      	sub	sp, #32
 800d4fc:	b160      	cbz	r0, 800d518 <rmw_init_options_copy+0x20>
 800d4fe:	460d      	mov	r5, r1
 800d500:	b151      	cbz	r1, 800d518 <rmw_init_options_copy+0x20>
 800d502:	4604      	mov	r4, r0
 800d504:	6880      	ldr	r0, [r0, #8]
 800d506:	b128      	cbz	r0, 800d514 <rmw_init_options_copy+0x1c>
 800d508:	4b33      	ldr	r3, [pc, #204]	@ (800d5d8 <rmw_init_options_copy+0xe0>)
 800d50a:	6819      	ldr	r1, [r3, #0]
 800d50c:	f7f2 fe88 	bl	8000220 <strcmp>
 800d510:	2800      	cmp	r0, #0
 800d512:	d154      	bne.n	800d5be <rmw_init_options_copy+0xc6>
 800d514:	68ab      	ldr	r3, [r5, #8]
 800d516:	b11b      	cbz	r3, 800d520 <rmw_init_options_copy+0x28>
 800d518:	240b      	movs	r4, #11
 800d51a:	4620      	mov	r0, r4
 800d51c:	b008      	add	sp, #32
 800d51e:	bd70      	pop	{r4, r5, r6, pc}
 800d520:	4623      	mov	r3, r4
 800d522:	462a      	mov	r2, r5
 800d524:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800d528:	f8d3 c000 	ldr.w	ip, [r3]
 800d52c:	6858      	ldr	r0, [r3, #4]
 800d52e:	6899      	ldr	r1, [r3, #8]
 800d530:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800d534:	f8c2 e00c 	str.w	lr, [r2, #12]
 800d538:	3310      	adds	r3, #16
 800d53a:	42b3      	cmp	r3, r6
 800d53c:	f8c2 c000 	str.w	ip, [r2]
 800d540:	6050      	str	r0, [r2, #4]
 800d542:	6091      	str	r1, [r2, #8]
 800d544:	f102 0210 	add.w	r2, r2, #16
 800d548:	d1ee      	bne.n	800d528 <rmw_init_options_copy+0x30>
 800d54a:	6819      	ldr	r1, [r3, #0]
 800d54c:	685b      	ldr	r3, [r3, #4]
 800d54e:	6053      	str	r3, [r2, #4]
 800d550:	6011      	str	r1, [r2, #0]
 800d552:	f104 0e20 	add.w	lr, r4, #32
 800d556:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d55a:	f10d 0c0c 	add.w	ip, sp, #12
 800d55e:	4666      	mov	r6, ip
 800d560:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d564:	f8de 3000 	ldr.w	r3, [lr]
 800d568:	f8cc 3000 	str.w	r3, [ip]
 800d56c:	4630      	mov	r0, r6
 800d56e:	f7ff fea1 	bl	800d2b4 <rcutils_allocator_is_valid>
 800d572:	2800      	cmp	r0, #0
 800d574:	d0d0      	beq.n	800d518 <rmw_init_options_copy+0x20>
 800d576:	ab08      	add	r3, sp, #32
 800d578:	e913 0003 	ldmdb	r3, {r0, r1}
 800d57c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800d580:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800d584:	69e0      	ldr	r0, [r4, #28]
 800d586:	f008 feed 	bl	8016364 <rcutils_strdup>
 800d58a:	61e8      	str	r0, [r5, #28]
 800d58c:	69e3      	ldr	r3, [r4, #28]
 800d58e:	b103      	cbz	r3, 800d592 <rmw_init_options_copy+0x9a>
 800d590:	b1f8      	cbz	r0, 800d5d2 <rmw_init_options_copy+0xda>
 800d592:	4812      	ldr	r0, [pc, #72]	@ (800d5dc <rmw_init_options_copy+0xe4>)
 800d594:	f009 fb14 	bl	8016bc0 <get_memory>
 800d598:	b1a8      	cbz	r0, 800d5c6 <rmw_init_options_copy+0xce>
 800d59a:	6883      	ldr	r3, [r0, #8]
 800d59c:	636b      	str	r3, [r5, #52]	@ 0x34
 800d59e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800d5a0:	f102 0c10 	add.w	ip, r2, #16
 800d5a4:	f103 0510 	add.w	r5, r3, #16
 800d5a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d5ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d5ae:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800d5b2:	2400      	movs	r4, #0
 800d5b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800d5b8:	4620      	mov	r0, r4
 800d5ba:	b008      	add	sp, #32
 800d5bc:	bd70      	pop	{r4, r5, r6, pc}
 800d5be:	240c      	movs	r4, #12
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	b008      	add	sp, #32
 800d5c4:	bd70      	pop	{r4, r5, r6, pc}
 800d5c6:	9b04      	ldr	r3, [sp, #16]
 800d5c8:	9907      	ldr	r1, [sp, #28]
 800d5ca:	69e8      	ldr	r0, [r5, #28]
 800d5cc:	4798      	blx	r3
 800d5ce:	2401      	movs	r4, #1
 800d5d0:	e7a3      	b.n	800d51a <rmw_init_options_copy+0x22>
 800d5d2:	240a      	movs	r4, #10
 800d5d4:	e7a1      	b.n	800d51a <rmw_init_options_copy+0x22>
 800d5d6:	bf00      	nop
 800d5d8:	0801b2a8 	.word	0x0801b2a8
 800d5dc:	2000ae8c 	.word	0x2000ae8c

0800d5e0 <rmw_init_options_fini>:
 800d5e0:	2800      	cmp	r0, #0
 800d5e2:	d041      	beq.n	800d668 <rmw_init_options_fini+0x88>
 800d5e4:	b510      	push	{r4, lr}
 800d5e6:	4604      	mov	r4, r0
 800d5e8:	b08e      	sub	sp, #56	@ 0x38
 800d5ea:	3020      	adds	r0, #32
 800d5ec:	f7ff fe62 	bl	800d2b4 <rcutils_allocator_is_valid>
 800d5f0:	b380      	cbz	r0, 800d654 <rmw_init_options_fini+0x74>
 800d5f2:	68a0      	ldr	r0, [r4, #8]
 800d5f4:	b120      	cbz	r0, 800d600 <rmw_init_options_fini+0x20>
 800d5f6:	4b1e      	ldr	r3, [pc, #120]	@ (800d670 <rmw_init_options_fini+0x90>)
 800d5f8:	6819      	ldr	r1, [r3, #0]
 800d5fa:	f7f2 fe11 	bl	8000220 <strcmp>
 800d5fe:	bb88      	cbnz	r0, 800d664 <rmw_init_options_fini+0x84>
 800d600:	4b1c      	ldr	r3, [pc, #112]	@ (800d674 <rmw_init_options_fini+0x94>)
 800d602:	6819      	ldr	r1, [r3, #0]
 800d604:	b351      	cbz	r1, 800d65c <rmw_init_options_fini+0x7c>
 800d606:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800d608:	e001      	b.n	800d60e <rmw_init_options_fini+0x2e>
 800d60a:	6849      	ldr	r1, [r1, #4]
 800d60c:	b331      	cbz	r1, 800d65c <rmw_init_options_fini+0x7c>
 800d60e:	688b      	ldr	r3, [r1, #8]
 800d610:	429a      	cmp	r2, r3
 800d612:	d1fa      	bne.n	800d60a <rmw_init_options_fini+0x2a>
 800d614:	4817      	ldr	r0, [pc, #92]	@ (800d674 <rmw_init_options_fini+0x94>)
 800d616:	f009 fae3 	bl	8016be0 <put_memory>
 800d61a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d61c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d61e:	69e0      	ldr	r0, [r4, #28]
 800d620:	4798      	blx	r3
 800d622:	4668      	mov	r0, sp
 800d624:	f7ff fed8 	bl	800d3d8 <rmw_get_zero_initialized_init_options>
 800d628:	46ee      	mov	lr, sp
 800d62a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d62e:	46a4      	mov	ip, r4
 800d630:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d634:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d638:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d63c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d640:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d644:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800d648:	e88c 0003 	stmia.w	ip, {r0, r1}
 800d64c:	2300      	movs	r3, #0
 800d64e:	4618      	mov	r0, r3
 800d650:	b00e      	add	sp, #56	@ 0x38
 800d652:	bd10      	pop	{r4, pc}
 800d654:	230b      	movs	r3, #11
 800d656:	4618      	mov	r0, r3
 800d658:	b00e      	add	sp, #56	@ 0x38
 800d65a:	bd10      	pop	{r4, pc}
 800d65c:	2301      	movs	r3, #1
 800d65e:	4618      	mov	r0, r3
 800d660:	b00e      	add	sp, #56	@ 0x38
 800d662:	bd10      	pop	{r4, pc}
 800d664:	230c      	movs	r3, #12
 800d666:	e7f2      	b.n	800d64e <rmw_init_options_fini+0x6e>
 800d668:	230b      	movs	r3, #11
 800d66a:	4618      	mov	r0, r3
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	0801b2a8 	.word	0x0801b2a8
 800d674:	2000ae8c 	.word	0x2000ae8c

0800d678 <rmw_init>:
 800d678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d67c:	b083      	sub	sp, #12
 800d67e:	2800      	cmp	r0, #0
 800d680:	f000 80d3 	beq.w	800d82a <rmw_init+0x1b2>
 800d684:	460e      	mov	r6, r1
 800d686:	2900      	cmp	r1, #0
 800d688:	f000 80cf 	beq.w	800d82a <rmw_init+0x1b2>
 800d68c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d68e:	4605      	mov	r5, r0
 800d690:	2b00      	cmp	r3, #0
 800d692:	f000 80ca 	beq.w	800d82a <rmw_init+0x1b2>
 800d696:	4b78      	ldr	r3, [pc, #480]	@ (800d878 <rmw_init+0x200>)
 800d698:	6880      	ldr	r0, [r0, #8]
 800d69a:	681f      	ldr	r7, [r3, #0]
 800d69c:	b128      	cbz	r0, 800d6aa <rmw_init+0x32>
 800d69e:	4639      	mov	r1, r7
 800d6a0:	f7f2 fdbe 	bl	8000220 <strcmp>
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	f040 80ca 	bne.w	800d83e <rmw_init+0x1c6>
 800d6aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6ae:	4c73      	ldr	r4, [pc, #460]	@ (800d87c <rmw_init+0x204>)
 800d6b0:	4973      	ldr	r1, [pc, #460]	@ (800d880 <rmw_init+0x208>)
 800d6b2:	4874      	ldr	r0, [pc, #464]	@ (800d884 <rmw_init+0x20c>)
 800d6b4:	60b7      	str	r7, [r6, #8]
 800d6b6:	e9c6 2300 	strd	r2, r3, [r6]
 800d6ba:	68eb      	ldr	r3, [r5, #12]
 800d6bc:	64b3      	str	r3, [r6, #72]	@ 0x48
 800d6be:	2201      	movs	r2, #1
 800d6c0:	f000 fd76 	bl	800e1b0 <rmw_uxrce_init_session_memory>
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	4970      	ldr	r1, [pc, #448]	@ (800d888 <rmw_init+0x210>)
 800d6c8:	2204      	movs	r2, #4
 800d6ca:	f000 fdb1 	bl	800e230 <rmw_uxrce_init_static_input_buffer_memory>
 800d6ce:	f04f 0800 	mov.w	r8, #0
 800d6d2:	486c      	ldr	r0, [pc, #432]	@ (800d884 <rmw_init+0x20c>)
 800d6d4:	f884 800d 	strb.w	r8, [r4, #13]
 800d6d8:	f009 fa72 	bl	8016bc0 <get_memory>
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	f000 80a9 	beq.w	800d834 <rmw_init+0x1bc>
 800d6e2:	6884      	ldr	r4, [r0, #8]
 800d6e4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800d6e6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800d6e8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800d6ec:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800d6f0:	9101      	str	r1, [sp, #4]
 800d6f2:	6a00      	ldr	r0, [r0, #32]
 800d6f4:	9000      	str	r0, [sp, #0]
 800d6f6:	f104 0910 	add.w	r9, r4, #16
 800d6fa:	4661      	mov	r1, ip
 800d6fc:	4648      	mov	r0, r9
 800d6fe:	f002 fe53 	bl	80103a8 <uxr_set_custom_transport_callbacks>
 800d702:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800d706:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d70a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800d70e:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800d712:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800d716:	495d      	ldr	r1, [pc, #372]	@ (800d88c <rmw_init+0x214>)
 800d718:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800d71c:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800d720:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800d724:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800d728:	4859      	ldr	r0, [pc, #356]	@ (800d890 <rmw_init+0x218>)
 800d72a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800d72e:	2201      	movs	r2, #1
 800d730:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800d732:	f000 fd1d 	bl	800e170 <rmw_uxrce_init_node_memory>
 800d736:	4957      	ldr	r1, [pc, #348]	@ (800d894 <rmw_init+0x21c>)
 800d738:	4857      	ldr	r0, [pc, #348]	@ (800d898 <rmw_init+0x220>)
 800d73a:	2205      	movs	r2, #5
 800d73c:	f000 fcf8 	bl	800e130 <rmw_uxrce_init_subscription_memory>
 800d740:	4956      	ldr	r1, [pc, #344]	@ (800d89c <rmw_init+0x224>)
 800d742:	4857      	ldr	r0, [pc, #348]	@ (800d8a0 <rmw_init+0x228>)
 800d744:	220a      	movs	r2, #10
 800d746:	f000 fcd3 	bl	800e0f0 <rmw_uxrce_init_publisher_memory>
 800d74a:	4956      	ldr	r1, [pc, #344]	@ (800d8a4 <rmw_init+0x22c>)
 800d74c:	4856      	ldr	r0, [pc, #344]	@ (800d8a8 <rmw_init+0x230>)
 800d74e:	2201      	movs	r2, #1
 800d750:	f000 fc8e 	bl	800e070 <rmw_uxrce_init_service_memory>
 800d754:	4955      	ldr	r1, [pc, #340]	@ (800d8ac <rmw_init+0x234>)
 800d756:	4856      	ldr	r0, [pc, #344]	@ (800d8b0 <rmw_init+0x238>)
 800d758:	2201      	movs	r2, #1
 800d75a:	f000 fca9 	bl	800e0b0 <rmw_uxrce_init_client_memory>
 800d75e:	4955      	ldr	r1, [pc, #340]	@ (800d8b4 <rmw_init+0x23c>)
 800d760:	4855      	ldr	r0, [pc, #340]	@ (800d8b8 <rmw_init+0x240>)
 800d762:	220f      	movs	r2, #15
 800d764:	f000 fd44 	bl	800e1f0 <rmw_uxrce_init_topic_memory>
 800d768:	4954      	ldr	r1, [pc, #336]	@ (800d8bc <rmw_init+0x244>)
 800d76a:	4855      	ldr	r0, [pc, #340]	@ (800d8c0 <rmw_init+0x248>)
 800d76c:	2203      	movs	r2, #3
 800d76e:	f000 fd7f 	bl	800e270 <rmw_uxrce_init_init_options_impl_memory>
 800d772:	4954      	ldr	r1, [pc, #336]	@ (800d8c4 <rmw_init+0x24c>)
 800d774:	4854      	ldr	r0, [pc, #336]	@ (800d8c8 <rmw_init+0x250>)
 800d776:	2204      	movs	r2, #4
 800d778:	f000 fd9a 	bl	800e2b0 <rmw_uxrce_init_wait_set_memory>
 800d77c:	4953      	ldr	r1, [pc, #332]	@ (800d8cc <rmw_init+0x254>)
 800d77e:	4854      	ldr	r0, [pc, #336]	@ (800d8d0 <rmw_init+0x258>)
 800d780:	2204      	movs	r2, #4
 800d782:	f000 fdb5 	bl	800e2f0 <rmw_uxrce_init_guard_condition_memory>
 800d786:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800d788:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800d78a:	4642      	mov	r2, r8
 800d78c:	f000 fc38 	bl	800e000 <rmw_uxrce_transport_init>
 800d790:	4607      	mov	r7, r0
 800d792:	2800      	cmp	r0, #0
 800d794:	d158      	bne.n	800d848 <rmw_init+0x1d0>
 800d796:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800d798:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800d79c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d79e:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800d7a2:	4628      	mov	r0, r5
 800d7a4:	f002 fffc 	bl	80107a0 <uxr_init_session>
 800d7a8:	494a      	ldr	r1, [pc, #296]	@ (800d8d4 <rmw_init+0x25c>)
 800d7aa:	4622      	mov	r2, r4
 800d7ac:	4628      	mov	r0, r5
 800d7ae:	f003 f81b 	bl	80107e8 <uxr_set_topic_callback>
 800d7b2:	4949      	ldr	r1, [pc, #292]	@ (800d8d8 <rmw_init+0x260>)
 800d7b4:	463a      	mov	r2, r7
 800d7b6:	4628      	mov	r0, r5
 800d7b8:	f003 f812 	bl	80107e0 <uxr_set_status_callback>
 800d7bc:	4947      	ldr	r1, [pc, #284]	@ (800d8dc <rmw_init+0x264>)
 800d7be:	463a      	mov	r2, r7
 800d7c0:	4628      	mov	r0, r5
 800d7c2:	f003 f815 	bl	80107f0 <uxr_set_request_callback>
 800d7c6:	4946      	ldr	r1, [pc, #280]	@ (800d8e0 <rmw_init+0x268>)
 800d7c8:	463a      	mov	r2, r7
 800d7ca:	4628      	mov	r0, r5
 800d7cc:	f003 f814 	bl	80107f8 <uxr_set_reply_callback>
 800d7d0:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d7d4:	2304      	movs	r3, #4
 800d7d6:	0092      	lsls	r2, r2, #2
 800d7d8:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800d7dc:	4628      	mov	r0, r5
 800d7de:	f003 f849 	bl	8010874 <uxr_create_input_reliable_stream>
 800d7e2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d7e6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800d7ea:	0092      	lsls	r2, r2, #2
 800d7ec:	2304      	movs	r3, #4
 800d7ee:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800d7f2:	4628      	mov	r0, r5
 800d7f4:	f003 f816 	bl	8010824 <uxr_create_output_reliable_stream>
 800d7f8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800d7fc:	4628      	mov	r0, r5
 800d7fe:	f003 f833 	bl	8010868 <uxr_create_input_best_effort_stream>
 800d802:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800d806:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800d80a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800d80e:	3114      	adds	r1, #20
 800d810:	4628      	mov	r0, r5
 800d812:	f002 fff5 	bl	8010800 <uxr_create_output_best_effort_stream>
 800d816:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800d81a:	4628      	mov	r0, r5
 800d81c:	f003 fdd4 	bl	80113c8 <uxr_create_session>
 800d820:	b1f8      	cbz	r0, 800d862 <rmw_init+0x1ea>
 800d822:	4638      	mov	r0, r7
 800d824:	b003      	add	sp, #12
 800d826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d82a:	270b      	movs	r7, #11
 800d82c:	4638      	mov	r0, r7
 800d82e:	b003      	add	sp, #12
 800d830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d834:	2701      	movs	r7, #1
 800d836:	4638      	mov	r0, r7
 800d838:	b003      	add	sp, #12
 800d83a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d83e:	270c      	movs	r7, #12
 800d840:	4638      	mov	r0, r7
 800d842:	b003      	add	sp, #12
 800d844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d848:	4648      	mov	r0, r9
 800d84a:	f002 fdef 	bl	801042c <uxr_close_custom_transport>
 800d84e:	480d      	ldr	r0, [pc, #52]	@ (800d884 <rmw_init+0x20c>)
 800d850:	4621      	mov	r1, r4
 800d852:	f009 f9c5 	bl	8016be0 <put_memory>
 800d856:	4638      	mov	r0, r7
 800d858:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800d85c:	b003      	add	sp, #12
 800d85e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d862:	4648      	mov	r0, r9
 800d864:	f002 fde2 	bl	801042c <uxr_close_custom_transport>
 800d868:	4806      	ldr	r0, [pc, #24]	@ (800d884 <rmw_init+0x20c>)
 800d86a:	4621      	mov	r1, r4
 800d86c:	f009 f9b8 	bl	8016be0 <put_memory>
 800d870:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800d872:	2701      	movs	r7, #1
 800d874:	e7d5      	b.n	800d822 <rmw_init+0x1aa>
 800d876:	bf00      	nop
 800d878:	0801b2a8 	.word	0x0801b2a8
 800d87c:	2000aedc 	.word	0x2000aedc
 800d880:	20007188 	.word	0x20007188
 800d884:	2000aecc 	.word	0x2000aecc
 800d888:	20008730 	.word	0x20008730
 800d88c:	200067ac 	.word	0x200067ac
 800d890:	2000ae9c 	.word	0x2000ae9c
 800d894:	2000a830 	.word	0x2000a830
 800d898:	2000aeec 	.word	0x2000aeec
 800d89c:	20006850 	.word	0x20006850
 800d8a0:	2000aeac 	.word	0x2000aeac
 800d8a4:	200070c0 	.word	0x200070c0
 800d8a8:	2000aebc 	.word	0x2000aebc
 800d8ac:	200065e0 	.word	0x200065e0
 800d8b0:	200065cc 	.word	0x200065cc
 800d8b4:	2000ac68 	.word	0x2000ac68
 800d8b8:	2000aefc 	.word	0x2000aefc
 800d8bc:	20006728 	.word	0x20006728
 800d8c0:	2000ae8c 	.word	0x2000ae8c
 800d8c4:	2000ae0c 	.word	0x2000ae0c
 800d8c8:	2000af0c 	.word	0x2000af0c
 800d8cc:	200066a8 	.word	0x200066a8
 800d8d0:	2000ae7c 	.word	0x2000ae7c
 800d8d4:	080169f9 	.word	0x080169f9
 800d8d8:	080169f1 	.word	0x080169f1
 800d8dc:	08016a91 	.word	0x08016a91
 800d8e0:	08016b2d 	.word	0x08016b2d

0800d8e4 <rmw_context_fini>:
 800d8e4:	4b17      	ldr	r3, [pc, #92]	@ (800d944 <rmw_context_fini+0x60>)
 800d8e6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800d8e8:	b570      	push	{r4, r5, r6, lr}
 800d8ea:	681c      	ldr	r4, [r3, #0]
 800d8ec:	4605      	mov	r5, r0
 800d8ee:	b334      	cbz	r4, 800d93e <rmw_context_fini+0x5a>
 800d8f0:	2600      	movs	r6, #0
 800d8f2:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800d8f6:	6902      	ldr	r2, [r0, #16]
 800d8f8:	428a      	cmp	r2, r1
 800d8fa:	d018      	beq.n	800d92e <rmw_context_fini+0x4a>
 800d8fc:	2c00      	cmp	r4, #0
 800d8fe:	d1f8      	bne.n	800d8f2 <rmw_context_fini+0xe>
 800d900:	b189      	cbz	r1, 800d926 <rmw_context_fini+0x42>
 800d902:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800d906:	789b      	ldrb	r3, [r3, #2]
 800d908:	2b01      	cmp	r3, #1
 800d90a:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800d90e:	bf14      	ite	ne
 800d910:	210a      	movne	r1, #10
 800d912:	2100      	moveq	r1, #0
 800d914:	f003 fd30 	bl	8011378 <uxr_delete_session_retries>
 800d918:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800d91a:	f000 fd09 	bl	800e330 <rmw_uxrce_fini_session_memory>
 800d91e:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800d920:	3010      	adds	r0, #16
 800d922:	f002 fd83 	bl	801042c <uxr_close_custom_transport>
 800d926:	2300      	movs	r3, #0
 800d928:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800d92a:	4630      	mov	r0, r6
 800d92c:	bd70      	pop	{r4, r5, r6, pc}
 800d92e:	3018      	adds	r0, #24
 800d930:	f000 f89c 	bl	800da6c <rmw_destroy_node>
 800d934:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d936:	4606      	mov	r6, r0
 800d938:	2c00      	cmp	r4, #0
 800d93a:	d1da      	bne.n	800d8f2 <rmw_context_fini+0xe>
 800d93c:	e7e0      	b.n	800d900 <rmw_context_fini+0x1c>
 800d93e:	4626      	mov	r6, r4
 800d940:	e7de      	b.n	800d900 <rmw_context_fini+0x1c>
 800d942:	bf00      	nop
 800d944:	2000ae9c 	.word	0x2000ae9c

0800d948 <create_node>:
 800d948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d94c:	b083      	sub	sp, #12
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d05f      	beq.n	800da12 <create_node+0xca>
 800d952:	4606      	mov	r6, r0
 800d954:	4835      	ldr	r0, [pc, #212]	@ (800da2c <create_node+0xe4>)
 800d956:	460f      	mov	r7, r1
 800d958:	4690      	mov	r8, r2
 800d95a:	461d      	mov	r5, r3
 800d95c:	f009 f930 	bl	8016bc0 <get_memory>
 800d960:	2800      	cmp	r0, #0
 800d962:	d056      	beq.n	800da12 <create_node+0xca>
 800d964:	6884      	ldr	r4, [r0, #8]
 800d966:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800d968:	6123      	str	r3, [r4, #16]
 800d96a:	f009 f991 	bl	8016c90 <rmw_get_implementation_identifier>
 800d96e:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800d972:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800d976:	f8c4 9020 	str.w	r9, [r4, #32]
 800d97a:	4630      	mov	r0, r6
 800d97c:	f7f2 fc5a 	bl	8000234 <strlen>
 800d980:	1c42      	adds	r2, r0, #1
 800d982:	2a3c      	cmp	r2, #60	@ 0x3c
 800d984:	f104 0518 	add.w	r5, r4, #24
 800d988:	d840      	bhi.n	800da0c <create_node+0xc4>
 800d98a:	4648      	mov	r0, r9
 800d98c:	4631      	mov	r1, r6
 800d98e:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800d992:	f00c f81e 	bl	80199d2 <memcpy>
 800d996:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800d99a:	4638      	mov	r0, r7
 800d99c:	f7f2 fc4a 	bl	8000234 <strlen>
 800d9a0:	1c42      	adds	r2, r0, #1
 800d9a2:	2a3c      	cmp	r2, #60	@ 0x3c
 800d9a4:	d832      	bhi.n	800da0c <create_node+0xc4>
 800d9a6:	4639      	mov	r1, r7
 800d9a8:	4648      	mov	r0, r9
 800d9aa:	f00c f812 	bl	80199d2 <memcpy>
 800d9ae:	6923      	ldr	r3, [r4, #16]
 800d9b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d9b4:	2101      	movs	r1, #1
 800d9b6:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800d9ba:	1842      	adds	r2, r0, r1
 800d9bc:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800d9c0:	f002 fd38 	bl	8010434 <uxr_object_id>
 800d9c4:	6160      	str	r0, [r4, #20]
 800d9c6:	783b      	ldrb	r3, [r7, #0]
 800d9c8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d9ca:	d127      	bne.n	800da1c <create_node+0xd4>
 800d9cc:	787b      	ldrb	r3, [r7, #1]
 800d9ce:	bb2b      	cbnz	r3, 800da1c <create_node+0xd4>
 800d9d0:	4a17      	ldr	r2, [pc, #92]	@ (800da30 <create_node+0xe8>)
 800d9d2:	4818      	ldr	r0, [pc, #96]	@ (800da34 <create_node+0xec>)
 800d9d4:	4633      	mov	r3, r6
 800d9d6:	213c      	movs	r1, #60	@ 0x3c
 800d9d8:	f00b fdbe 	bl	8019558 <sniprintf>
 800d9dc:	6920      	ldr	r0, [r4, #16]
 800d9de:	4915      	ldr	r1, [pc, #84]	@ (800da34 <create_node+0xec>)
 800d9e0:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800d9e4:	9100      	str	r1, [sp, #0]
 800d9e6:	2106      	movs	r1, #6
 800d9e8:	9101      	str	r1, [sp, #4]
 800d9ea:	6811      	ldr	r1, [r2, #0]
 800d9ec:	6962      	ldr	r2, [r4, #20]
 800d9ee:	fa1f f388 	uxth.w	r3, r8
 800d9f2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d9f6:	f002 fb4d 	bl	8010094 <uxr_buffer_create_participant_bin>
 800d9fa:	4602      	mov	r2, r0
 800d9fc:	6920      	ldr	r0, [r4, #16]
 800d9fe:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800da02:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800da06:	f000 fe09 	bl	800e61c <run_xrce_session>
 800da0a:	b918      	cbnz	r0, 800da14 <create_node+0xcc>
 800da0c:	4628      	mov	r0, r5
 800da0e:	f000 fc95 	bl	800e33c <rmw_uxrce_fini_node_memory>
 800da12:	2500      	movs	r5, #0
 800da14:	4628      	mov	r0, r5
 800da16:	b003      	add	sp, #12
 800da18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da1c:	4a06      	ldr	r2, [pc, #24]	@ (800da38 <create_node+0xf0>)
 800da1e:	9600      	str	r6, [sp, #0]
 800da20:	463b      	mov	r3, r7
 800da22:	213c      	movs	r1, #60	@ 0x3c
 800da24:	4803      	ldr	r0, [pc, #12]	@ (800da34 <create_node+0xec>)
 800da26:	f00b fd97 	bl	8019558 <sniprintf>
 800da2a:	e7d7      	b.n	800d9dc <create_node+0x94>
 800da2c:	2000ae9c 	.word	0x2000ae9c
 800da30:	0801a8f4 	.word	0x0801a8f4
 800da34:	20006590 	.word	0x20006590
 800da38:	0801a8b8 	.word	0x0801a8b8

0800da3c <rmw_create_node>:
 800da3c:	b199      	cbz	r1, 800da66 <rmw_create_node+0x2a>
 800da3e:	780b      	ldrb	r3, [r1, #0]
 800da40:	468c      	mov	ip, r1
 800da42:	b183      	cbz	r3, 800da66 <rmw_create_node+0x2a>
 800da44:	b410      	push	{r4}
 800da46:	4614      	mov	r4, r2
 800da48:	b14a      	cbz	r2, 800da5e <rmw_create_node+0x22>
 800da4a:	7813      	ldrb	r3, [r2, #0]
 800da4c:	b13b      	cbz	r3, 800da5e <rmw_create_node+0x22>
 800da4e:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800da50:	4603      	mov	r3, r0
 800da52:	4621      	mov	r1, r4
 800da54:	4660      	mov	r0, ip
 800da56:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da5a:	f7ff bf75 	b.w	800d948 <create_node>
 800da5e:	2000      	movs	r0, #0
 800da60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da64:	4770      	bx	lr
 800da66:	2000      	movs	r0, #0
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop

0800da6c <rmw_destroy_node>:
 800da6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da6e:	b328      	cbz	r0, 800dabc <rmw_destroy_node+0x50>
 800da70:	4607      	mov	r7, r0
 800da72:	6800      	ldr	r0, [r0, #0]
 800da74:	b120      	cbz	r0, 800da80 <rmw_destroy_node+0x14>
 800da76:	4b36      	ldr	r3, [pc, #216]	@ (800db50 <rmw_destroy_node+0xe4>)
 800da78:	6819      	ldr	r1, [r3, #0]
 800da7a:	f7f2 fbd1 	bl	8000220 <strcmp>
 800da7e:	b9e8      	cbnz	r0, 800dabc <rmw_destroy_node+0x50>
 800da80:	687d      	ldr	r5, [r7, #4]
 800da82:	b1dd      	cbz	r5, 800dabc <rmw_destroy_node+0x50>
 800da84:	4b33      	ldr	r3, [pc, #204]	@ (800db54 <rmw_destroy_node+0xe8>)
 800da86:	681c      	ldr	r4, [r3, #0]
 800da88:	2c00      	cmp	r4, #0
 800da8a:	d05f      	beq.n	800db4c <rmw_destroy_node+0xe0>
 800da8c:	2600      	movs	r6, #0
 800da8e:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800da92:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800da96:	429d      	cmp	r5, r3
 800da98:	d013      	beq.n	800dac2 <rmw_destroy_node+0x56>
 800da9a:	2c00      	cmp	r4, #0
 800da9c:	d1f7      	bne.n	800da8e <rmw_destroy_node+0x22>
 800da9e:	4b2e      	ldr	r3, [pc, #184]	@ (800db58 <rmw_destroy_node+0xec>)
 800daa0:	681c      	ldr	r4, [r3, #0]
 800daa2:	b1c4      	cbz	r4, 800dad6 <rmw_destroy_node+0x6a>
 800daa4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800daa8:	6a0b      	ldr	r3, [r1, #32]
 800daaa:	429d      	cmp	r5, r3
 800daac:	d1f9      	bne.n	800daa2 <rmw_destroy_node+0x36>
 800daae:	317c      	adds	r1, #124	@ 0x7c
 800dab0:	4638      	mov	r0, r7
 800dab2:	f000 fa45 	bl	800df40 <rmw_destroy_subscription>
 800dab6:	2801      	cmp	r0, #1
 800dab8:	4606      	mov	r6, r0
 800daba:	d1f2      	bne.n	800daa2 <rmw_destroy_node+0x36>
 800dabc:	2601      	movs	r6, #1
 800dabe:	4630      	mov	r0, r6
 800dac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dac2:	3184      	adds	r1, #132	@ 0x84
 800dac4:	4638      	mov	r0, r7
 800dac6:	f000 f9a5 	bl	800de14 <rmw_destroy_publisher>
 800daca:	2801      	cmp	r0, #1
 800dacc:	4606      	mov	r6, r0
 800dace:	d0f5      	beq.n	800dabc <rmw_destroy_node+0x50>
 800dad0:	2c00      	cmp	r4, #0
 800dad2:	d1dc      	bne.n	800da8e <rmw_destroy_node+0x22>
 800dad4:	e7e3      	b.n	800da9e <rmw_destroy_node+0x32>
 800dad6:	4b21      	ldr	r3, [pc, #132]	@ (800db5c <rmw_destroy_node+0xf0>)
 800dad8:	681c      	ldr	r4, [r3, #0]
 800dada:	b16c      	cbz	r4, 800daf8 <rmw_destroy_node+0x8c>
 800dadc:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800dae0:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800dae2:	429d      	cmp	r5, r3
 800dae4:	d1f9      	bne.n	800dada <rmw_destroy_node+0x6e>
 800dae6:	317c      	adds	r1, #124	@ 0x7c
 800dae8:	4638      	mov	r0, r7
 800daea:	f000 f9e5 	bl	800deb8 <rmw_destroy_service>
 800daee:	2801      	cmp	r0, #1
 800daf0:	4606      	mov	r6, r0
 800daf2:	d0e3      	beq.n	800dabc <rmw_destroy_node+0x50>
 800daf4:	2c00      	cmp	r4, #0
 800daf6:	d1f1      	bne.n	800dadc <rmw_destroy_node+0x70>
 800daf8:	4b19      	ldr	r3, [pc, #100]	@ (800db60 <rmw_destroy_node+0xf4>)
 800dafa:	681c      	ldr	r4, [r3, #0]
 800dafc:	b16c      	cbz	r4, 800db1a <rmw_destroy_node+0xae>
 800dafe:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800db02:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800db04:	429d      	cmp	r5, r3
 800db06:	d1f9      	bne.n	800dafc <rmw_destroy_node+0x90>
 800db08:	317c      	adds	r1, #124	@ 0x7c
 800db0a:	4638      	mov	r0, r7
 800db0c:	f009 f87c 	bl	8016c08 <rmw_destroy_client>
 800db10:	2801      	cmp	r0, #1
 800db12:	4606      	mov	r6, r0
 800db14:	d0d2      	beq.n	800dabc <rmw_destroy_node+0x50>
 800db16:	2c00      	cmp	r4, #0
 800db18:	d1f1      	bne.n	800dafe <rmw_destroy_node+0x92>
 800db1a:	6928      	ldr	r0, [r5, #16]
 800db1c:	696a      	ldr	r2, [r5, #20]
 800db1e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800db22:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800db26:	6819      	ldr	r1, [r3, #0]
 800db28:	f002 fa68 	bl	800fffc <uxr_buffer_delete_entity>
 800db2c:	4602      	mov	r2, r0
 800db2e:	6928      	ldr	r0, [r5, #16]
 800db30:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800db34:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800db38:	f000 fd70 	bl	800e61c <run_xrce_session>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	bf08      	it	eq
 800db40:	2602      	moveq	r6, #2
 800db42:	4638      	mov	r0, r7
 800db44:	f000 fbfa 	bl	800e33c <rmw_uxrce_fini_node_memory>
 800db48:	4630      	mov	r0, r6
 800db4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db4c:	4626      	mov	r6, r4
 800db4e:	e7a6      	b.n	800da9e <rmw_destroy_node+0x32>
 800db50:	0801b2a8 	.word	0x0801b2a8
 800db54:	2000aeac 	.word	0x2000aeac
 800db58:	2000aeec 	.word	0x2000aeec
 800db5c:	2000aebc 	.word	0x2000aebc
 800db60:	200065cc 	.word	0x200065cc

0800db64 <rmw_node_get_graph_guard_condition>:
 800db64:	6843      	ldr	r3, [r0, #4]
 800db66:	6918      	ldr	r0, [r3, #16]
 800db68:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop

0800db70 <flush_session>:
 800db70:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800db72:	f003 ba65 	b.w	8011040 <uxr_run_session_until_confirm_delivery>
 800db76:	bf00      	nop

0800db78 <rmw_publish>:
 800db78:	2800      	cmp	r0, #0
 800db7a:	d053      	beq.n	800dc24 <rmw_publish+0xac>
 800db7c:	b570      	push	{r4, r5, r6, lr}
 800db7e:	460d      	mov	r5, r1
 800db80:	b08e      	sub	sp, #56	@ 0x38
 800db82:	2900      	cmp	r1, #0
 800db84:	d04b      	beq.n	800dc1e <rmw_publish+0xa6>
 800db86:	4604      	mov	r4, r0
 800db88:	6800      	ldr	r0, [r0, #0]
 800db8a:	f000 fdc7 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800db8e:	2800      	cmp	r0, #0
 800db90:	d045      	beq.n	800dc1e <rmw_publish+0xa6>
 800db92:	6866      	ldr	r6, [r4, #4]
 800db94:	2e00      	cmp	r6, #0
 800db96:	d042      	beq.n	800dc1e <rmw_publish+0xa6>
 800db98:	69b4      	ldr	r4, [r6, #24]
 800db9a:	4628      	mov	r0, r5
 800db9c:	6923      	ldr	r3, [r4, #16]
 800db9e:	4798      	blx	r3
 800dba0:	69f3      	ldr	r3, [r6, #28]
 800dba2:	9005      	str	r0, [sp, #20]
 800dba4:	b113      	cbz	r3, 800dbac <rmw_publish+0x34>
 800dba6:	a805      	add	r0, sp, #20
 800dba8:	4798      	blx	r3
 800dbaa:	9805      	ldr	r0, [sp, #20]
 800dbac:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800dbb0:	691b      	ldr	r3, [r3, #16]
 800dbb2:	9000      	str	r0, [sp, #0]
 800dbb4:	6972      	ldr	r2, [r6, #20]
 800dbb6:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800dbb8:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800dbbc:	ab06      	add	r3, sp, #24
 800dbbe:	f004 fd11 	bl	80125e4 <uxr_prepare_output_stream>
 800dbc2:	b1d8      	cbz	r0, 800dbfc <rmw_publish+0x84>
 800dbc4:	68a3      	ldr	r3, [r4, #8]
 800dbc6:	a906      	add	r1, sp, #24
 800dbc8:	4628      	mov	r0, r5
 800dbca:	4798      	blx	r3
 800dbcc:	6a33      	ldr	r3, [r6, #32]
 800dbce:	4604      	mov	r4, r0
 800dbd0:	b10b      	cbz	r3, 800dbd6 <rmw_publish+0x5e>
 800dbd2:	a806      	add	r0, sp, #24
 800dbd4:	4798      	blx	r3
 800dbd6:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800dbda:	2b01      	cmp	r3, #1
 800dbdc:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800dbe0:	d022      	beq.n	800dc28 <rmw_publish+0xb0>
 800dbe2:	6918      	ldr	r0, [r3, #16]
 800dbe4:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800dbe6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dbea:	f003 fa29 	bl	8011040 <uxr_run_session_until_confirm_delivery>
 800dbee:	4020      	ands	r0, r4
 800dbf0:	b2c4      	uxtb	r4, r0
 800dbf2:	f084 0001 	eor.w	r0, r4, #1
 800dbf6:	b2c0      	uxtb	r0, r0
 800dbf8:	b00e      	add	sp, #56	@ 0x38
 800dbfa:	bd70      	pop	{r4, r5, r6, pc}
 800dbfc:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800dc00:	6918      	ldr	r0, [r3, #16]
 800dc02:	9b05      	ldr	r3, [sp, #20]
 800dc04:	9300      	str	r3, [sp, #0]
 800dc06:	4b0b      	ldr	r3, [pc, #44]	@ (800dc34 <rmw_publish+0xbc>)
 800dc08:	9301      	str	r3, [sp, #4]
 800dc0a:	9602      	str	r6, [sp, #8]
 800dc0c:	6972      	ldr	r2, [r6, #20]
 800dc0e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800dc10:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dc14:	ab06      	add	r3, sp, #24
 800dc16:	f004 fd15 	bl	8012644 <uxr_prepare_output_stream_fragmented>
 800dc1a:	2800      	cmp	r0, #0
 800dc1c:	d1d2      	bne.n	800dbc4 <rmw_publish+0x4c>
 800dc1e:	2001      	movs	r0, #1
 800dc20:	b00e      	add	sp, #56	@ 0x38
 800dc22:	bd70      	pop	{r4, r5, r6, pc}
 800dc24:	2001      	movs	r0, #1
 800dc26:	4770      	bx	lr
 800dc28:	6918      	ldr	r0, [r3, #16]
 800dc2a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dc2e:	f002 fe47 	bl	80108c0 <uxr_flash_output_streams>
 800dc32:	e7de      	b.n	800dbf2 <rmw_publish+0x7a>
 800dc34:	0800db71 	.word	0x0800db71

0800dc38 <rmw_create_publisher>:
 800dc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc3c:	b087      	sub	sp, #28
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	f000 80cc 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc44:	460e      	mov	r6, r1
 800dc46:	2900      	cmp	r1, #0
 800dc48:	f000 80c8 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc4c:	4604      	mov	r4, r0
 800dc4e:	6800      	ldr	r0, [r0, #0]
 800dc50:	4615      	mov	r5, r2
 800dc52:	4698      	mov	r8, r3
 800dc54:	f000 fd62 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800dc58:	2800      	cmp	r0, #0
 800dc5a:	f000 80bf 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc5e:	2d00      	cmp	r5, #0
 800dc60:	f000 80bc 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc64:	782b      	ldrb	r3, [r5, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	f000 80b8 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc6c:	f1b8 0f00 	cmp.w	r8, #0
 800dc70:	f000 80b4 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc74:	485c      	ldr	r0, [pc, #368]	@ (800dde8 <rmw_create_publisher+0x1b0>)
 800dc76:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800dc7a:	f008 ffa1 	bl	8016bc0 <get_memory>
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	f000 80ac 	beq.w	800dddc <rmw_create_publisher+0x1a4>
 800dc84:	6884      	ldr	r4, [r0, #8]
 800dc86:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800dc8a:	f009 f801 	bl	8016c90 <rmw_get_implementation_identifier>
 800dc8e:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800dc92:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800dc96:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800dc9a:	4628      	mov	r0, r5
 800dc9c:	f7f2 faca 	bl	8000234 <strlen>
 800dca0:	3001      	adds	r0, #1
 800dca2:	283c      	cmp	r0, #60	@ 0x3c
 800dca4:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800dca8:	f200 8091 	bhi.w	800ddce <rmw_create_publisher+0x196>
 800dcac:	4a4f      	ldr	r2, [pc, #316]	@ (800ddec <rmw_create_publisher+0x1b4>)
 800dcae:	462b      	mov	r3, r5
 800dcb0:	213c      	movs	r1, #60	@ 0x3c
 800dcb2:	4650      	mov	r0, sl
 800dcb4:	f00b fc50 	bl	8019558 <sniprintf>
 800dcb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800dcbc:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800dcbe:	4641      	mov	r1, r8
 800dcc0:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800dcc4:	2250      	movs	r2, #80	@ 0x50
 800dcc6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800dcca:	f00b fe82 	bl	80199d2 <memcpy>
 800dcce:	f898 3008 	ldrb.w	r3, [r8, #8]
 800dcd2:	4947      	ldr	r1, [pc, #284]	@ (800ddf0 <rmw_create_publisher+0x1b8>)
 800dcd4:	2b02      	cmp	r3, #2
 800dcd6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dcda:	bf0c      	ite	eq
 800dcdc:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800dce0:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800dce4:	67a3      	str	r3, [r4, #120]	@ 0x78
 800dce6:	2300      	movs	r3, #0
 800dce8:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800dcec:	4630      	mov	r0, r6
 800dcee:	f000 fd23 	bl	800e738 <get_message_typesupport_handle>
 800dcf2:	2800      	cmp	r0, #0
 800dcf4:	d06b      	beq.n	800ddce <rmw_create_publisher+0x196>
 800dcf6:	6842      	ldr	r2, [r0, #4]
 800dcf8:	61a2      	str	r2, [r4, #24]
 800dcfa:	2a00      	cmp	r2, #0
 800dcfc:	d067      	beq.n	800ddce <rmw_create_publisher+0x196>
 800dcfe:	4629      	mov	r1, r5
 800dd00:	4643      	mov	r3, r8
 800dd02:	4648      	mov	r0, r9
 800dd04:	f008 ffca 	bl	8016c9c <create_topic>
 800dd08:	6260      	str	r0, [r4, #36]	@ 0x24
 800dd0a:	2800      	cmp	r0, #0
 800dd0c:	d063      	beq.n	800ddd6 <rmw_create_publisher+0x19e>
 800dd0e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dd16:	2103      	movs	r1, #3
 800dd18:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800dd1c:	1c42      	adds	r2, r0, #1
 800dd1e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800dd22:	f002 fb87 	bl	8010434 <uxr_object_id>
 800dd26:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800dd2a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd2e:	6120      	str	r0, [r4, #16]
 800dd30:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800dd34:	6910      	ldr	r0, [r2, #16]
 800dd36:	2506      	movs	r5, #6
 800dd38:	9500      	str	r5, [sp, #0]
 800dd3a:	6819      	ldr	r1, [r3, #0]
 800dd3c:	6922      	ldr	r2, [r4, #16]
 800dd3e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800dd42:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dd46:	f002 fa0d 	bl	8010164 <uxr_buffer_create_publisher_bin>
 800dd4a:	4602      	mov	r2, r0
 800dd4c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800dd50:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800dd54:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800dd58:	f000 fc60 	bl	800e61c <run_xrce_session>
 800dd5c:	b3b8      	cbz	r0, 800ddce <rmw_create_publisher+0x196>
 800dd5e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dd66:	2105      	movs	r1, #5
 800dd68:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800dd6c:	1c42      	adds	r2, r0, #1
 800dd6e:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800dd72:	f002 fb5f 	bl	8010434 <uxr_object_id>
 800dd76:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800dd7a:	6160      	str	r0, [r4, #20]
 800dd7c:	691e      	ldr	r6, [r3, #16]
 800dd7e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd82:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800dd86:	f10d 0a10 	add.w	sl, sp, #16
 800dd8a:	4641      	mov	r1, r8
 800dd8c:	4650      	mov	r0, sl
 800dd8e:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800dd92:	f000 fc5f 	bl	800e654 <convert_qos_profile>
 800dd96:	9503      	str	r5, [sp, #12]
 800dd98:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800dd9c:	9001      	str	r0, [sp, #4]
 800dd9e:	f8ad 1008 	strh.w	r1, [sp, #8]
 800dda2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800dda6:	9300      	str	r3, [sp, #0]
 800dda8:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800ddac:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800ddb0:	f8d8 1000 	ldr.w	r1, [r8]
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f002 fa05 	bl	80101c4 <uxr_buffer_create_datawriter_bin>
 800ddba:	4602      	mov	r2, r0
 800ddbc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ddc0:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ddc4:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ddc8:	f000 fc28 	bl	800e61c <run_xrce_session>
 800ddcc:	b938      	cbnz	r0, 800ddde <rmw_create_publisher+0x1a6>
 800ddce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ddd0:	b108      	cbz	r0, 800ddd6 <rmw_create_publisher+0x19e>
 800ddd2:	f000 fb23 	bl	800e41c <rmw_uxrce_fini_topic_memory>
 800ddd6:	4638      	mov	r0, r7
 800ddd8:	f000 fac8 	bl	800e36c <rmw_uxrce_fini_publisher_memory>
 800dddc:	2700      	movs	r7, #0
 800ddde:	4638      	mov	r0, r7
 800dde0:	b007      	add	sp, #28
 800dde2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde6:	bf00      	nop
 800dde8:	2000aeac 	.word	0x2000aeac
 800ddec:	0801a8f4 	.word	0x0801a8f4
 800ddf0:	0801a8c0 	.word	0x0801a8c0

0800ddf4 <rmw_publisher_get_actual_qos>:
 800ddf4:	b150      	cbz	r0, 800de0c <rmw_publisher_get_actual_qos+0x18>
 800ddf6:	b508      	push	{r3, lr}
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	b149      	cbz	r1, 800de10 <rmw_publisher_get_actual_qos+0x1c>
 800ddfc:	6841      	ldr	r1, [r0, #4]
 800ddfe:	2250      	movs	r2, #80	@ 0x50
 800de00:	3128      	adds	r1, #40	@ 0x28
 800de02:	4618      	mov	r0, r3
 800de04:	f00b fde5 	bl	80199d2 <memcpy>
 800de08:	2000      	movs	r0, #0
 800de0a:	bd08      	pop	{r3, pc}
 800de0c:	200b      	movs	r0, #11
 800de0e:	4770      	bx	lr
 800de10:	200b      	movs	r0, #11
 800de12:	bd08      	pop	{r3, pc}

0800de14 <rmw_destroy_publisher>:
 800de14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de16:	b128      	cbz	r0, 800de24 <rmw_destroy_publisher+0x10>
 800de18:	4604      	mov	r4, r0
 800de1a:	6800      	ldr	r0, [r0, #0]
 800de1c:	460d      	mov	r5, r1
 800de1e:	f000 fc7d 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800de22:	b910      	cbnz	r0, 800de2a <rmw_destroy_publisher+0x16>
 800de24:	2401      	movs	r4, #1
 800de26:	4620      	mov	r0, r4
 800de28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de2a:	6863      	ldr	r3, [r4, #4]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d0f9      	beq.n	800de24 <rmw_destroy_publisher+0x10>
 800de30:	2d00      	cmp	r5, #0
 800de32:	d0f7      	beq.n	800de24 <rmw_destroy_publisher+0x10>
 800de34:	6828      	ldr	r0, [r5, #0]
 800de36:	f000 fc71 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800de3a:	2800      	cmp	r0, #0
 800de3c:	d0f2      	beq.n	800de24 <rmw_destroy_publisher+0x10>
 800de3e:	686c      	ldr	r4, [r5, #4]
 800de40:	2c00      	cmp	r4, #0
 800de42:	d0ef      	beq.n	800de24 <rmw_destroy_publisher+0x10>
 800de44:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800de46:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800de4a:	f008 ff77 	bl	8016d3c <destroy_topic>
 800de4e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800de52:	6962      	ldr	r2, [r4, #20]
 800de54:	6918      	ldr	r0, [r3, #16]
 800de56:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800de5a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800de5e:	6819      	ldr	r1, [r3, #0]
 800de60:	f002 f8cc 	bl	800fffc <uxr_buffer_delete_entity>
 800de64:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800de68:	6922      	ldr	r2, [r4, #16]
 800de6a:	691b      	ldr	r3, [r3, #16]
 800de6c:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800de70:	4604      	mov	r4, r0
 800de72:	6809      	ldr	r1, [r1, #0]
 800de74:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800de78:	f002 f8c0 	bl	800fffc <uxr_buffer_delete_entity>
 800de7c:	693e      	ldr	r6, [r7, #16]
 800de7e:	4622      	mov	r2, r4
 800de80:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800de84:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800de88:	4604      	mov	r4, r0
 800de8a:	4630      	mov	r0, r6
 800de8c:	f000 fbc6 	bl	800e61c <run_xrce_session>
 800de90:	693e      	ldr	r6, [r7, #16]
 800de92:	4622      	mov	r2, r4
 800de94:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800de98:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800de9c:	4604      	mov	r4, r0
 800de9e:	4630      	mov	r0, r6
 800dea0:	f000 fbbc 	bl	800e61c <run_xrce_session>
 800dea4:	b12c      	cbz	r4, 800deb2 <rmw_destroy_publisher+0x9e>
 800dea6:	b120      	cbz	r0, 800deb2 <rmw_destroy_publisher+0x9e>
 800dea8:	2400      	movs	r4, #0
 800deaa:	4628      	mov	r0, r5
 800deac:	f000 fa5e 	bl	800e36c <rmw_uxrce_fini_publisher_memory>
 800deb0:	e7b9      	b.n	800de26 <rmw_destroy_publisher+0x12>
 800deb2:	2402      	movs	r4, #2
 800deb4:	e7f9      	b.n	800deaa <rmw_destroy_publisher+0x96>
 800deb6:	bf00      	nop

0800deb8 <rmw_destroy_service>:
 800deb8:	b570      	push	{r4, r5, r6, lr}
 800deba:	b128      	cbz	r0, 800dec8 <rmw_destroy_service+0x10>
 800debc:	4604      	mov	r4, r0
 800debe:	6800      	ldr	r0, [r0, #0]
 800dec0:	460d      	mov	r5, r1
 800dec2:	f000 fc2b 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800dec6:	b910      	cbnz	r0, 800dece <rmw_destroy_service+0x16>
 800dec8:	2401      	movs	r4, #1
 800deca:	4620      	mov	r0, r4
 800decc:	bd70      	pop	{r4, r5, r6, pc}
 800dece:	6863      	ldr	r3, [r4, #4]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d0f9      	beq.n	800dec8 <rmw_destroy_service+0x10>
 800ded4:	2d00      	cmp	r5, #0
 800ded6:	d0f7      	beq.n	800dec8 <rmw_destroy_service+0x10>
 800ded8:	6828      	ldr	r0, [r5, #0]
 800deda:	f000 fc1f 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800dede:	2800      	cmp	r0, #0
 800dee0:	d0f2      	beq.n	800dec8 <rmw_destroy_service+0x10>
 800dee2:	686e      	ldr	r6, [r5, #4]
 800dee4:	2e00      	cmp	r6, #0
 800dee6:	d0ef      	beq.n	800dec8 <rmw_destroy_service+0x10>
 800dee8:	6864      	ldr	r4, [r4, #4]
 800deea:	6932      	ldr	r2, [r6, #16]
 800deec:	6920      	ldr	r0, [r4, #16]
 800deee:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800def2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800def6:	6819      	ldr	r1, [r3, #0]
 800def8:	f002 facc 	bl	8010494 <uxr_buffer_cancel_data>
 800defc:	4602      	mov	r2, r0
 800defe:	6920      	ldr	r0, [r4, #16]
 800df00:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800df04:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800df08:	f000 fb88 	bl	800e61c <run_xrce_session>
 800df0c:	6920      	ldr	r0, [r4, #16]
 800df0e:	6932      	ldr	r2, [r6, #16]
 800df10:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800df14:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800df18:	6819      	ldr	r1, [r3, #0]
 800df1a:	f002 f86f 	bl	800fffc <uxr_buffer_delete_entity>
 800df1e:	4602      	mov	r2, r0
 800df20:	6920      	ldr	r0, [r4, #16]
 800df22:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800df26:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800df2a:	f000 fb77 	bl	800e61c <run_xrce_session>
 800df2e:	2800      	cmp	r0, #0
 800df30:	4628      	mov	r0, r5
 800df32:	bf14      	ite	ne
 800df34:	2400      	movne	r4, #0
 800df36:	2402      	moveq	r4, #2
 800df38:	f000 fa44 	bl	800e3c4 <rmw_uxrce_fini_service_memory>
 800df3c:	e7c5      	b.n	800deca <rmw_destroy_service+0x12>
 800df3e:	bf00      	nop

0800df40 <rmw_destroy_subscription>:
 800df40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df42:	b128      	cbz	r0, 800df50 <rmw_destroy_subscription+0x10>
 800df44:	4604      	mov	r4, r0
 800df46:	6800      	ldr	r0, [r0, #0]
 800df48:	460d      	mov	r5, r1
 800df4a:	f000 fbe7 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800df4e:	b910      	cbnz	r0, 800df56 <rmw_destroy_subscription+0x16>
 800df50:	2401      	movs	r4, #1
 800df52:	4620      	mov	r0, r4
 800df54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df56:	6863      	ldr	r3, [r4, #4]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d0f9      	beq.n	800df50 <rmw_destroy_subscription+0x10>
 800df5c:	2d00      	cmp	r5, #0
 800df5e:	d0f7      	beq.n	800df50 <rmw_destroy_subscription+0x10>
 800df60:	6828      	ldr	r0, [r5, #0]
 800df62:	f000 fbdb 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 800df66:	2800      	cmp	r0, #0
 800df68:	d0f2      	beq.n	800df50 <rmw_destroy_subscription+0x10>
 800df6a:	686c      	ldr	r4, [r5, #4]
 800df6c:	2c00      	cmp	r4, #0
 800df6e:	d0ef      	beq.n	800df50 <rmw_destroy_subscription+0x10>
 800df70:	6a26      	ldr	r6, [r4, #32]
 800df72:	6962      	ldr	r2, [r4, #20]
 800df74:	6930      	ldr	r0, [r6, #16]
 800df76:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800df7a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800df7e:	6819      	ldr	r1, [r3, #0]
 800df80:	f002 fa88 	bl	8010494 <uxr_buffer_cancel_data>
 800df84:	4602      	mov	r2, r0
 800df86:	6930      	ldr	r0, [r6, #16]
 800df88:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800df8c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800df90:	f000 fb44 	bl	800e61c <run_xrce_session>
 800df94:	69e0      	ldr	r0, [r4, #28]
 800df96:	f008 fed1 	bl	8016d3c <destroy_topic>
 800df9a:	6a23      	ldr	r3, [r4, #32]
 800df9c:	6962      	ldr	r2, [r4, #20]
 800df9e:	6918      	ldr	r0, [r3, #16]
 800dfa0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800dfa4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800dfa8:	6819      	ldr	r1, [r3, #0]
 800dfaa:	f002 f827 	bl	800fffc <uxr_buffer_delete_entity>
 800dfae:	6a23      	ldr	r3, [r4, #32]
 800dfb0:	6922      	ldr	r2, [r4, #16]
 800dfb2:	691b      	ldr	r3, [r3, #16]
 800dfb4:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800dfb8:	4604      	mov	r4, r0
 800dfba:	6809      	ldr	r1, [r1, #0]
 800dfbc:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800dfc0:	f002 f81c 	bl	800fffc <uxr_buffer_delete_entity>
 800dfc4:	6937      	ldr	r7, [r6, #16]
 800dfc6:	4622      	mov	r2, r4
 800dfc8:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800dfcc:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800dfd0:	4604      	mov	r4, r0
 800dfd2:	4638      	mov	r0, r7
 800dfd4:	f000 fb22 	bl	800e61c <run_xrce_session>
 800dfd8:	6936      	ldr	r6, [r6, #16]
 800dfda:	4622      	mov	r2, r4
 800dfdc:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800dfe0:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	4630      	mov	r0, r6
 800dfe8:	f000 fb18 	bl	800e61c <run_xrce_session>
 800dfec:	b12c      	cbz	r4, 800dffa <rmw_destroy_subscription+0xba>
 800dfee:	b120      	cbz	r0, 800dffa <rmw_destroy_subscription+0xba>
 800dff0:	2400      	movs	r4, #0
 800dff2:	4628      	mov	r0, r5
 800dff4:	f000 f9d0 	bl	800e398 <rmw_uxrce_fini_subscription_memory>
 800dff8:	e7ab      	b.n	800df52 <rmw_destroy_subscription+0x12>
 800dffa:	2402      	movs	r4, #2
 800dffc:	e7f9      	b.n	800dff2 <rmw_destroy_subscription+0xb2>
 800dffe:	bf00      	nop

0800e000 <rmw_uxrce_transport_init>:
 800e000:	b508      	push	{r3, lr}
 800e002:	b108      	cbz	r0, 800e008 <rmw_uxrce_transport_init+0x8>
 800e004:	f100 0210 	add.w	r2, r0, #16
 800e008:	b139      	cbz	r1, 800e01a <rmw_uxrce_transport_init+0x1a>
 800e00a:	6949      	ldr	r1, [r1, #20]
 800e00c:	4610      	mov	r0, r2
 800e00e:	f002 f9d9 	bl	80103c4 <uxr_init_custom_transport>
 800e012:	f080 0001 	eor.w	r0, r0, #1
 800e016:	b2c0      	uxtb	r0, r0
 800e018:	bd08      	pop	{r3, pc}
 800e01a:	4b04      	ldr	r3, [pc, #16]	@ (800e02c <rmw_uxrce_transport_init+0x2c>)
 800e01c:	4610      	mov	r0, r2
 800e01e:	6859      	ldr	r1, [r3, #4]
 800e020:	f002 f9d0 	bl	80103c4 <uxr_init_custom_transport>
 800e024:	f080 0001 	eor.w	r0, r0, #1
 800e028:	b2c0      	uxtb	r0, r0
 800e02a:	bd08      	pop	{r3, pc}
 800e02c:	20006574 	.word	0x20006574

0800e030 <rmw_uros_epoch_nanos>:
 800e030:	4b05      	ldr	r3, [pc, #20]	@ (800e048 <rmw_uros_epoch_nanos+0x18>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	b123      	cbz	r3, 800e040 <rmw_uros_epoch_nanos+0x10>
 800e036:	6898      	ldr	r0, [r3, #8]
 800e038:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e03c:	f002 bc36 	b.w	80108ac <uxr_epoch_nanos>
 800e040:	2000      	movs	r0, #0
 800e042:	2100      	movs	r1, #0
 800e044:	4770      	bx	lr
 800e046:	bf00      	nop
 800e048:	2000aecc 	.word	0x2000aecc

0800e04c <rmw_uros_sync_session>:
 800e04c:	b508      	push	{r3, lr}
 800e04e:	4b07      	ldr	r3, [pc, #28]	@ (800e06c <rmw_uros_sync_session+0x20>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	b14b      	cbz	r3, 800e068 <rmw_uros_sync_session+0x1c>
 800e054:	4601      	mov	r1, r0
 800e056:	6898      	ldr	r0, [r3, #8]
 800e058:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e05c:	f003 f868 	bl	8011130 <uxr_sync_session>
 800e060:	f080 0001 	eor.w	r0, r0, #1
 800e064:	b2c0      	uxtb	r0, r0
 800e066:	bd08      	pop	{r3, pc}
 800e068:	2001      	movs	r0, #1
 800e06a:	bd08      	pop	{r3, pc}
 800e06c:	2000aecc 	.word	0x2000aecc

0800e070 <rmw_uxrce_init_service_memory>:
 800e070:	b1e2      	cbz	r2, 800e0ac <rmw_uxrce_init_service_memory+0x3c>
 800e072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e076:	7b05      	ldrb	r5, [r0, #12]
 800e078:	4606      	mov	r6, r0
 800e07a:	b9ad      	cbnz	r5, 800e0a8 <rmw_uxrce_init_service_memory+0x38>
 800e07c:	23c8      	movs	r3, #200	@ 0xc8
 800e07e:	e9c0 5500 	strd	r5, r5, [r0]
 800e082:	6083      	str	r3, [r0, #8]
 800e084:	f240 1301 	movw	r3, #257	@ 0x101
 800e088:	4617      	mov	r7, r2
 800e08a:	8183      	strh	r3, [r0, #12]
 800e08c:	460c      	mov	r4, r1
 800e08e:	46a8      	mov	r8, r5
 800e090:	4621      	mov	r1, r4
 800e092:	4630      	mov	r0, r6
 800e094:	3501      	adds	r5, #1
 800e096:	f008 fda3 	bl	8016be0 <put_memory>
 800e09a:	42af      	cmp	r7, r5
 800e09c:	60a4      	str	r4, [r4, #8]
 800e09e:	f884 800c 	strb.w	r8, [r4, #12]
 800e0a2:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e0a6:	d1f3      	bne.n	800e090 <rmw_uxrce_init_service_memory+0x20>
 800e0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0ac:	4770      	bx	lr
 800e0ae:	bf00      	nop

0800e0b0 <rmw_uxrce_init_client_memory>:
 800e0b0:	b1e2      	cbz	r2, 800e0ec <rmw_uxrce_init_client_memory+0x3c>
 800e0b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0b6:	7b05      	ldrb	r5, [r0, #12]
 800e0b8:	4606      	mov	r6, r0
 800e0ba:	b9ad      	cbnz	r5, 800e0e8 <rmw_uxrce_init_client_memory+0x38>
 800e0bc:	23c8      	movs	r3, #200	@ 0xc8
 800e0be:	e9c0 5500 	strd	r5, r5, [r0]
 800e0c2:	6083      	str	r3, [r0, #8]
 800e0c4:	f240 1301 	movw	r3, #257	@ 0x101
 800e0c8:	4617      	mov	r7, r2
 800e0ca:	8183      	strh	r3, [r0, #12]
 800e0cc:	460c      	mov	r4, r1
 800e0ce:	46a8      	mov	r8, r5
 800e0d0:	4621      	mov	r1, r4
 800e0d2:	4630      	mov	r0, r6
 800e0d4:	3501      	adds	r5, #1
 800e0d6:	f008 fd83 	bl	8016be0 <put_memory>
 800e0da:	42af      	cmp	r7, r5
 800e0dc:	60a4      	str	r4, [r4, #8]
 800e0de:	f884 800c 	strb.w	r8, [r4, #12]
 800e0e2:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e0e6:	d1f3      	bne.n	800e0d0 <rmw_uxrce_init_client_memory+0x20>
 800e0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0ec:	4770      	bx	lr
 800e0ee:	bf00      	nop

0800e0f0 <rmw_uxrce_init_publisher_memory>:
 800e0f0:	b1e2      	cbz	r2, 800e12c <rmw_uxrce_init_publisher_memory+0x3c>
 800e0f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0f6:	7b05      	ldrb	r5, [r0, #12]
 800e0f8:	4606      	mov	r6, r0
 800e0fa:	b9ad      	cbnz	r5, 800e128 <rmw_uxrce_init_publisher_memory+0x38>
 800e0fc:	23d8      	movs	r3, #216	@ 0xd8
 800e0fe:	e9c0 5500 	strd	r5, r5, [r0]
 800e102:	6083      	str	r3, [r0, #8]
 800e104:	f240 1301 	movw	r3, #257	@ 0x101
 800e108:	4617      	mov	r7, r2
 800e10a:	8183      	strh	r3, [r0, #12]
 800e10c:	460c      	mov	r4, r1
 800e10e:	46a8      	mov	r8, r5
 800e110:	4621      	mov	r1, r4
 800e112:	4630      	mov	r0, r6
 800e114:	3501      	adds	r5, #1
 800e116:	f008 fd63 	bl	8016be0 <put_memory>
 800e11a:	42af      	cmp	r7, r5
 800e11c:	60a4      	str	r4, [r4, #8]
 800e11e:	f884 800c 	strb.w	r8, [r4, #12]
 800e122:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e126:	d1f3      	bne.n	800e110 <rmw_uxrce_init_publisher_memory+0x20>
 800e128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e12c:	4770      	bx	lr
 800e12e:	bf00      	nop

0800e130 <rmw_uxrce_init_subscription_memory>:
 800e130:	b1e2      	cbz	r2, 800e16c <rmw_uxrce_init_subscription_memory+0x3c>
 800e132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e136:	7b05      	ldrb	r5, [r0, #12]
 800e138:	4606      	mov	r6, r0
 800e13a:	b9ad      	cbnz	r5, 800e168 <rmw_uxrce_init_subscription_memory+0x38>
 800e13c:	23d8      	movs	r3, #216	@ 0xd8
 800e13e:	e9c0 5500 	strd	r5, r5, [r0]
 800e142:	6083      	str	r3, [r0, #8]
 800e144:	f240 1301 	movw	r3, #257	@ 0x101
 800e148:	4617      	mov	r7, r2
 800e14a:	8183      	strh	r3, [r0, #12]
 800e14c:	460c      	mov	r4, r1
 800e14e:	46a8      	mov	r8, r5
 800e150:	4621      	mov	r1, r4
 800e152:	4630      	mov	r0, r6
 800e154:	3501      	adds	r5, #1
 800e156:	f008 fd43 	bl	8016be0 <put_memory>
 800e15a:	42af      	cmp	r7, r5
 800e15c:	60a4      	str	r4, [r4, #8]
 800e15e:	f884 800c 	strb.w	r8, [r4, #12]
 800e162:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e166:	d1f3      	bne.n	800e150 <rmw_uxrce_init_subscription_memory+0x20>
 800e168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e16c:	4770      	bx	lr
 800e16e:	bf00      	nop

0800e170 <rmw_uxrce_init_node_memory>:
 800e170:	b1e2      	cbz	r2, 800e1ac <rmw_uxrce_init_node_memory+0x3c>
 800e172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e176:	7b05      	ldrb	r5, [r0, #12]
 800e178:	4606      	mov	r6, r0
 800e17a:	b9ad      	cbnz	r5, 800e1a8 <rmw_uxrce_init_node_memory+0x38>
 800e17c:	23a4      	movs	r3, #164	@ 0xa4
 800e17e:	e9c0 5500 	strd	r5, r5, [r0]
 800e182:	6083      	str	r3, [r0, #8]
 800e184:	f240 1301 	movw	r3, #257	@ 0x101
 800e188:	4617      	mov	r7, r2
 800e18a:	8183      	strh	r3, [r0, #12]
 800e18c:	460c      	mov	r4, r1
 800e18e:	46a8      	mov	r8, r5
 800e190:	4621      	mov	r1, r4
 800e192:	4630      	mov	r0, r6
 800e194:	3501      	adds	r5, #1
 800e196:	f008 fd23 	bl	8016be0 <put_memory>
 800e19a:	42af      	cmp	r7, r5
 800e19c:	60a4      	str	r4, [r4, #8]
 800e19e:	f884 800c 	strb.w	r8, [r4, #12]
 800e1a2:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800e1a6:	d1f3      	bne.n	800e190 <rmw_uxrce_init_node_memory+0x20>
 800e1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop

0800e1b0 <rmw_uxrce_init_session_memory>:
 800e1b0:	b1ea      	cbz	r2, 800e1ee <rmw_uxrce_init_session_memory+0x3e>
 800e1b2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1b6:	7b05      	ldrb	r5, [r0, #12]
 800e1b8:	4606      	mov	r6, r0
 800e1ba:	b9b5      	cbnz	r5, 800e1ea <rmw_uxrce_init_session_memory+0x3a>
 800e1bc:	e9c0 5500 	strd	r5, r5, [r0]
 800e1c0:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800e1c4:	f240 1301 	movw	r3, #257	@ 0x101
 800e1c8:	4617      	mov	r7, r2
 800e1ca:	f8c0 8008 	str.w	r8, [r0, #8]
 800e1ce:	460c      	mov	r4, r1
 800e1d0:	8183      	strh	r3, [r0, #12]
 800e1d2:	46a9      	mov	r9, r5
 800e1d4:	4621      	mov	r1, r4
 800e1d6:	4630      	mov	r0, r6
 800e1d8:	3501      	adds	r5, #1
 800e1da:	f008 fd01 	bl	8016be0 <put_memory>
 800e1de:	42af      	cmp	r7, r5
 800e1e0:	60a4      	str	r4, [r4, #8]
 800e1e2:	f884 900c 	strb.w	r9, [r4, #12]
 800e1e6:	4444      	add	r4, r8
 800e1e8:	d1f4      	bne.n	800e1d4 <rmw_uxrce_init_session_memory+0x24>
 800e1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1ee:	4770      	bx	lr

0800e1f0 <rmw_uxrce_init_topic_memory>:
 800e1f0:	b1e2      	cbz	r2, 800e22c <rmw_uxrce_init_topic_memory+0x3c>
 800e1f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1f6:	7b05      	ldrb	r5, [r0, #12]
 800e1f8:	4606      	mov	r6, r0
 800e1fa:	b9ad      	cbnz	r5, 800e228 <rmw_uxrce_init_topic_memory+0x38>
 800e1fc:	231c      	movs	r3, #28
 800e1fe:	e9c0 5500 	strd	r5, r5, [r0]
 800e202:	6083      	str	r3, [r0, #8]
 800e204:	f240 1301 	movw	r3, #257	@ 0x101
 800e208:	4617      	mov	r7, r2
 800e20a:	8183      	strh	r3, [r0, #12]
 800e20c:	460c      	mov	r4, r1
 800e20e:	46a8      	mov	r8, r5
 800e210:	4621      	mov	r1, r4
 800e212:	4630      	mov	r0, r6
 800e214:	3501      	adds	r5, #1
 800e216:	f008 fce3 	bl	8016be0 <put_memory>
 800e21a:	42af      	cmp	r7, r5
 800e21c:	60a4      	str	r4, [r4, #8]
 800e21e:	f884 800c 	strb.w	r8, [r4, #12]
 800e222:	f104 041c 	add.w	r4, r4, #28
 800e226:	d1f3      	bne.n	800e210 <rmw_uxrce_init_topic_memory+0x20>
 800e228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e22c:	4770      	bx	lr
 800e22e:	bf00      	nop

0800e230 <rmw_uxrce_init_static_input_buffer_memory>:
 800e230:	b1ea      	cbz	r2, 800e26e <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800e232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e236:	7b05      	ldrb	r5, [r0, #12]
 800e238:	4606      	mov	r6, r0
 800e23a:	b9b5      	cbnz	r5, 800e26a <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800e23c:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800e240:	e9c0 5500 	strd	r5, r5, [r0]
 800e244:	6083      	str	r3, [r0, #8]
 800e246:	f240 1301 	movw	r3, #257	@ 0x101
 800e24a:	4617      	mov	r7, r2
 800e24c:	8183      	strh	r3, [r0, #12]
 800e24e:	460c      	mov	r4, r1
 800e250:	46a8      	mov	r8, r5
 800e252:	4621      	mov	r1, r4
 800e254:	4630      	mov	r0, r6
 800e256:	3501      	adds	r5, #1
 800e258:	f008 fcc2 	bl	8016be0 <put_memory>
 800e25c:	42af      	cmp	r7, r5
 800e25e:	60a4      	str	r4, [r4, #8]
 800e260:	f884 800c 	strb.w	r8, [r4, #12]
 800e264:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800e268:	d1f3      	bne.n	800e252 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800e26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e26e:	4770      	bx	lr

0800e270 <rmw_uxrce_init_init_options_impl_memory>:
 800e270:	b1e2      	cbz	r2, 800e2ac <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800e272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e276:	7b05      	ldrb	r5, [r0, #12]
 800e278:	4606      	mov	r6, r0
 800e27a:	b9ad      	cbnz	r5, 800e2a8 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800e27c:	232c      	movs	r3, #44	@ 0x2c
 800e27e:	e9c0 5500 	strd	r5, r5, [r0]
 800e282:	6083      	str	r3, [r0, #8]
 800e284:	f240 1301 	movw	r3, #257	@ 0x101
 800e288:	4617      	mov	r7, r2
 800e28a:	8183      	strh	r3, [r0, #12]
 800e28c:	460c      	mov	r4, r1
 800e28e:	46a8      	mov	r8, r5
 800e290:	4621      	mov	r1, r4
 800e292:	4630      	mov	r0, r6
 800e294:	3501      	adds	r5, #1
 800e296:	f008 fca3 	bl	8016be0 <put_memory>
 800e29a:	42af      	cmp	r7, r5
 800e29c:	60a4      	str	r4, [r4, #8]
 800e29e:	f884 800c 	strb.w	r8, [r4, #12]
 800e2a2:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800e2a6:	d1f3      	bne.n	800e290 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800e2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop

0800e2b0 <rmw_uxrce_init_wait_set_memory>:
 800e2b0:	b1e2      	cbz	r2, 800e2ec <rmw_uxrce_init_wait_set_memory+0x3c>
 800e2b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2b6:	7b05      	ldrb	r5, [r0, #12]
 800e2b8:	4606      	mov	r6, r0
 800e2ba:	b9ad      	cbnz	r5, 800e2e8 <rmw_uxrce_init_wait_set_memory+0x38>
 800e2bc:	231c      	movs	r3, #28
 800e2be:	e9c0 5500 	strd	r5, r5, [r0]
 800e2c2:	6083      	str	r3, [r0, #8]
 800e2c4:	f240 1301 	movw	r3, #257	@ 0x101
 800e2c8:	4617      	mov	r7, r2
 800e2ca:	8183      	strh	r3, [r0, #12]
 800e2cc:	460c      	mov	r4, r1
 800e2ce:	46a8      	mov	r8, r5
 800e2d0:	4621      	mov	r1, r4
 800e2d2:	4630      	mov	r0, r6
 800e2d4:	3501      	adds	r5, #1
 800e2d6:	f008 fc83 	bl	8016be0 <put_memory>
 800e2da:	42af      	cmp	r7, r5
 800e2dc:	60a4      	str	r4, [r4, #8]
 800e2de:	f884 800c 	strb.w	r8, [r4, #12]
 800e2e2:	f104 041c 	add.w	r4, r4, #28
 800e2e6:	d1f3      	bne.n	800e2d0 <rmw_uxrce_init_wait_set_memory+0x20>
 800e2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2ec:	4770      	bx	lr
 800e2ee:	bf00      	nop

0800e2f0 <rmw_uxrce_init_guard_condition_memory>:
 800e2f0:	b1e2      	cbz	r2, 800e32c <rmw_uxrce_init_guard_condition_memory+0x3c>
 800e2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f6:	7b05      	ldrb	r5, [r0, #12]
 800e2f8:	4606      	mov	r6, r0
 800e2fa:	b9ad      	cbnz	r5, 800e328 <rmw_uxrce_init_guard_condition_memory+0x38>
 800e2fc:	2320      	movs	r3, #32
 800e2fe:	e9c0 5500 	strd	r5, r5, [r0]
 800e302:	6083      	str	r3, [r0, #8]
 800e304:	f240 1301 	movw	r3, #257	@ 0x101
 800e308:	4617      	mov	r7, r2
 800e30a:	8183      	strh	r3, [r0, #12]
 800e30c:	460c      	mov	r4, r1
 800e30e:	46a8      	mov	r8, r5
 800e310:	4621      	mov	r1, r4
 800e312:	4630      	mov	r0, r6
 800e314:	3501      	adds	r5, #1
 800e316:	f008 fc63 	bl	8016be0 <put_memory>
 800e31a:	42af      	cmp	r7, r5
 800e31c:	60a4      	str	r4, [r4, #8]
 800e31e:	f884 800c 	strb.w	r8, [r4, #12]
 800e322:	f104 0420 	add.w	r4, r4, #32
 800e326:	d1f3      	bne.n	800e310 <rmw_uxrce_init_guard_condition_memory+0x20>
 800e328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e32c:	4770      	bx	lr
 800e32e:	bf00      	nop

0800e330 <rmw_uxrce_fini_session_memory>:
 800e330:	4601      	mov	r1, r0
 800e332:	4801      	ldr	r0, [pc, #4]	@ (800e338 <rmw_uxrce_fini_session_memory+0x8>)
 800e334:	f008 bc54 	b.w	8016be0 <put_memory>
 800e338:	2000aecc 	.word	0x2000aecc

0800e33c <rmw_uxrce_fini_node_memory>:
 800e33c:	b538      	push	{r3, r4, r5, lr}
 800e33e:	4604      	mov	r4, r0
 800e340:	6800      	ldr	r0, [r0, #0]
 800e342:	b128      	cbz	r0, 800e350 <rmw_uxrce_fini_node_memory+0x14>
 800e344:	4b07      	ldr	r3, [pc, #28]	@ (800e364 <rmw_uxrce_fini_node_memory+0x28>)
 800e346:	6819      	ldr	r1, [r3, #0]
 800e348:	f7f1 ff6a 	bl	8000220 <strcmp>
 800e34c:	b940      	cbnz	r0, 800e360 <rmw_uxrce_fini_node_memory+0x24>
 800e34e:	6020      	str	r0, [r4, #0]
 800e350:	6861      	ldr	r1, [r4, #4]
 800e352:	b129      	cbz	r1, 800e360 <rmw_uxrce_fini_node_memory+0x24>
 800e354:	2500      	movs	r5, #0
 800e356:	4804      	ldr	r0, [pc, #16]	@ (800e368 <rmw_uxrce_fini_node_memory+0x2c>)
 800e358:	610d      	str	r5, [r1, #16]
 800e35a:	f008 fc41 	bl	8016be0 <put_memory>
 800e35e:	6065      	str	r5, [r4, #4]
 800e360:	bd38      	pop	{r3, r4, r5, pc}
 800e362:	bf00      	nop
 800e364:	0801b2a8 	.word	0x0801b2a8
 800e368:	2000ae9c 	.word	0x2000ae9c

0800e36c <rmw_uxrce_fini_publisher_memory>:
 800e36c:	b510      	push	{r4, lr}
 800e36e:	4604      	mov	r4, r0
 800e370:	6800      	ldr	r0, [r0, #0]
 800e372:	b128      	cbz	r0, 800e380 <rmw_uxrce_fini_publisher_memory+0x14>
 800e374:	4b06      	ldr	r3, [pc, #24]	@ (800e390 <rmw_uxrce_fini_publisher_memory+0x24>)
 800e376:	6819      	ldr	r1, [r3, #0]
 800e378:	f7f1 ff52 	bl	8000220 <strcmp>
 800e37c:	b938      	cbnz	r0, 800e38e <rmw_uxrce_fini_publisher_memory+0x22>
 800e37e:	6020      	str	r0, [r4, #0]
 800e380:	6861      	ldr	r1, [r4, #4]
 800e382:	b121      	cbz	r1, 800e38e <rmw_uxrce_fini_publisher_memory+0x22>
 800e384:	4803      	ldr	r0, [pc, #12]	@ (800e394 <rmw_uxrce_fini_publisher_memory+0x28>)
 800e386:	f008 fc2b 	bl	8016be0 <put_memory>
 800e38a:	2300      	movs	r3, #0
 800e38c:	6063      	str	r3, [r4, #4]
 800e38e:	bd10      	pop	{r4, pc}
 800e390:	0801b2a8 	.word	0x0801b2a8
 800e394:	2000aeac 	.word	0x2000aeac

0800e398 <rmw_uxrce_fini_subscription_memory>:
 800e398:	b510      	push	{r4, lr}
 800e39a:	4604      	mov	r4, r0
 800e39c:	6800      	ldr	r0, [r0, #0]
 800e39e:	b128      	cbz	r0, 800e3ac <rmw_uxrce_fini_subscription_memory+0x14>
 800e3a0:	4b06      	ldr	r3, [pc, #24]	@ (800e3bc <rmw_uxrce_fini_subscription_memory+0x24>)
 800e3a2:	6819      	ldr	r1, [r3, #0]
 800e3a4:	f7f1 ff3c 	bl	8000220 <strcmp>
 800e3a8:	b938      	cbnz	r0, 800e3ba <rmw_uxrce_fini_subscription_memory+0x22>
 800e3aa:	6020      	str	r0, [r4, #0]
 800e3ac:	6861      	ldr	r1, [r4, #4]
 800e3ae:	b121      	cbz	r1, 800e3ba <rmw_uxrce_fini_subscription_memory+0x22>
 800e3b0:	4803      	ldr	r0, [pc, #12]	@ (800e3c0 <rmw_uxrce_fini_subscription_memory+0x28>)
 800e3b2:	f008 fc15 	bl	8016be0 <put_memory>
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	6063      	str	r3, [r4, #4]
 800e3ba:	bd10      	pop	{r4, pc}
 800e3bc:	0801b2a8 	.word	0x0801b2a8
 800e3c0:	2000aeec 	.word	0x2000aeec

0800e3c4 <rmw_uxrce_fini_service_memory>:
 800e3c4:	b510      	push	{r4, lr}
 800e3c6:	4604      	mov	r4, r0
 800e3c8:	6800      	ldr	r0, [r0, #0]
 800e3ca:	b128      	cbz	r0, 800e3d8 <rmw_uxrce_fini_service_memory+0x14>
 800e3cc:	4b06      	ldr	r3, [pc, #24]	@ (800e3e8 <rmw_uxrce_fini_service_memory+0x24>)
 800e3ce:	6819      	ldr	r1, [r3, #0]
 800e3d0:	f7f1 ff26 	bl	8000220 <strcmp>
 800e3d4:	b938      	cbnz	r0, 800e3e6 <rmw_uxrce_fini_service_memory+0x22>
 800e3d6:	6020      	str	r0, [r4, #0]
 800e3d8:	6861      	ldr	r1, [r4, #4]
 800e3da:	b121      	cbz	r1, 800e3e6 <rmw_uxrce_fini_service_memory+0x22>
 800e3dc:	4803      	ldr	r0, [pc, #12]	@ (800e3ec <rmw_uxrce_fini_service_memory+0x28>)
 800e3de:	f008 fbff 	bl	8016be0 <put_memory>
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	6063      	str	r3, [r4, #4]
 800e3e6:	bd10      	pop	{r4, pc}
 800e3e8:	0801b2a8 	.word	0x0801b2a8
 800e3ec:	2000aebc 	.word	0x2000aebc

0800e3f0 <rmw_uxrce_fini_client_memory>:
 800e3f0:	b510      	push	{r4, lr}
 800e3f2:	4604      	mov	r4, r0
 800e3f4:	6800      	ldr	r0, [r0, #0]
 800e3f6:	b128      	cbz	r0, 800e404 <rmw_uxrce_fini_client_memory+0x14>
 800e3f8:	4b06      	ldr	r3, [pc, #24]	@ (800e414 <rmw_uxrce_fini_client_memory+0x24>)
 800e3fa:	6819      	ldr	r1, [r3, #0]
 800e3fc:	f7f1 ff10 	bl	8000220 <strcmp>
 800e400:	b938      	cbnz	r0, 800e412 <rmw_uxrce_fini_client_memory+0x22>
 800e402:	6020      	str	r0, [r4, #0]
 800e404:	6861      	ldr	r1, [r4, #4]
 800e406:	b121      	cbz	r1, 800e412 <rmw_uxrce_fini_client_memory+0x22>
 800e408:	4803      	ldr	r0, [pc, #12]	@ (800e418 <rmw_uxrce_fini_client_memory+0x28>)
 800e40a:	f008 fbe9 	bl	8016be0 <put_memory>
 800e40e:	2300      	movs	r3, #0
 800e410:	6063      	str	r3, [r4, #4]
 800e412:	bd10      	pop	{r4, pc}
 800e414:	0801b2a8 	.word	0x0801b2a8
 800e418:	200065cc 	.word	0x200065cc

0800e41c <rmw_uxrce_fini_topic_memory>:
 800e41c:	b510      	push	{r4, lr}
 800e41e:	4604      	mov	r4, r0
 800e420:	4621      	mov	r1, r4
 800e422:	4803      	ldr	r0, [pc, #12]	@ (800e430 <rmw_uxrce_fini_topic_memory+0x14>)
 800e424:	f008 fbdc 	bl	8016be0 <put_memory>
 800e428:	2300      	movs	r3, #0
 800e42a:	61a3      	str	r3, [r4, #24]
 800e42c:	bd10      	pop	{r4, pc}
 800e42e:	bf00      	nop
 800e430:	2000aefc 	.word	0x2000aefc

0800e434 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800e434:	b082      	sub	sp, #8
 800e436:	b530      	push	{r4, r5, lr}
 800e438:	4925      	ldr	r1, [pc, #148]	@ (800e4d0 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800e43a:	680d      	ldr	r5, [r1, #0]
 800e43c:	ac03      	add	r4, sp, #12
 800e43e:	e884 000c 	stmia.w	r4, {r2, r3}
 800e442:	461c      	mov	r4, r3
 800e444:	2d00      	cmp	r5, #0
 800e446:	d041      	beq.n	800e4cc <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800e448:	462b      	mov	r3, r5
 800e44a:	2100      	movs	r1, #0
 800e44c:	689a      	ldr	r2, [r3, #8]
 800e44e:	685b      	ldr	r3, [r3, #4]
 800e450:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800e454:	4290      	cmp	r0, r2
 800e456:	bf08      	it	eq
 800e458:	3101      	addeq	r1, #1
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d1f6      	bne.n	800e44c <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800e45e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800e462:	2b02      	cmp	r3, #2
 800e464:	d029      	beq.n	800e4ba <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800e466:	d907      	bls.n	800e478 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800e468:	2b03      	cmp	r3, #3
 800e46a:	d005      	beq.n	800e478 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800e46c:	2100      	movs	r1, #0
 800e46e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e472:	4608      	mov	r0, r1
 800e474:	b002      	add	sp, #8
 800e476:	4770      	bx	lr
 800e478:	b314      	cbz	r4, 800e4c0 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800e47a:	428c      	cmp	r4, r1
 800e47c:	d820      	bhi.n	800e4c0 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800e47e:	2d00      	cmp	r5, #0
 800e480:	d0f4      	beq.n	800e46c <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800e482:	2100      	movs	r1, #0
 800e484:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800e488:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800e48c:	e002      	b.n	800e494 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800e48e:	686d      	ldr	r5, [r5, #4]
 800e490:	2d00      	cmp	r5, #0
 800e492:	d0ec      	beq.n	800e46e <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800e494:	68ab      	ldr	r3, [r5, #8]
 800e496:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800e49a:	4290      	cmp	r0, r2
 800e49c:	d1f7      	bne.n	800e48e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e49e:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800e4a2:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800e4a6:	4562      	cmp	r2, ip
 800e4a8:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800e4ac:	eb73 0e04 	sbcs.w	lr, r3, r4
 800e4b0:	daed      	bge.n	800e48e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e4b2:	4694      	mov	ip, r2
 800e4b4:	461c      	mov	r4, r3
 800e4b6:	4629      	mov	r1, r5
 800e4b8:	e7e9      	b.n	800e48e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800e4ba:	b10c      	cbz	r4, 800e4c0 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800e4bc:	428c      	cmp	r4, r1
 800e4be:	d9d5      	bls.n	800e46c <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800e4c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e4c4:	4802      	ldr	r0, [pc, #8]	@ (800e4d0 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800e4c6:	b002      	add	sp, #8
 800e4c8:	f008 bb7a 	b.w	8016bc0 <get_memory>
 800e4cc:	4629      	mov	r1, r5
 800e4ce:	e7c6      	b.n	800e45e <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800e4d0:	2000aedc 	.word	0x2000aedc

0800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800e4d4:	4b11      	ldr	r3, [pc, #68]	@ (800e51c <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	b530      	push	{r4, r5, lr}
 800e4da:	b1e3      	cbz	r3, 800e516 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800e4dc:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800e4e0:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800e4e4:	2400      	movs	r4, #0
 800e4e6:	e001      	b.n	800e4ec <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800e4e8:	685b      	ldr	r3, [r3, #4]
 800e4ea:	b193      	cbz	r3, 800e512 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800e4ec:	689a      	ldr	r2, [r3, #8]
 800e4ee:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800e4f2:	4288      	cmp	r0, r1
 800e4f4:	d1f8      	bne.n	800e4e8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800e4f6:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800e4fa:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800e4fe:	4571      	cmp	r1, lr
 800e500:	eb72 050c 	sbcs.w	r5, r2, ip
 800e504:	daf0      	bge.n	800e4e8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800e506:	461c      	mov	r4, r3
 800e508:	685b      	ldr	r3, [r3, #4]
 800e50a:	468e      	mov	lr, r1
 800e50c:	4694      	mov	ip, r2
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d1ec      	bne.n	800e4ec <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800e512:	4620      	mov	r0, r4
 800e514:	bd30      	pop	{r4, r5, pc}
 800e516:	461c      	mov	r4, r3
 800e518:	4620      	mov	r0, r4
 800e51a:	bd30      	pop	{r4, r5, pc}
 800e51c:	2000aedc 	.word	0x2000aedc

0800e520 <rmw_uxrce_clean_expired_static_input_buffer>:
 800e520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e524:	4b3c      	ldr	r3, [pc, #240]	@ (800e618 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800e526:	ed2d 8b06 	vpush	{d8-d10}
 800e52a:	681f      	ldr	r7, [r3, #0]
 800e52c:	b08d      	sub	sp, #52	@ 0x34
 800e52e:	f7ff fd7f 	bl	800e030 <rmw_uros_epoch_nanos>
 800e532:	2f00      	cmp	r7, #0
 800e534:	d05d      	beq.n	800e5f2 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800e536:	46b8      	mov	r8, r7
 800e538:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800e600 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800e53c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800e540:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800e544:	2b04      	cmp	r3, #4
 800e546:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800e608 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800e54a:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800e610 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800e54e:	4681      	mov	r9, r0
 800e550:	468a      	mov	sl, r1
 800e552:	ac04      	add	r4, sp, #16
 800e554:	d03f      	beq.n	800e5d6 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800e556:	2b05      	cmp	r3, #5
 800e558:	d044      	beq.n	800e5e4 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800e55a:	2b03      	cmp	r3, #3
 800e55c:	d03b      	beq.n	800e5d6 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800e55e:	ed8d 8b04 	vstr	d8, [sp, #16]
 800e562:	ed8d ab06 	vstr	d10, [sp, #24]
 800e566:	ed8d 8b08 	vstr	d8, [sp, #32]
 800e56a:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800e56e:	ab08      	add	r3, sp, #32
 800e570:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e572:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e576:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e57a:	f008 f86d 	bl	8016658 <rmw_time_equal>
 800e57e:	b118      	cbz	r0, 800e588 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800e580:	ed8d 9b04 	vstr	d9, [sp, #16]
 800e584:	ed8d 8b06 	vstr	d8, [sp, #24]
 800e588:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e58c:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800e590:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800e594:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800e598:	f008 f8b2 	bl	8016700 <rmw_time_total_nsec>
 800e59c:	1830      	adds	r0, r6, r0
 800e59e:	eb47 0101 	adc.w	r1, r7, r1
 800e5a2:	4548      	cmp	r0, r9
 800e5a4:	eb71 030a 	sbcs.w	r3, r1, sl
 800e5a8:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800e5ac:	db05      	blt.n	800e5ba <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800e5ae:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800e5b2:	4591      	cmp	r9, r2
 800e5b4:	eb7a 0303 	sbcs.w	r3, sl, r3
 800e5b8:	da03      	bge.n	800e5c2 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800e5ba:	4817      	ldr	r0, [pc, #92]	@ (800e618 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800e5bc:	4641      	mov	r1, r8
 800e5be:	f008 fb0f 	bl	8016be0 <put_memory>
 800e5c2:	f1bb 0f00 	cmp.w	fp, #0
 800e5c6:	d014      	beq.n	800e5f2 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800e5c8:	46d8      	mov	r8, fp
 800e5ca:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800e5ce:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800e5d2:	2b04      	cmp	r3, #4
 800e5d4:	d1bf      	bne.n	800e556 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800e5d6:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800e5da:	3340      	adds	r3, #64	@ 0x40
 800e5dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e5de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e5e2:	e7c0      	b.n	800e566 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800e5e4:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800e5e8:	3348      	adds	r3, #72	@ 0x48
 800e5ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e5ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e5f0:	e7b9      	b.n	800e566 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800e5f2:	b00d      	add	sp, #52	@ 0x34
 800e5f4:	ecbd 8b06 	vpop	{d8-d10}
 800e5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5fc:	f3af 8000 	nop.w
	...
 800e608:	00000001 	.word	0x00000001
 800e60c:	00000000 	.word	0x00000000
 800e610:	0000001e 	.word	0x0000001e
 800e614:	00000000 	.word	0x00000000
 800e618:	2000aedc 	.word	0x2000aedc

0800e61c <run_xrce_session>:
 800e61c:	b510      	push	{r4, lr}
 800e61e:	788c      	ldrb	r4, [r1, #2]
 800e620:	b086      	sub	sp, #24
 800e622:	2c01      	cmp	r4, #1
 800e624:	f8ad 200e 	strh.w	r2, [sp, #14]
 800e628:	d00c      	beq.n	800e644 <run_xrce_session+0x28>
 800e62a:	4619      	mov	r1, r3
 800e62c:	2301      	movs	r3, #1
 800e62e:	9300      	str	r3, [sp, #0]
 800e630:	f10d 020e 	add.w	r2, sp, #14
 800e634:	f10d 0317 	add.w	r3, sp, #23
 800e638:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e63c:	f002 fd26 	bl	801108c <uxr_run_session_until_all_status>
 800e640:	b006      	add	sp, #24
 800e642:	bd10      	pop	{r4, pc}
 800e644:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e648:	f002 f93a 	bl	80108c0 <uxr_flash_output_streams>
 800e64c:	4620      	mov	r0, r4
 800e64e:	b006      	add	sp, #24
 800e650:	bd10      	pop	{r4, pc}
 800e652:	bf00      	nop

0800e654 <convert_qos_profile>:
 800e654:	7a4a      	ldrb	r2, [r1, #9]
 800e656:	f891 c008 	ldrb.w	ip, [r1, #8]
 800e65a:	2a02      	cmp	r2, #2
 800e65c:	bf18      	it	ne
 800e65e:	2200      	movne	r2, #0
 800e660:	7002      	strb	r2, [r0, #0]
 800e662:	780a      	ldrb	r2, [r1, #0]
 800e664:	8889      	ldrh	r1, [r1, #4]
 800e666:	8081      	strh	r1, [r0, #4]
 800e668:	f1ac 0c02 	sub.w	ip, ip, #2
 800e66c:	f1a2 0202 	sub.w	r2, r2, #2
 800e670:	fabc fc8c 	clz	ip, ip
 800e674:	fab2 f282 	clz	r2, r2
 800e678:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800e67c:	0952      	lsrs	r2, r2, #5
 800e67e:	f880 c001 	strb.w	ip, [r0, #1]
 800e682:	7082      	strb	r2, [r0, #2]
 800e684:	4770      	bx	lr
 800e686:	bf00      	nop

0800e688 <generate_type_name>:
 800e688:	b530      	push	{r4, r5, lr}
 800e68a:	2300      	movs	r3, #0
 800e68c:	700b      	strb	r3, [r1, #0]
 800e68e:	6803      	ldr	r3, [r0, #0]
 800e690:	b087      	sub	sp, #28
 800e692:	4614      	mov	r4, r2
 800e694:	b1d3      	cbz	r3, 800e6cc <generate_type_name+0x44>
 800e696:	4a0f      	ldr	r2, [pc, #60]	@ (800e6d4 <generate_type_name+0x4c>)
 800e698:	4615      	mov	r5, r2
 800e69a:	9203      	str	r2, [sp, #12]
 800e69c:	9500      	str	r5, [sp, #0]
 800e69e:	6842      	ldr	r2, [r0, #4]
 800e6a0:	480d      	ldr	r0, [pc, #52]	@ (800e6d8 <generate_type_name+0x50>)
 800e6a2:	9001      	str	r0, [sp, #4]
 800e6a4:	4608      	mov	r0, r1
 800e6a6:	490d      	ldr	r1, [pc, #52]	@ (800e6dc <generate_type_name+0x54>)
 800e6a8:	9204      	str	r2, [sp, #16]
 800e6aa:	9105      	str	r1, [sp, #20]
 800e6ac:	9102      	str	r1, [sp, #8]
 800e6ae:	4a0c      	ldr	r2, [pc, #48]	@ (800e6e0 <generate_type_name+0x58>)
 800e6b0:	4621      	mov	r1, r4
 800e6b2:	f00a ff51 	bl	8019558 <sniprintf>
 800e6b6:	2800      	cmp	r0, #0
 800e6b8:	db05      	blt.n	800e6c6 <generate_type_name+0x3e>
 800e6ba:	4284      	cmp	r4, r0
 800e6bc:	bfd4      	ite	le
 800e6be:	2000      	movle	r0, #0
 800e6c0:	2001      	movgt	r0, #1
 800e6c2:	b007      	add	sp, #28
 800e6c4:	bd30      	pop	{r4, r5, pc}
 800e6c6:	2000      	movs	r0, #0
 800e6c8:	b007      	add	sp, #28
 800e6ca:	bd30      	pop	{r4, r5, pc}
 800e6cc:	4b05      	ldr	r3, [pc, #20]	@ (800e6e4 <generate_type_name+0x5c>)
 800e6ce:	4a01      	ldr	r2, [pc, #4]	@ (800e6d4 <generate_type_name+0x4c>)
 800e6d0:	461d      	mov	r5, r3
 800e6d2:	e7e2      	b.n	800e69a <generate_type_name+0x12>
 800e6d4:	0801a8e4 	.word	0x0801a8e4
 800e6d8:	0801a8fc 	.word	0x0801a8fc
 800e6dc:	0801a8f8 	.word	0x0801a8f8
 800e6e0:	0801a8e8 	.word	0x0801a8e8
 800e6e4:	0801ae74 	.word	0x0801ae74

0800e6e8 <generate_topic_name>:
 800e6e8:	b510      	push	{r4, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	4614      	mov	r4, r2
 800e6ee:	9000      	str	r0, [sp, #0]
 800e6f0:	4b08      	ldr	r3, [pc, #32]	@ (800e714 <generate_topic_name+0x2c>)
 800e6f2:	4a09      	ldr	r2, [pc, #36]	@ (800e718 <generate_topic_name+0x30>)
 800e6f4:	4608      	mov	r0, r1
 800e6f6:	4621      	mov	r1, r4
 800e6f8:	f00a ff2e 	bl	8019558 <sniprintf>
 800e6fc:	2800      	cmp	r0, #0
 800e6fe:	db05      	blt.n	800e70c <generate_topic_name+0x24>
 800e700:	4284      	cmp	r4, r0
 800e702:	bfd4      	ite	le
 800e704:	2000      	movle	r0, #0
 800e706:	2001      	movgt	r0, #1
 800e708:	b002      	add	sp, #8
 800e70a:	bd10      	pop	{r4, pc}
 800e70c:	2000      	movs	r0, #0
 800e70e:	b002      	add	sp, #8
 800e710:	bd10      	pop	{r4, pc}
 800e712:	bf00      	nop
 800e714:	0801af1c 	.word	0x0801af1c
 800e718:	0801a900 	.word	0x0801a900

0800e71c <is_uxrce_rmw_identifier_valid>:
 800e71c:	b510      	push	{r4, lr}
 800e71e:	4604      	mov	r4, r0
 800e720:	b140      	cbz	r0, 800e734 <is_uxrce_rmw_identifier_valid+0x18>
 800e722:	f008 fab5 	bl	8016c90 <rmw_get_implementation_identifier>
 800e726:	4601      	mov	r1, r0
 800e728:	4620      	mov	r0, r4
 800e72a:	f7f1 fd79 	bl	8000220 <strcmp>
 800e72e:	fab0 f080 	clz	r0, r0
 800e732:	0940      	lsrs	r0, r0, #5
 800e734:	bd10      	pop	{r4, pc}
 800e736:	bf00      	nop

0800e738 <get_message_typesupport_handle>:
 800e738:	6883      	ldr	r3, [r0, #8]
 800e73a:	4718      	bx	r3

0800e73c <get_message_typesupport_handle_function>:
 800e73c:	b510      	push	{r4, lr}
 800e73e:	4604      	mov	r4, r0
 800e740:	6800      	ldr	r0, [r0, #0]
 800e742:	f7f1 fd6d 	bl	8000220 <strcmp>
 800e746:	2800      	cmp	r0, #0
 800e748:	bf0c      	ite	eq
 800e74a:	4620      	moveq	r0, r4
 800e74c:	2000      	movne	r0, #0
 800e74e:	bd10      	pop	{r4, pc}

0800e750 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 800e750:	4b04      	ldr	r3, [pc, #16]	@ (800e764 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	b10a      	cbz	r2, 800e75a <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0xa>
 800e756:	4803      	ldr	r0, [pc, #12]	@ (800e764 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 800e758:	4770      	bx	lr
 800e75a:	4a03      	ldr	r2, [pc, #12]	@ (800e768 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x18>)
 800e75c:	4801      	ldr	r0, [pc, #4]	@ (800e764 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 800e75e:	6812      	ldr	r2, [r2, #0]
 800e760:	601a      	str	r2, [r3, #0]
 800e762:	4770      	bx	lr
 800e764:	2000004c 	.word	0x2000004c
 800e768:	200001b0 	.word	0x200001b0

0800e76c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 800e76c:	4a02      	ldr	r2, [pc, #8]	@ (800e778 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0xc>)
 800e76e:	4b03      	ldr	r3, [pc, #12]	@ (800e77c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x10>)
 800e770:	6812      	ldr	r2, [r2, #0]
 800e772:	601a      	str	r2, [r3, #0]
 800e774:	4770      	bx	lr
 800e776:	bf00      	nop
 800e778:	200001b0 	.word	0x200001b0
 800e77c:	2000004c 	.word	0x2000004c

0800e780 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__size_function__Float64MultiArray__data>:
 800e780:	6840      	ldr	r0, [r0, #4]
 800e782:	4770      	bx	lr

0800e784 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_const_function__Float64MultiArray__data>:
 800e784:	6800      	ldr	r0, [r0, #0]
 800e786:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800e78a:	4770      	bx	lr

0800e78c <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__fetch_function__Float64MultiArray__data>:
 800e78c:	6803      	ldr	r3, [r0, #0]
 800e78e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e792:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e796:	e9c2 0100 	strd	r0, r1, [r2]
 800e79a:	4770      	bx	lr

0800e79c <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__assign_function__Float64MultiArray__data>:
 800e79c:	6803      	ldr	r3, [r0, #0]
 800e79e:	ed92 7b00 	vldr	d7, [r2]
 800e7a2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e7a6:	ed81 7b00 	vstr	d7, [r1]
 800e7aa:	4770      	bx	lr

0800e7ac <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_init_function>:
 800e7ac:	f008 be7e 	b.w	80174ac <std_msgs__msg__Float64MultiArray__init>

0800e7b0 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_fini_function>:
 800e7b0:	f008 bea0 	b.w	80174f4 <std_msgs__msg__Float64MultiArray__fini>

0800e7b4 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__resize_function__Float64MultiArray__data>:
 800e7b4:	b510      	push	{r4, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	4604      	mov	r4, r0
 800e7ba:	9101      	str	r1, [sp, #4]
 800e7bc:	f008 fe34 	bl	8017428 <rosidl_runtime_c__double__Sequence__fini>
 800e7c0:	9901      	ldr	r1, [sp, #4]
 800e7c2:	4620      	mov	r0, r4
 800e7c4:	b002      	add	sp, #8
 800e7c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7ca:	f008 be15 	b.w	80173f8 <rosidl_runtime_c__double__Sequence__init>
 800e7ce:	bf00      	nop

0800e7d0 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_function__Float64MultiArray__data>:
 800e7d0:	6800      	ldr	r0, [r0, #0]
 800e7d2:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800e7d6:	4770      	bx	lr

0800e7d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 800e7d8:	b508      	push	{r3, lr}
 800e7da:	f000 f857 	bl	800e88c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 800e7de:	4b06      	ldr	r3, [pc, #24]	@ (800e7f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 800e7e0:	4906      	ldr	r1, [pc, #24]	@ (800e7fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x24>)
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	60c8      	str	r0, [r1, #12]
 800e7e6:	b10a      	cbz	r2, 800e7ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>
 800e7e8:	4803      	ldr	r0, [pc, #12]	@ (800e7f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 800e7ea:	bd08      	pop	{r3, pc}
 800e7ec:	4a04      	ldr	r2, [pc, #16]	@ (800e800 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x28>)
 800e7ee:	4802      	ldr	r0, [pc, #8]	@ (800e7f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 800e7f0:	6812      	ldr	r2, [r2, #0]
 800e7f2:	601a      	str	r2, [r3, #0]
 800e7f4:	bd08      	pop	{r3, pc}
 800e7f6:	bf00      	nop
 800e7f8:	200000d0 	.word	0x200000d0
 800e7fc:	20000058 	.word	0x20000058
 800e800:	200001b4 	.word	0x200001b4

0800e804 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__size_function__MultiArrayLayout__dim>:
 800e804:	6840      	ldr	r0, [r0, #4]
 800e806:	4770      	bx	lr

0800e808 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_const_function__MultiArrayLayout__dim>:
 800e808:	6800      	ldr	r0, [r0, #0]
 800e80a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e80e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800e812:	4770      	bx	lr

0800e814 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__fetch_function__MultiArrayLayout__dim>:
 800e814:	6803      	ldr	r3, [r0, #0]
 800e816:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e81a:	b500      	push	{lr}
 800e81c:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 800e820:	4694      	mov	ip, r2
 800e822:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e826:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e82a:	f8de 3000 	ldr.w	r3, [lr]
 800e82e:	f8cc 3000 	str.w	r3, [ip]
 800e832:	f85d fb04 	ldr.w	pc, [sp], #4
 800e836:	bf00      	nop

0800e838 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__assign_function__MultiArrayLayout__dim>:
 800e838:	6803      	ldr	r3, [r0, #0]
 800e83a:	b500      	push	{lr}
 800e83c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e840:	4696      	mov	lr, r2
 800e842:	eb03 0c81 	add.w	ip, r3, r1, lsl #2
 800e846:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e84a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e84e:	f8de 3000 	ldr.w	r3, [lr]
 800e852:	f8cc 3000 	str.w	r3, [ip]
 800e856:	f85d fb04 	ldr.w	pc, [sp], #4
 800e85a:	bf00      	nop

0800e85c <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_init_function>:
 800e85c:	f008 bee0 	b.w	8017620 <std_msgs__msg__MultiArrayLayout__init>

0800e860 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_fini_function>:
 800e860:	f008 bef0 	b.w	8017644 <std_msgs__msg__MultiArrayLayout__fini>

0800e864 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__resize_function__MultiArrayLayout__dim>:
 800e864:	b510      	push	{r4, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	4604      	mov	r4, r0
 800e86a:	9101      	str	r1, [sp, #4]
 800e86c:	f008 feb0 	bl	80175d0 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 800e870:	9901      	ldr	r1, [sp, #4]
 800e872:	4620      	mov	r0, r4
 800e874:	b002      	add	sp, #8
 800e876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e87a:	f008 bea5 	b.w	80175c8 <std_msgs__msg__MultiArrayDimension__Sequence__init>
 800e87e:	bf00      	nop

0800e880 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_function__MultiArrayLayout__dim>:
 800e880:	6800      	ldr	r0, [r0, #0]
 800e882:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e886:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800e88a:	4770      	bx	lr

0800e88c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 800e88c:	b508      	push	{r3, lr}
 800e88e:	f008 fee1 	bl	8017654 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 800e892:	4b06      	ldr	r3, [pc, #24]	@ (800e8ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 800e894:	4906      	ldr	r1, [pc, #24]	@ (800e8b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x24>)
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	60c8      	str	r0, [r1, #12]
 800e89a:	b10a      	cbz	r2, 800e8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x14>
 800e89c:	4803      	ldr	r0, [pc, #12]	@ (800e8ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 800e89e:	bd08      	pop	{r3, pc}
 800e8a0:	4a04      	ldr	r2, [pc, #16]	@ (800e8b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x28>)
 800e8a2:	4802      	ldr	r0, [pc, #8]	@ (800e8ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 800e8a4:	6812      	ldr	r2, [r2, #0]
 800e8a6:	601a      	str	r2, [r3, #0]
 800e8a8:	bd08      	pop	{r3, pc}
 800e8aa:	bf00      	nop
 800e8ac:	20000154 	.word	0x20000154
 800e8b0:	200000dc 	.word	0x200000dc
 800e8b4:	200001b4 	.word	0x200001b4

0800e8b8 <_Float64MultiArray__max_serialized_size>:
 800e8b8:	b500      	push	{lr}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	2301      	movs	r3, #1
 800e8be:	2100      	movs	r1, #0
 800e8c0:	f10d 0007 	add.w	r0, sp, #7
 800e8c4:	f88d 3007 	strb.w	r3, [sp, #7]
 800e8c8:	f000 f91c 	bl	800eb04 <max_serialized_size_std_msgs__msg__MultiArrayLayout>
 800e8cc:	b003      	add	sp, #12
 800e8ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800e8d2:	bf00      	nop

0800e8d4 <get_serialized_size_std_msgs__msg__Float64MultiArray>:
 800e8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d6:	4604      	mov	r4, r0
 800e8d8:	b160      	cbz	r0, 800e8f4 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>
 800e8da:	460d      	mov	r5, r1
 800e8dc:	f000 f8b6 	bl	800ea4c <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 800e8e0:	182e      	adds	r6, r5, r0
 800e8e2:	4630      	mov	r0, r6
 800e8e4:	2104      	movs	r1, #4
 800e8e6:	6967      	ldr	r7, [r4, #20]
 800e8e8:	f001 fa98 	bl	800fe1c <ucdr_alignment>
 800e8ec:	1d03      	adds	r3, r0, #4
 800e8ee:	441e      	add	r6, r3
 800e8f0:	b90f      	cbnz	r7, 800e8f6 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x22>
 800e8f2:	1b70      	subs	r0, r6, r5
 800e8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8f6:	4630      	mov	r0, r6
 800e8f8:	2108      	movs	r1, #8
 800e8fa:	f001 fa8f 	bl	800fe1c <ucdr_alignment>
 800e8fe:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800e902:	181e      	adds	r6, r3, r0
 800e904:	1b70      	subs	r0, r6, r5
 800e906:	e7f5      	b.n	800e8f4 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>

0800e908 <_Float64MultiArray__cdr_deserialize>:
 800e908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e90a:	460c      	mov	r4, r1
 800e90c:	b083      	sub	sp, #12
 800e90e:	b1d1      	cbz	r1, 800e946 <_Float64MultiArray__cdr_deserialize+0x3e>
 800e910:	4606      	mov	r6, r0
 800e912:	f000 f901 	bl	800eb18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 800e916:	6843      	ldr	r3, [r0, #4]
 800e918:	4621      	mov	r1, r4
 800e91a:	68db      	ldr	r3, [r3, #12]
 800e91c:	4630      	mov	r0, r6
 800e91e:	4798      	blx	r3
 800e920:	69a7      	ldr	r7, [r4, #24]
 800e922:	6921      	ldr	r1, [r4, #16]
 800e924:	ab01      	add	r3, sp, #4
 800e926:	463a      	mov	r2, r7
 800e928:	4630      	mov	r0, r6
 800e92a:	f001 fb4d 	bl	800ffc8 <ucdr_deserialize_sequence_double>
 800e92e:	9b01      	ldr	r3, [sp, #4]
 800e930:	4605      	mov	r5, r0
 800e932:	b920      	cbnz	r0, 800e93e <_Float64MultiArray__cdr_deserialize+0x36>
 800e934:	429f      	cmp	r7, r3
 800e936:	d30a      	bcc.n	800e94e <_Float64MultiArray__cdr_deserialize+0x46>
 800e938:	4628      	mov	r0, r5
 800e93a:	b003      	add	sp, #12
 800e93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e93e:	4628      	mov	r0, r5
 800e940:	6163      	str	r3, [r4, #20]
 800e942:	b003      	add	sp, #12
 800e944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e946:	460d      	mov	r5, r1
 800e948:	4628      	mov	r0, r5
 800e94a:	b003      	add	sp, #12
 800e94c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e94e:	2301      	movs	r3, #1
 800e950:	75b0      	strb	r0, [r6, #22]
 800e952:	7573      	strb	r3, [r6, #21]
 800e954:	4630      	mov	r0, r6
 800e956:	6165      	str	r5, [r4, #20]
 800e958:	2108      	movs	r1, #8
 800e95a:	f001 fa75 	bl	800fe48 <ucdr_align_to>
 800e95e:	9901      	ldr	r1, [sp, #4]
 800e960:	4630      	mov	r0, r6
 800e962:	00c9      	lsls	r1, r1, #3
 800e964:	f001 faa6 	bl	800feb4 <ucdr_advance_buffer>
 800e968:	4628      	mov	r0, r5
 800e96a:	b003      	add	sp, #12
 800e96c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e96e:	bf00      	nop

0800e970 <_Float64MultiArray__cdr_serialize>:
 800e970:	b180      	cbz	r0, 800e994 <_Float64MultiArray__cdr_serialize+0x24>
 800e972:	b538      	push	{r3, r4, r5, lr}
 800e974:	460d      	mov	r5, r1
 800e976:	4604      	mov	r4, r0
 800e978:	f000 f8ce 	bl	800eb18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 800e97c:	6843      	ldr	r3, [r0, #4]
 800e97e:	4629      	mov	r1, r5
 800e980:	689b      	ldr	r3, [r3, #8]
 800e982:	4620      	mov	r0, r4
 800e984:	4798      	blx	r3
 800e986:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 800e98a:	4628      	mov	r0, r5
 800e98c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e990:	f001 bb08 	b.w	800ffa4 <ucdr_serialize_sequence_double>
 800e994:	4770      	bx	lr
 800e996:	bf00      	nop

0800e998 <_Float64MultiArray__get_serialized_size>:
 800e998:	b570      	push	{r4, r5, r6, lr}
 800e99a:	4604      	mov	r4, r0
 800e99c:	b150      	cbz	r0, 800e9b4 <_Float64MultiArray__get_serialized_size+0x1c>
 800e99e:	2100      	movs	r1, #0
 800e9a0:	f000 f854 	bl	800ea4c <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 800e9a4:	2104      	movs	r1, #4
 800e9a6:	6966      	ldr	r6, [r4, #20]
 800e9a8:	4605      	mov	r5, r0
 800e9aa:	f001 fa37 	bl	800fe1c <ucdr_alignment>
 800e9ae:	4428      	add	r0, r5
 800e9b0:	1d04      	adds	r4, r0, #4
 800e9b2:	b90e      	cbnz	r6, 800e9b8 <_Float64MultiArray__get_serialized_size+0x20>
 800e9b4:	4620      	mov	r0, r4
 800e9b6:	bd70      	pop	{r4, r5, r6, pc}
 800e9b8:	4620      	mov	r0, r4
 800e9ba:	2108      	movs	r1, #8
 800e9bc:	f001 fa2e 	bl	800fe1c <ucdr_alignment>
 800e9c0:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800e9c4:	4404      	add	r4, r0
 800e9c6:	4620      	mov	r0, r4
 800e9c8:	bd70      	pop	{r4, r5, r6, pc}
 800e9ca:	bf00      	nop

0800e9cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 800e9cc:	4800      	ldr	r0, [pc, #0]	@ (800e9d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x4>)
 800e9ce:	4770      	bx	lr
 800e9d0:	20000160 	.word	0x20000160

0800e9d4 <_MultiArrayLayout__max_serialized_size>:
 800e9d4:	b508      	push	{r3, lr}
 800e9d6:	2104      	movs	r1, #4
 800e9d8:	2000      	movs	r0, #0
 800e9da:	f001 fa1f 	bl	800fe1c <ucdr_alignment>
 800e9de:	3004      	adds	r0, #4
 800e9e0:	bd08      	pop	{r3, pc}
 800e9e2:	bf00      	nop

0800e9e4 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>:
 800e9e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9e8:	4689      	mov	r9, r1
 800e9ea:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800e9ee:	4607      	mov	r7, r0
 800e9f0:	2104      	movs	r1, #4
 800e9f2:	4648      	mov	r0, r9
 800e9f4:	f001 fa12 	bl	800fe1c <ucdr_alignment>
 800e9f8:	f109 0304 	add.w	r3, r9, #4
 800e9fc:	18c6      	adds	r6, r0, r3
 800e9fe:	f1b8 0f00 	cmp.w	r8, #0
 800ea02:	d018      	beq.n	800ea36 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x52>
 800ea04:	2500      	movs	r5, #0
 800ea06:	f008 fec3 	bl	8017790 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 800ea0a:	683a      	ldr	r2, [r7, #0]
 800ea0c:	6843      	ldr	r3, [r0, #4]
 800ea0e:	eb05 0085 	add.w	r0, r5, r5, lsl #2
 800ea12:	4631      	mov	r1, r6
 800ea14:	695b      	ldr	r3, [r3, #20]
 800ea16:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800ea1a:	4798      	blx	r3
 800ea1c:	4604      	mov	r4, r0
 800ea1e:	2c04      	cmp	r4, #4
 800ea20:	4621      	mov	r1, r4
 800ea22:	4630      	mov	r0, r6
 800ea24:	bf28      	it	cs
 800ea26:	2104      	movcs	r1, #4
 800ea28:	f001 f9f8 	bl	800fe1c <ucdr_alignment>
 800ea2c:	3501      	adds	r5, #1
 800ea2e:	4404      	add	r4, r0
 800ea30:	45a8      	cmp	r8, r5
 800ea32:	4426      	add	r6, r4
 800ea34:	d1e7      	bne.n	800ea06 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x22>
 800ea36:	2104      	movs	r1, #4
 800ea38:	4630      	mov	r0, r6
 800ea3a:	f001 f9ef 	bl	800fe1c <ucdr_alignment>
 800ea3e:	f1c9 0904 	rsb	r9, r9, #4
 800ea42:	444e      	add	r6, r9
 800ea44:	4430      	add	r0, r6
 800ea46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea4a:	bf00      	nop

0800ea4c <get_serialized_size_std_msgs__msg__MultiArrayLayout>:
 800ea4c:	b108      	cbz	r0, 800ea52 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x6>
 800ea4e:	f7ff bfc9 	b.w	800e9e4 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 800ea52:	4770      	bx	lr

0800ea54 <_MultiArrayLayout__get_serialized_size>:
 800ea54:	b110      	cbz	r0, 800ea5c <_MultiArrayLayout__get_serialized_size+0x8>
 800ea56:	2100      	movs	r1, #0
 800ea58:	f7ff bfc4 	b.w	800e9e4 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 800ea5c:	4770      	bx	lr
 800ea5e:	bf00      	nop

0800ea60 <_MultiArrayLayout__cdr_deserialize>:
 800ea60:	b349      	cbz	r1, 800eab6 <_MultiArrayLayout__cdr_deserialize+0x56>
 800ea62:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea64:	460e      	mov	r6, r1
 800ea66:	b083      	sub	sp, #12
 800ea68:	a901      	add	r1, sp, #4
 800ea6a:	4607      	mov	r7, r0
 800ea6c:	f000 fbcc 	bl	800f208 <ucdr_deserialize_uint32_t>
 800ea70:	9b01      	ldr	r3, [sp, #4]
 800ea72:	68b2      	ldr	r2, [r6, #8]
 800ea74:	429a      	cmp	r2, r3
 800ea76:	d31b      	bcc.n	800eab0 <_MultiArrayLayout__cdr_deserialize+0x50>
 800ea78:	6073      	str	r3, [r6, #4]
 800ea7a:	b18b      	cbz	r3, 800eaa0 <_MultiArrayLayout__cdr_deserialize+0x40>
 800ea7c:	2400      	movs	r4, #0
 800ea7e:	4625      	mov	r5, r4
 800ea80:	e002      	b.n	800ea88 <_MultiArrayLayout__cdr_deserialize+0x28>
 800ea82:	9b01      	ldr	r3, [sp, #4]
 800ea84:	429d      	cmp	r5, r3
 800ea86:	d20b      	bcs.n	800eaa0 <_MultiArrayLayout__cdr_deserialize+0x40>
 800ea88:	f008 fe82 	bl	8017790 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 800ea8c:	6831      	ldr	r1, [r6, #0]
 800ea8e:	6843      	ldr	r3, [r0, #4]
 800ea90:	4421      	add	r1, r4
 800ea92:	68db      	ldr	r3, [r3, #12]
 800ea94:	4638      	mov	r0, r7
 800ea96:	4798      	blx	r3
 800ea98:	3501      	adds	r5, #1
 800ea9a:	3414      	adds	r4, #20
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	d1f0      	bne.n	800ea82 <_MultiArrayLayout__cdr_deserialize+0x22>
 800eaa0:	f106 010c 	add.w	r1, r6, #12
 800eaa4:	4638      	mov	r0, r7
 800eaa6:	b003      	add	sp, #12
 800eaa8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800eaac:	f000 bbac 	b.w	800f208 <ucdr_deserialize_uint32_t>
 800eab0:	2000      	movs	r0, #0
 800eab2:	b003      	add	sp, #12
 800eab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eab6:	2000      	movs	r0, #0
 800eab8:	4770      	bx	lr
 800eaba:	bf00      	nop

0800eabc <_MultiArrayLayout__cdr_serialize>:
 800eabc:	b308      	cbz	r0, 800eb02 <_MultiArrayLayout__cdr_serialize+0x46>
 800eabe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac0:	6847      	ldr	r7, [r0, #4]
 800eac2:	460e      	mov	r6, r1
 800eac4:	4605      	mov	r5, r0
 800eac6:	4608      	mov	r0, r1
 800eac8:	4639      	mov	r1, r7
 800eaca:	f000 fa6d 	bl	800efa8 <ucdr_serialize_uint32_t>
 800eace:	b190      	cbz	r0, 800eaf6 <_MultiArrayLayout__cdr_serialize+0x3a>
 800ead0:	b18f      	cbz	r7, 800eaf6 <_MultiArrayLayout__cdr_serialize+0x3a>
 800ead2:	2400      	movs	r4, #0
 800ead4:	e001      	b.n	800eada <_MultiArrayLayout__cdr_serialize+0x1e>
 800ead6:	42a7      	cmp	r7, r4
 800ead8:	d00d      	beq.n	800eaf6 <_MultiArrayLayout__cdr_serialize+0x3a>
 800eada:	f008 fe59 	bl	8017790 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 800eade:	682a      	ldr	r2, [r5, #0]
 800eae0:	6843      	ldr	r3, [r0, #4]
 800eae2:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 800eae6:	689b      	ldr	r3, [r3, #8]
 800eae8:	4631      	mov	r1, r6
 800eaea:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800eaee:	3401      	adds	r4, #1
 800eaf0:	4798      	blx	r3
 800eaf2:	2800      	cmp	r0, #0
 800eaf4:	d1ef      	bne.n	800ead6 <_MultiArrayLayout__cdr_serialize+0x1a>
 800eaf6:	68e9      	ldr	r1, [r5, #12]
 800eaf8:	4630      	mov	r0, r6
 800eafa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800eafe:	f000 ba53 	b.w	800efa8 <ucdr_serialize_uint32_t>
 800eb02:	4770      	bx	lr

0800eb04 <max_serialized_size_std_msgs__msg__MultiArrayLayout>:
 800eb04:	b508      	push	{r3, lr}
 800eb06:	4603      	mov	r3, r0
 800eb08:	2200      	movs	r2, #0
 800eb0a:	4608      	mov	r0, r1
 800eb0c:	701a      	strb	r2, [r3, #0]
 800eb0e:	2104      	movs	r1, #4
 800eb10:	f001 f984 	bl	800fe1c <ucdr_alignment>
 800eb14:	3004      	adds	r0, #4
 800eb16:	bd08      	pop	{r3, pc}

0800eb18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 800eb18:	4800      	ldr	r0, [pc, #0]	@ (800eb1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x4>)
 800eb1a:	4770      	bx	lr
 800eb1c:	20000188 	.word	0x20000188

0800eb20 <ucdr_serialize_bool>:
 800eb20:	b538      	push	{r3, r4, r5, lr}
 800eb22:	460d      	mov	r5, r1
 800eb24:	2101      	movs	r1, #1
 800eb26:	4604      	mov	r4, r0
 800eb28:	f001 f92c 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800eb2c:	b148      	cbz	r0, 800eb42 <ucdr_serialize_bool+0x22>
 800eb2e:	68a3      	ldr	r3, [r4, #8]
 800eb30:	701d      	strb	r5, [r3, #0]
 800eb32:	68a2      	ldr	r2, [r4, #8]
 800eb34:	6923      	ldr	r3, [r4, #16]
 800eb36:	2101      	movs	r1, #1
 800eb38:	440a      	add	r2, r1
 800eb3a:	440b      	add	r3, r1
 800eb3c:	60a2      	str	r2, [r4, #8]
 800eb3e:	6123      	str	r3, [r4, #16]
 800eb40:	7561      	strb	r1, [r4, #21]
 800eb42:	7da0      	ldrb	r0, [r4, #22]
 800eb44:	f080 0001 	eor.w	r0, r0, #1
 800eb48:	bd38      	pop	{r3, r4, r5, pc}
 800eb4a:	bf00      	nop

0800eb4c <ucdr_deserialize_bool>:
 800eb4c:	b538      	push	{r3, r4, r5, lr}
 800eb4e:	460d      	mov	r5, r1
 800eb50:	2101      	movs	r1, #1
 800eb52:	4604      	mov	r4, r0
 800eb54:	f001 f916 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800eb58:	b160      	cbz	r0, 800eb74 <ucdr_deserialize_bool+0x28>
 800eb5a:	68a2      	ldr	r2, [r4, #8]
 800eb5c:	6923      	ldr	r3, [r4, #16]
 800eb5e:	f812 1b01 	ldrb.w	r1, [r2], #1
 800eb62:	3900      	subs	r1, #0
 800eb64:	bf18      	it	ne
 800eb66:	2101      	movne	r1, #1
 800eb68:	7029      	strb	r1, [r5, #0]
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	2101      	movs	r1, #1
 800eb6e:	60a2      	str	r2, [r4, #8]
 800eb70:	6123      	str	r3, [r4, #16]
 800eb72:	7561      	strb	r1, [r4, #21]
 800eb74:	7da0      	ldrb	r0, [r4, #22]
 800eb76:	f080 0001 	eor.w	r0, r0, #1
 800eb7a:	bd38      	pop	{r3, r4, r5, pc}

0800eb7c <ucdr_serialize_uint8_t>:
 800eb7c:	b538      	push	{r3, r4, r5, lr}
 800eb7e:	460d      	mov	r5, r1
 800eb80:	2101      	movs	r1, #1
 800eb82:	4604      	mov	r4, r0
 800eb84:	f001 f8fe 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800eb88:	b148      	cbz	r0, 800eb9e <ucdr_serialize_uint8_t+0x22>
 800eb8a:	68a3      	ldr	r3, [r4, #8]
 800eb8c:	701d      	strb	r5, [r3, #0]
 800eb8e:	68a2      	ldr	r2, [r4, #8]
 800eb90:	6923      	ldr	r3, [r4, #16]
 800eb92:	2101      	movs	r1, #1
 800eb94:	440a      	add	r2, r1
 800eb96:	440b      	add	r3, r1
 800eb98:	60a2      	str	r2, [r4, #8]
 800eb9a:	6123      	str	r3, [r4, #16]
 800eb9c:	7561      	strb	r1, [r4, #21]
 800eb9e:	7da0      	ldrb	r0, [r4, #22]
 800eba0:	f080 0001 	eor.w	r0, r0, #1
 800eba4:	bd38      	pop	{r3, r4, r5, pc}
 800eba6:	bf00      	nop

0800eba8 <ucdr_deserialize_uint8_t>:
 800eba8:	b538      	push	{r3, r4, r5, lr}
 800ebaa:	460d      	mov	r5, r1
 800ebac:	2101      	movs	r1, #1
 800ebae:	4604      	mov	r4, r0
 800ebb0:	f001 f8e8 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ebb4:	b150      	cbz	r0, 800ebcc <ucdr_deserialize_uint8_t+0x24>
 800ebb6:	68a3      	ldr	r3, [r4, #8]
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	702b      	strb	r3, [r5, #0]
 800ebbc:	68a2      	ldr	r2, [r4, #8]
 800ebbe:	6923      	ldr	r3, [r4, #16]
 800ebc0:	2101      	movs	r1, #1
 800ebc2:	440a      	add	r2, r1
 800ebc4:	440b      	add	r3, r1
 800ebc6:	60a2      	str	r2, [r4, #8]
 800ebc8:	6123      	str	r3, [r4, #16]
 800ebca:	7561      	strb	r1, [r4, #21]
 800ebcc:	7da0      	ldrb	r0, [r4, #22]
 800ebce:	f080 0001 	eor.w	r0, r0, #1
 800ebd2:	bd38      	pop	{r3, r4, r5, pc}

0800ebd4 <ucdr_serialize_uint16_t>:
 800ebd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebd8:	b082      	sub	sp, #8
 800ebda:	460b      	mov	r3, r1
 800ebdc:	2102      	movs	r1, #2
 800ebde:	4604      	mov	r4, r0
 800ebe0:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ebe4:	f001 f922 	bl	800fe2c <ucdr_buffer_alignment>
 800ebe8:	4601      	mov	r1, r0
 800ebea:	4620      	mov	r0, r4
 800ebec:	7d67      	ldrb	r7, [r4, #21]
 800ebee:	f001 f961 	bl	800feb4 <ucdr_advance_buffer>
 800ebf2:	2102      	movs	r1, #2
 800ebf4:	4620      	mov	r0, r4
 800ebf6:	f001 f8b9 	bl	800fd6c <ucdr_check_buffer_available_for>
 800ebfa:	bb78      	cbnz	r0, 800ec5c <ucdr_serialize_uint16_t+0x88>
 800ebfc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ec00:	42ab      	cmp	r3, r5
 800ec02:	d926      	bls.n	800ec52 <ucdr_serialize_uint16_t+0x7e>
 800ec04:	1b5e      	subs	r6, r3, r5
 800ec06:	60a3      	str	r3, [r4, #8]
 800ec08:	6923      	ldr	r3, [r4, #16]
 800ec0a:	f1c6 0802 	rsb	r8, r6, #2
 800ec0e:	4433      	add	r3, r6
 800ec10:	6123      	str	r3, [r4, #16]
 800ec12:	4641      	mov	r1, r8
 800ec14:	4620      	mov	r0, r4
 800ec16:	f001 f8b5 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ec1a:	2800      	cmp	r0, #0
 800ec1c:	d03b      	beq.n	800ec96 <ucdr_serialize_uint16_t+0xc2>
 800ec1e:	7d23      	ldrb	r3, [r4, #20]
 800ec20:	2b01      	cmp	r3, #1
 800ec22:	d04a      	beq.n	800ecba <ucdr_serialize_uint16_t+0xe6>
 800ec24:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ec28:	702b      	strb	r3, [r5, #0]
 800ec2a:	2e00      	cmp	r6, #0
 800ec2c:	d040      	beq.n	800ecb0 <ucdr_serialize_uint16_t+0xdc>
 800ec2e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ec32:	706b      	strb	r3, [r5, #1]
 800ec34:	6923      	ldr	r3, [r4, #16]
 800ec36:	68a2      	ldr	r2, [r4, #8]
 800ec38:	7da0      	ldrb	r0, [r4, #22]
 800ec3a:	3302      	adds	r3, #2
 800ec3c:	1b9e      	subs	r6, r3, r6
 800ec3e:	4442      	add	r2, r8
 800ec40:	2302      	movs	r3, #2
 800ec42:	f080 0001 	eor.w	r0, r0, #1
 800ec46:	60a2      	str	r2, [r4, #8]
 800ec48:	6126      	str	r6, [r4, #16]
 800ec4a:	7563      	strb	r3, [r4, #21]
 800ec4c:	b002      	add	sp, #8
 800ec4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec52:	2102      	movs	r1, #2
 800ec54:	4620      	mov	r0, r4
 800ec56:	f001 f895 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ec5a:	b190      	cbz	r0, 800ec82 <ucdr_serialize_uint16_t+0xae>
 800ec5c:	7d23      	ldrb	r3, [r4, #20]
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	68a3      	ldr	r3, [r4, #8]
 800ec62:	d014      	beq.n	800ec8e <ucdr_serialize_uint16_t+0xba>
 800ec64:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ec68:	701a      	strb	r2, [r3, #0]
 800ec6a:	68a3      	ldr	r3, [r4, #8]
 800ec6c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ec70:	705a      	strb	r2, [r3, #1]
 800ec72:	68a2      	ldr	r2, [r4, #8]
 800ec74:	6923      	ldr	r3, [r4, #16]
 800ec76:	3202      	adds	r2, #2
 800ec78:	3302      	adds	r3, #2
 800ec7a:	2102      	movs	r1, #2
 800ec7c:	60a2      	str	r2, [r4, #8]
 800ec7e:	6123      	str	r3, [r4, #16]
 800ec80:	7561      	strb	r1, [r4, #21]
 800ec82:	7da0      	ldrb	r0, [r4, #22]
 800ec84:	f080 0001 	eor.w	r0, r0, #1
 800ec88:	b002      	add	sp, #8
 800ec8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec8e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ec92:	801a      	strh	r2, [r3, #0]
 800ec94:	e7ed      	b.n	800ec72 <ucdr_serialize_uint16_t+0x9e>
 800ec96:	68a2      	ldr	r2, [r4, #8]
 800ec98:	6923      	ldr	r3, [r4, #16]
 800ec9a:	7da0      	ldrb	r0, [r4, #22]
 800ec9c:	7567      	strb	r7, [r4, #21]
 800ec9e:	1b92      	subs	r2, r2, r6
 800eca0:	1b9b      	subs	r3, r3, r6
 800eca2:	f080 0001 	eor.w	r0, r0, #1
 800eca6:	60a2      	str	r2, [r4, #8]
 800eca8:	6123      	str	r3, [r4, #16]
 800ecaa:	b002      	add	sp, #8
 800ecac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecb0:	68a3      	ldr	r3, [r4, #8]
 800ecb2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ecb6:	701a      	strb	r2, [r3, #0]
 800ecb8:	e7bc      	b.n	800ec34 <ucdr_serialize_uint16_t+0x60>
 800ecba:	4628      	mov	r0, r5
 800ecbc:	f10d 0506 	add.w	r5, sp, #6
 800ecc0:	4629      	mov	r1, r5
 800ecc2:	4632      	mov	r2, r6
 800ecc4:	f00a fe85 	bl	80199d2 <memcpy>
 800ecc8:	68a0      	ldr	r0, [r4, #8]
 800ecca:	4642      	mov	r2, r8
 800eccc:	19a9      	adds	r1, r5, r6
 800ecce:	f00a fe80 	bl	80199d2 <memcpy>
 800ecd2:	e7af      	b.n	800ec34 <ucdr_serialize_uint16_t+0x60>

0800ecd4 <ucdr_serialize_endian_uint16_t>:
 800ecd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ecd8:	b083      	sub	sp, #12
 800ecda:	460d      	mov	r5, r1
 800ecdc:	2102      	movs	r1, #2
 800ecde:	4604      	mov	r4, r0
 800ece0:	f8ad 2006 	strh.w	r2, [sp, #6]
 800ece4:	f001 f8a2 	bl	800fe2c <ucdr_buffer_alignment>
 800ece8:	4601      	mov	r1, r0
 800ecea:	4620      	mov	r0, r4
 800ecec:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ecf0:	f001 f8e0 	bl	800feb4 <ucdr_advance_buffer>
 800ecf4:	2102      	movs	r1, #2
 800ecf6:	4620      	mov	r0, r4
 800ecf8:	f001 f838 	bl	800fd6c <ucdr_check_buffer_available_for>
 800ecfc:	bb70      	cbnz	r0, 800ed5c <ucdr_serialize_endian_uint16_t+0x88>
 800ecfe:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ed02:	42be      	cmp	r6, r7
 800ed04:	d925      	bls.n	800ed52 <ucdr_serialize_endian_uint16_t+0x7e>
 800ed06:	6923      	ldr	r3, [r4, #16]
 800ed08:	60a6      	str	r6, [r4, #8]
 800ed0a:	1bf6      	subs	r6, r6, r7
 800ed0c:	4433      	add	r3, r6
 800ed0e:	f1c6 0902 	rsb	r9, r6, #2
 800ed12:	6123      	str	r3, [r4, #16]
 800ed14:	4649      	mov	r1, r9
 800ed16:	4620      	mov	r0, r4
 800ed18:	f001 f834 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ed1c:	2800      	cmp	r0, #0
 800ed1e:	d039      	beq.n	800ed94 <ucdr_serialize_endian_uint16_t+0xc0>
 800ed20:	2d01      	cmp	r5, #1
 800ed22:	d04a      	beq.n	800edba <ucdr_serialize_endian_uint16_t+0xe6>
 800ed24:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ed28:	703b      	strb	r3, [r7, #0]
 800ed2a:	2e00      	cmp	r6, #0
 800ed2c:	d040      	beq.n	800edb0 <ucdr_serialize_endian_uint16_t+0xdc>
 800ed2e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ed32:	707b      	strb	r3, [r7, #1]
 800ed34:	6923      	ldr	r3, [r4, #16]
 800ed36:	68a2      	ldr	r2, [r4, #8]
 800ed38:	7da0      	ldrb	r0, [r4, #22]
 800ed3a:	3302      	adds	r3, #2
 800ed3c:	444a      	add	r2, r9
 800ed3e:	1b9b      	subs	r3, r3, r6
 800ed40:	2102      	movs	r1, #2
 800ed42:	f080 0001 	eor.w	r0, r0, #1
 800ed46:	60a2      	str	r2, [r4, #8]
 800ed48:	6123      	str	r3, [r4, #16]
 800ed4a:	7561      	strb	r1, [r4, #21]
 800ed4c:	b003      	add	sp, #12
 800ed4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed52:	2102      	movs	r1, #2
 800ed54:	4620      	mov	r0, r4
 800ed56:	f001 f815 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ed5a:	b188      	cbz	r0, 800ed80 <ucdr_serialize_endian_uint16_t+0xac>
 800ed5c:	2d01      	cmp	r5, #1
 800ed5e:	68a3      	ldr	r3, [r4, #8]
 800ed60:	d014      	beq.n	800ed8c <ucdr_serialize_endian_uint16_t+0xb8>
 800ed62:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ed66:	701a      	strb	r2, [r3, #0]
 800ed68:	68a3      	ldr	r3, [r4, #8]
 800ed6a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ed6e:	705a      	strb	r2, [r3, #1]
 800ed70:	68a2      	ldr	r2, [r4, #8]
 800ed72:	6923      	ldr	r3, [r4, #16]
 800ed74:	3202      	adds	r2, #2
 800ed76:	3302      	adds	r3, #2
 800ed78:	2102      	movs	r1, #2
 800ed7a:	60a2      	str	r2, [r4, #8]
 800ed7c:	6123      	str	r3, [r4, #16]
 800ed7e:	7561      	strb	r1, [r4, #21]
 800ed80:	7da0      	ldrb	r0, [r4, #22]
 800ed82:	f080 0001 	eor.w	r0, r0, #1
 800ed86:	b003      	add	sp, #12
 800ed88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed8c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ed90:	801a      	strh	r2, [r3, #0]
 800ed92:	e7ed      	b.n	800ed70 <ucdr_serialize_endian_uint16_t+0x9c>
 800ed94:	68a2      	ldr	r2, [r4, #8]
 800ed96:	6923      	ldr	r3, [r4, #16]
 800ed98:	7da0      	ldrb	r0, [r4, #22]
 800ed9a:	f884 8015 	strb.w	r8, [r4, #21]
 800ed9e:	1b92      	subs	r2, r2, r6
 800eda0:	1b9b      	subs	r3, r3, r6
 800eda2:	f080 0001 	eor.w	r0, r0, #1
 800eda6:	60a2      	str	r2, [r4, #8]
 800eda8:	6123      	str	r3, [r4, #16]
 800edaa:	b003      	add	sp, #12
 800edac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800edb0:	68a3      	ldr	r3, [r4, #8]
 800edb2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800edb6:	701a      	strb	r2, [r3, #0]
 800edb8:	e7bc      	b.n	800ed34 <ucdr_serialize_endian_uint16_t+0x60>
 800edba:	f10d 0506 	add.w	r5, sp, #6
 800edbe:	4629      	mov	r1, r5
 800edc0:	4632      	mov	r2, r6
 800edc2:	4638      	mov	r0, r7
 800edc4:	f00a fe05 	bl	80199d2 <memcpy>
 800edc8:	68a0      	ldr	r0, [r4, #8]
 800edca:	464a      	mov	r2, r9
 800edcc:	19a9      	adds	r1, r5, r6
 800edce:	f00a fe00 	bl	80199d2 <memcpy>
 800edd2:	e7af      	b.n	800ed34 <ucdr_serialize_endian_uint16_t+0x60>

0800edd4 <ucdr_deserialize_uint16_t>:
 800edd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edd8:	460d      	mov	r5, r1
 800edda:	2102      	movs	r1, #2
 800eddc:	4604      	mov	r4, r0
 800edde:	f001 f825 	bl	800fe2c <ucdr_buffer_alignment>
 800ede2:	4601      	mov	r1, r0
 800ede4:	4620      	mov	r0, r4
 800ede6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800edea:	f001 f863 	bl	800feb4 <ucdr_advance_buffer>
 800edee:	2102      	movs	r1, #2
 800edf0:	4620      	mov	r0, r4
 800edf2:	f000 ffbb 	bl	800fd6c <ucdr_check_buffer_available_for>
 800edf6:	bb60      	cbnz	r0, 800ee52 <ucdr_deserialize_uint16_t+0x7e>
 800edf8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800edfc:	42be      	cmp	r6, r7
 800edfe:	d923      	bls.n	800ee48 <ucdr_deserialize_uint16_t+0x74>
 800ee00:	6923      	ldr	r3, [r4, #16]
 800ee02:	60a6      	str	r6, [r4, #8]
 800ee04:	1bf6      	subs	r6, r6, r7
 800ee06:	4433      	add	r3, r6
 800ee08:	f1c6 0902 	rsb	r9, r6, #2
 800ee0c:	6123      	str	r3, [r4, #16]
 800ee0e:	4649      	mov	r1, r9
 800ee10:	4620      	mov	r0, r4
 800ee12:	f000 ffb7 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ee16:	2800      	cmp	r0, #0
 800ee18:	d034      	beq.n	800ee84 <ucdr_deserialize_uint16_t+0xb0>
 800ee1a:	7d23      	ldrb	r3, [r4, #20]
 800ee1c:	2b01      	cmp	r3, #1
 800ee1e:	d042      	beq.n	800eea6 <ucdr_deserialize_uint16_t+0xd2>
 800ee20:	787b      	ldrb	r3, [r7, #1]
 800ee22:	702b      	strb	r3, [r5, #0]
 800ee24:	2e00      	cmp	r6, #0
 800ee26:	d03a      	beq.n	800ee9e <ucdr_deserialize_uint16_t+0xca>
 800ee28:	783b      	ldrb	r3, [r7, #0]
 800ee2a:	706b      	strb	r3, [r5, #1]
 800ee2c:	6923      	ldr	r3, [r4, #16]
 800ee2e:	68a2      	ldr	r2, [r4, #8]
 800ee30:	7da0      	ldrb	r0, [r4, #22]
 800ee32:	2102      	movs	r1, #2
 800ee34:	3302      	adds	r3, #2
 800ee36:	444a      	add	r2, r9
 800ee38:	1b9b      	subs	r3, r3, r6
 800ee3a:	7561      	strb	r1, [r4, #21]
 800ee3c:	60a2      	str	r2, [r4, #8]
 800ee3e:	6123      	str	r3, [r4, #16]
 800ee40:	f080 0001 	eor.w	r0, r0, #1
 800ee44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee48:	2102      	movs	r1, #2
 800ee4a:	4620      	mov	r0, r4
 800ee4c:	f000 ff9a 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ee50:	b180      	cbz	r0, 800ee74 <ucdr_deserialize_uint16_t+0xa0>
 800ee52:	7d23      	ldrb	r3, [r4, #20]
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	68a3      	ldr	r3, [r4, #8]
 800ee58:	d011      	beq.n	800ee7e <ucdr_deserialize_uint16_t+0xaa>
 800ee5a:	785b      	ldrb	r3, [r3, #1]
 800ee5c:	702b      	strb	r3, [r5, #0]
 800ee5e:	68a3      	ldr	r3, [r4, #8]
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	706b      	strb	r3, [r5, #1]
 800ee64:	68a2      	ldr	r2, [r4, #8]
 800ee66:	6923      	ldr	r3, [r4, #16]
 800ee68:	3202      	adds	r2, #2
 800ee6a:	3302      	adds	r3, #2
 800ee6c:	2102      	movs	r1, #2
 800ee6e:	60a2      	str	r2, [r4, #8]
 800ee70:	6123      	str	r3, [r4, #16]
 800ee72:	7561      	strb	r1, [r4, #21]
 800ee74:	7da0      	ldrb	r0, [r4, #22]
 800ee76:	f080 0001 	eor.w	r0, r0, #1
 800ee7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee7e:	881b      	ldrh	r3, [r3, #0]
 800ee80:	802b      	strh	r3, [r5, #0]
 800ee82:	e7ef      	b.n	800ee64 <ucdr_deserialize_uint16_t+0x90>
 800ee84:	68a2      	ldr	r2, [r4, #8]
 800ee86:	6923      	ldr	r3, [r4, #16]
 800ee88:	7da0      	ldrb	r0, [r4, #22]
 800ee8a:	f884 8015 	strb.w	r8, [r4, #21]
 800ee8e:	1b92      	subs	r2, r2, r6
 800ee90:	1b9b      	subs	r3, r3, r6
 800ee92:	60a2      	str	r2, [r4, #8]
 800ee94:	6123      	str	r3, [r4, #16]
 800ee96:	f080 0001 	eor.w	r0, r0, #1
 800ee9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee9e:	68a3      	ldr	r3, [r4, #8]
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	706b      	strb	r3, [r5, #1]
 800eea4:	e7c2      	b.n	800ee2c <ucdr_deserialize_uint16_t+0x58>
 800eea6:	4639      	mov	r1, r7
 800eea8:	4632      	mov	r2, r6
 800eeaa:	4628      	mov	r0, r5
 800eeac:	f00a fd91 	bl	80199d2 <memcpy>
 800eeb0:	68a1      	ldr	r1, [r4, #8]
 800eeb2:	464a      	mov	r2, r9
 800eeb4:	19a8      	adds	r0, r5, r6
 800eeb6:	f00a fd8c 	bl	80199d2 <memcpy>
 800eeba:	e7b7      	b.n	800ee2c <ucdr_deserialize_uint16_t+0x58>

0800eebc <ucdr_deserialize_endian_uint16_t>:
 800eebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eec0:	460e      	mov	r6, r1
 800eec2:	2102      	movs	r1, #2
 800eec4:	4604      	mov	r4, r0
 800eec6:	4615      	mov	r5, r2
 800eec8:	f000 ffb0 	bl	800fe2c <ucdr_buffer_alignment>
 800eecc:	4601      	mov	r1, r0
 800eece:	4620      	mov	r0, r4
 800eed0:	f894 9015 	ldrb.w	r9, [r4, #21]
 800eed4:	f000 ffee 	bl	800feb4 <ucdr_advance_buffer>
 800eed8:	2102      	movs	r1, #2
 800eeda:	4620      	mov	r0, r4
 800eedc:	f000 ff46 	bl	800fd6c <ucdr_check_buffer_available_for>
 800eee0:	bb70      	cbnz	r0, 800ef40 <ucdr_deserialize_endian_uint16_t+0x84>
 800eee2:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800eee6:	4547      	cmp	r7, r8
 800eee8:	d925      	bls.n	800ef36 <ucdr_deserialize_endian_uint16_t+0x7a>
 800eeea:	6923      	ldr	r3, [r4, #16]
 800eeec:	60a7      	str	r7, [r4, #8]
 800eeee:	eba7 0708 	sub.w	r7, r7, r8
 800eef2:	443b      	add	r3, r7
 800eef4:	f1c7 0a02 	rsb	sl, r7, #2
 800eef8:	6123      	str	r3, [r4, #16]
 800eefa:	4651      	mov	r1, sl
 800eefc:	4620      	mov	r0, r4
 800eefe:	f000 ff41 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ef02:	2800      	cmp	r0, #0
 800ef04:	d034      	beq.n	800ef70 <ucdr_deserialize_endian_uint16_t+0xb4>
 800ef06:	2e01      	cmp	r6, #1
 800ef08:	d043      	beq.n	800ef92 <ucdr_deserialize_endian_uint16_t+0xd6>
 800ef0a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ef0e:	702b      	strb	r3, [r5, #0]
 800ef10:	2f00      	cmp	r7, #0
 800ef12:	d03a      	beq.n	800ef8a <ucdr_deserialize_endian_uint16_t+0xce>
 800ef14:	f898 3000 	ldrb.w	r3, [r8]
 800ef18:	706b      	strb	r3, [r5, #1]
 800ef1a:	6923      	ldr	r3, [r4, #16]
 800ef1c:	68a2      	ldr	r2, [r4, #8]
 800ef1e:	7da0      	ldrb	r0, [r4, #22]
 800ef20:	2102      	movs	r1, #2
 800ef22:	3302      	adds	r3, #2
 800ef24:	4452      	add	r2, sl
 800ef26:	1bdb      	subs	r3, r3, r7
 800ef28:	7561      	strb	r1, [r4, #21]
 800ef2a:	60a2      	str	r2, [r4, #8]
 800ef2c:	6123      	str	r3, [r4, #16]
 800ef2e:	f080 0001 	eor.w	r0, r0, #1
 800ef32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef36:	2102      	movs	r1, #2
 800ef38:	4620      	mov	r0, r4
 800ef3a:	f000 ff23 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800ef3e:	b178      	cbz	r0, 800ef60 <ucdr_deserialize_endian_uint16_t+0xa4>
 800ef40:	2e01      	cmp	r6, #1
 800ef42:	68a3      	ldr	r3, [r4, #8]
 800ef44:	d011      	beq.n	800ef6a <ucdr_deserialize_endian_uint16_t+0xae>
 800ef46:	785b      	ldrb	r3, [r3, #1]
 800ef48:	702b      	strb	r3, [r5, #0]
 800ef4a:	68a3      	ldr	r3, [r4, #8]
 800ef4c:	781b      	ldrb	r3, [r3, #0]
 800ef4e:	706b      	strb	r3, [r5, #1]
 800ef50:	68a2      	ldr	r2, [r4, #8]
 800ef52:	6923      	ldr	r3, [r4, #16]
 800ef54:	3202      	adds	r2, #2
 800ef56:	3302      	adds	r3, #2
 800ef58:	2102      	movs	r1, #2
 800ef5a:	60a2      	str	r2, [r4, #8]
 800ef5c:	6123      	str	r3, [r4, #16]
 800ef5e:	7561      	strb	r1, [r4, #21]
 800ef60:	7da0      	ldrb	r0, [r4, #22]
 800ef62:	f080 0001 	eor.w	r0, r0, #1
 800ef66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef6a:	881b      	ldrh	r3, [r3, #0]
 800ef6c:	802b      	strh	r3, [r5, #0]
 800ef6e:	e7ef      	b.n	800ef50 <ucdr_deserialize_endian_uint16_t+0x94>
 800ef70:	68a2      	ldr	r2, [r4, #8]
 800ef72:	6923      	ldr	r3, [r4, #16]
 800ef74:	7da0      	ldrb	r0, [r4, #22]
 800ef76:	f884 9015 	strb.w	r9, [r4, #21]
 800ef7a:	1bd2      	subs	r2, r2, r7
 800ef7c:	1bdb      	subs	r3, r3, r7
 800ef7e:	60a2      	str	r2, [r4, #8]
 800ef80:	6123      	str	r3, [r4, #16]
 800ef82:	f080 0001 	eor.w	r0, r0, #1
 800ef86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef8a:	68a3      	ldr	r3, [r4, #8]
 800ef8c:	781b      	ldrb	r3, [r3, #0]
 800ef8e:	706b      	strb	r3, [r5, #1]
 800ef90:	e7c3      	b.n	800ef1a <ucdr_deserialize_endian_uint16_t+0x5e>
 800ef92:	4641      	mov	r1, r8
 800ef94:	463a      	mov	r2, r7
 800ef96:	4628      	mov	r0, r5
 800ef98:	f00a fd1b 	bl	80199d2 <memcpy>
 800ef9c:	68a1      	ldr	r1, [r4, #8]
 800ef9e:	4652      	mov	r2, sl
 800efa0:	19e8      	adds	r0, r5, r7
 800efa2:	f00a fd16 	bl	80199d2 <memcpy>
 800efa6:	e7b8      	b.n	800ef1a <ucdr_deserialize_endian_uint16_t+0x5e>

0800efa8 <ucdr_serialize_uint32_t>:
 800efa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efac:	b082      	sub	sp, #8
 800efae:	4604      	mov	r4, r0
 800efb0:	9101      	str	r1, [sp, #4]
 800efb2:	2104      	movs	r1, #4
 800efb4:	f000 ff3a 	bl	800fe2c <ucdr_buffer_alignment>
 800efb8:	4601      	mov	r1, r0
 800efba:	4620      	mov	r0, r4
 800efbc:	7d67      	ldrb	r7, [r4, #21]
 800efbe:	f000 ff79 	bl	800feb4 <ucdr_advance_buffer>
 800efc2:	2104      	movs	r1, #4
 800efc4:	4620      	mov	r0, r4
 800efc6:	f000 fed1 	bl	800fd6c <ucdr_check_buffer_available_for>
 800efca:	2800      	cmp	r0, #0
 800efcc:	d139      	bne.n	800f042 <ucdr_serialize_uint32_t+0x9a>
 800efce:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800efd2:	42ab      	cmp	r3, r5
 800efd4:	d930      	bls.n	800f038 <ucdr_serialize_uint32_t+0x90>
 800efd6:	1b5e      	subs	r6, r3, r5
 800efd8:	60a3      	str	r3, [r4, #8]
 800efda:	6923      	ldr	r3, [r4, #16]
 800efdc:	f1c6 0804 	rsb	r8, r6, #4
 800efe0:	4433      	add	r3, r6
 800efe2:	6123      	str	r3, [r4, #16]
 800efe4:	4641      	mov	r1, r8
 800efe6:	4620      	mov	r0, r4
 800efe8:	f000 fecc 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800efec:	2800      	cmp	r0, #0
 800efee:	d04c      	beq.n	800f08a <ucdr_serialize_uint32_t+0xe2>
 800eff0:	7d23      	ldrb	r3, [r4, #20]
 800eff2:	2b01      	cmp	r3, #1
 800eff4:	d063      	beq.n	800f0be <ucdr_serialize_uint32_t+0x116>
 800eff6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800effa:	702b      	strb	r3, [r5, #0]
 800effc:	2e00      	cmp	r6, #0
 800effe:	d051      	beq.n	800f0a4 <ucdr_serialize_uint32_t+0xfc>
 800f000:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f004:	706b      	strb	r3, [r5, #1]
 800f006:	2e01      	cmp	r6, #1
 800f008:	d050      	beq.n	800f0ac <ucdr_serialize_uint32_t+0x104>
 800f00a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f00e:	70ab      	strb	r3, [r5, #2]
 800f010:	2e02      	cmp	r6, #2
 800f012:	d04f      	beq.n	800f0b4 <ucdr_serialize_uint32_t+0x10c>
 800f014:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f018:	70eb      	strb	r3, [r5, #3]
 800f01a:	6923      	ldr	r3, [r4, #16]
 800f01c:	68a2      	ldr	r2, [r4, #8]
 800f01e:	7da0      	ldrb	r0, [r4, #22]
 800f020:	3304      	adds	r3, #4
 800f022:	1b9e      	subs	r6, r3, r6
 800f024:	4442      	add	r2, r8
 800f026:	2304      	movs	r3, #4
 800f028:	f080 0001 	eor.w	r0, r0, #1
 800f02c:	60a2      	str	r2, [r4, #8]
 800f02e:	6126      	str	r6, [r4, #16]
 800f030:	7563      	strb	r3, [r4, #21]
 800f032:	b002      	add	sp, #8
 800f034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f038:	2104      	movs	r1, #4
 800f03a:	4620      	mov	r0, r4
 800f03c:	f000 fea2 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f040:	b1d0      	cbz	r0, 800f078 <ucdr_serialize_uint32_t+0xd0>
 800f042:	7d23      	ldrb	r3, [r4, #20]
 800f044:	2b01      	cmp	r3, #1
 800f046:	68a3      	ldr	r3, [r4, #8]
 800f048:	d01c      	beq.n	800f084 <ucdr_serialize_uint32_t+0xdc>
 800f04a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f04e:	701a      	strb	r2, [r3, #0]
 800f050:	68a3      	ldr	r3, [r4, #8]
 800f052:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f056:	705a      	strb	r2, [r3, #1]
 800f058:	68a3      	ldr	r3, [r4, #8]
 800f05a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f05e:	709a      	strb	r2, [r3, #2]
 800f060:	68a3      	ldr	r3, [r4, #8]
 800f062:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f066:	70da      	strb	r2, [r3, #3]
 800f068:	68a2      	ldr	r2, [r4, #8]
 800f06a:	6923      	ldr	r3, [r4, #16]
 800f06c:	3204      	adds	r2, #4
 800f06e:	3304      	adds	r3, #4
 800f070:	2104      	movs	r1, #4
 800f072:	60a2      	str	r2, [r4, #8]
 800f074:	6123      	str	r3, [r4, #16]
 800f076:	7561      	strb	r1, [r4, #21]
 800f078:	7da0      	ldrb	r0, [r4, #22]
 800f07a:	f080 0001 	eor.w	r0, r0, #1
 800f07e:	b002      	add	sp, #8
 800f080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f084:	9a01      	ldr	r2, [sp, #4]
 800f086:	601a      	str	r2, [r3, #0]
 800f088:	e7ee      	b.n	800f068 <ucdr_serialize_uint32_t+0xc0>
 800f08a:	68a2      	ldr	r2, [r4, #8]
 800f08c:	6923      	ldr	r3, [r4, #16]
 800f08e:	7da0      	ldrb	r0, [r4, #22]
 800f090:	7567      	strb	r7, [r4, #21]
 800f092:	1b92      	subs	r2, r2, r6
 800f094:	1b9b      	subs	r3, r3, r6
 800f096:	f080 0001 	eor.w	r0, r0, #1
 800f09a:	60a2      	str	r2, [r4, #8]
 800f09c:	6123      	str	r3, [r4, #16]
 800f09e:	b002      	add	sp, #8
 800f0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0a4:	68a3      	ldr	r3, [r4, #8]
 800f0a6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f0aa:	701a      	strb	r2, [r3, #0]
 800f0ac:	68a3      	ldr	r3, [r4, #8]
 800f0ae:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f0b2:	701a      	strb	r2, [r3, #0]
 800f0b4:	68a3      	ldr	r3, [r4, #8]
 800f0b6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f0ba:	701a      	strb	r2, [r3, #0]
 800f0bc:	e7ad      	b.n	800f01a <ucdr_serialize_uint32_t+0x72>
 800f0be:	4628      	mov	r0, r5
 800f0c0:	ad01      	add	r5, sp, #4
 800f0c2:	4629      	mov	r1, r5
 800f0c4:	4632      	mov	r2, r6
 800f0c6:	f00a fc84 	bl	80199d2 <memcpy>
 800f0ca:	68a0      	ldr	r0, [r4, #8]
 800f0cc:	4642      	mov	r2, r8
 800f0ce:	19a9      	adds	r1, r5, r6
 800f0d0:	f00a fc7f 	bl	80199d2 <memcpy>
 800f0d4:	e7a1      	b.n	800f01a <ucdr_serialize_uint32_t+0x72>
 800f0d6:	bf00      	nop

0800f0d8 <ucdr_serialize_endian_uint32_t>:
 800f0d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f0dc:	b083      	sub	sp, #12
 800f0de:	460d      	mov	r5, r1
 800f0e0:	2104      	movs	r1, #4
 800f0e2:	4604      	mov	r4, r0
 800f0e4:	9201      	str	r2, [sp, #4]
 800f0e6:	f000 fea1 	bl	800fe2c <ucdr_buffer_alignment>
 800f0ea:	4601      	mov	r1, r0
 800f0ec:	4620      	mov	r0, r4
 800f0ee:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f0f2:	f000 fedf 	bl	800feb4 <ucdr_advance_buffer>
 800f0f6:	2104      	movs	r1, #4
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	f000 fe37 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f0fe:	2800      	cmp	r0, #0
 800f100:	d138      	bne.n	800f174 <ucdr_serialize_endian_uint32_t+0x9c>
 800f102:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f106:	42b7      	cmp	r7, r6
 800f108:	d92f      	bls.n	800f16a <ucdr_serialize_endian_uint32_t+0x92>
 800f10a:	6923      	ldr	r3, [r4, #16]
 800f10c:	60a7      	str	r7, [r4, #8]
 800f10e:	1bbf      	subs	r7, r7, r6
 800f110:	443b      	add	r3, r7
 800f112:	f1c7 0904 	rsb	r9, r7, #4
 800f116:	6123      	str	r3, [r4, #16]
 800f118:	4649      	mov	r1, r9
 800f11a:	4620      	mov	r0, r4
 800f11c:	f000 fe32 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f120:	2800      	cmp	r0, #0
 800f122:	d04a      	beq.n	800f1ba <ucdr_serialize_endian_uint32_t+0xe2>
 800f124:	2d01      	cmp	r5, #1
 800f126:	d063      	beq.n	800f1f0 <ucdr_serialize_endian_uint32_t+0x118>
 800f128:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f12c:	7033      	strb	r3, [r6, #0]
 800f12e:	2f00      	cmp	r7, #0
 800f130:	d051      	beq.n	800f1d6 <ucdr_serialize_endian_uint32_t+0xfe>
 800f132:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f136:	7073      	strb	r3, [r6, #1]
 800f138:	2f01      	cmp	r7, #1
 800f13a:	d050      	beq.n	800f1de <ucdr_serialize_endian_uint32_t+0x106>
 800f13c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f140:	70b3      	strb	r3, [r6, #2]
 800f142:	2f02      	cmp	r7, #2
 800f144:	d04f      	beq.n	800f1e6 <ucdr_serialize_endian_uint32_t+0x10e>
 800f146:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f14a:	70f3      	strb	r3, [r6, #3]
 800f14c:	6923      	ldr	r3, [r4, #16]
 800f14e:	68a2      	ldr	r2, [r4, #8]
 800f150:	7da0      	ldrb	r0, [r4, #22]
 800f152:	3304      	adds	r3, #4
 800f154:	444a      	add	r2, r9
 800f156:	1bdb      	subs	r3, r3, r7
 800f158:	2104      	movs	r1, #4
 800f15a:	f080 0001 	eor.w	r0, r0, #1
 800f15e:	60a2      	str	r2, [r4, #8]
 800f160:	6123      	str	r3, [r4, #16]
 800f162:	7561      	strb	r1, [r4, #21]
 800f164:	b003      	add	sp, #12
 800f166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f16a:	2104      	movs	r1, #4
 800f16c:	4620      	mov	r0, r4
 800f16e:	f000 fe09 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f172:	b1c8      	cbz	r0, 800f1a8 <ucdr_serialize_endian_uint32_t+0xd0>
 800f174:	2d01      	cmp	r5, #1
 800f176:	68a3      	ldr	r3, [r4, #8]
 800f178:	d01c      	beq.n	800f1b4 <ucdr_serialize_endian_uint32_t+0xdc>
 800f17a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f17e:	701a      	strb	r2, [r3, #0]
 800f180:	68a3      	ldr	r3, [r4, #8]
 800f182:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f186:	705a      	strb	r2, [r3, #1]
 800f188:	68a3      	ldr	r3, [r4, #8]
 800f18a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f18e:	709a      	strb	r2, [r3, #2]
 800f190:	68a3      	ldr	r3, [r4, #8]
 800f192:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f196:	70da      	strb	r2, [r3, #3]
 800f198:	68a2      	ldr	r2, [r4, #8]
 800f19a:	6923      	ldr	r3, [r4, #16]
 800f19c:	3204      	adds	r2, #4
 800f19e:	3304      	adds	r3, #4
 800f1a0:	2104      	movs	r1, #4
 800f1a2:	60a2      	str	r2, [r4, #8]
 800f1a4:	6123      	str	r3, [r4, #16]
 800f1a6:	7561      	strb	r1, [r4, #21]
 800f1a8:	7da0      	ldrb	r0, [r4, #22]
 800f1aa:	f080 0001 	eor.w	r0, r0, #1
 800f1ae:	b003      	add	sp, #12
 800f1b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f1b4:	9a01      	ldr	r2, [sp, #4]
 800f1b6:	601a      	str	r2, [r3, #0]
 800f1b8:	e7ee      	b.n	800f198 <ucdr_serialize_endian_uint32_t+0xc0>
 800f1ba:	68a2      	ldr	r2, [r4, #8]
 800f1bc:	6923      	ldr	r3, [r4, #16]
 800f1be:	7da0      	ldrb	r0, [r4, #22]
 800f1c0:	f884 8015 	strb.w	r8, [r4, #21]
 800f1c4:	1bd2      	subs	r2, r2, r7
 800f1c6:	1bdb      	subs	r3, r3, r7
 800f1c8:	f080 0001 	eor.w	r0, r0, #1
 800f1cc:	60a2      	str	r2, [r4, #8]
 800f1ce:	6123      	str	r3, [r4, #16]
 800f1d0:	b003      	add	sp, #12
 800f1d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f1d6:	68a3      	ldr	r3, [r4, #8]
 800f1d8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f1dc:	701a      	strb	r2, [r3, #0]
 800f1de:	68a3      	ldr	r3, [r4, #8]
 800f1e0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f1e4:	701a      	strb	r2, [r3, #0]
 800f1e6:	68a3      	ldr	r3, [r4, #8]
 800f1e8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f1ec:	701a      	strb	r2, [r3, #0]
 800f1ee:	e7ad      	b.n	800f14c <ucdr_serialize_endian_uint32_t+0x74>
 800f1f0:	ad01      	add	r5, sp, #4
 800f1f2:	4629      	mov	r1, r5
 800f1f4:	463a      	mov	r2, r7
 800f1f6:	4630      	mov	r0, r6
 800f1f8:	f00a fbeb 	bl	80199d2 <memcpy>
 800f1fc:	68a0      	ldr	r0, [r4, #8]
 800f1fe:	464a      	mov	r2, r9
 800f200:	19e9      	adds	r1, r5, r7
 800f202:	f00a fbe6 	bl	80199d2 <memcpy>
 800f206:	e7a1      	b.n	800f14c <ucdr_serialize_endian_uint32_t+0x74>

0800f208 <ucdr_deserialize_uint32_t>:
 800f208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f20c:	460d      	mov	r5, r1
 800f20e:	2104      	movs	r1, #4
 800f210:	4604      	mov	r4, r0
 800f212:	f000 fe0b 	bl	800fe2c <ucdr_buffer_alignment>
 800f216:	4601      	mov	r1, r0
 800f218:	4620      	mov	r0, r4
 800f21a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f21e:	f000 fe49 	bl	800feb4 <ucdr_advance_buffer>
 800f222:	2104      	movs	r1, #4
 800f224:	4620      	mov	r0, r4
 800f226:	f000 fda1 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f22a:	2800      	cmp	r0, #0
 800f22c:	d138      	bne.n	800f2a0 <ucdr_deserialize_uint32_t+0x98>
 800f22e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f232:	42b7      	cmp	r7, r6
 800f234:	d92f      	bls.n	800f296 <ucdr_deserialize_uint32_t+0x8e>
 800f236:	6923      	ldr	r3, [r4, #16]
 800f238:	60a7      	str	r7, [r4, #8]
 800f23a:	1bbf      	subs	r7, r7, r6
 800f23c:	443b      	add	r3, r7
 800f23e:	f1c7 0904 	rsb	r9, r7, #4
 800f242:	6123      	str	r3, [r4, #16]
 800f244:	4649      	mov	r1, r9
 800f246:	4620      	mov	r0, r4
 800f248:	f000 fd9c 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f24c:	2800      	cmp	r0, #0
 800f24e:	d046      	beq.n	800f2de <ucdr_deserialize_uint32_t+0xd6>
 800f250:	7d23      	ldrb	r3, [r4, #20]
 800f252:	2b01      	cmp	r3, #1
 800f254:	d05c      	beq.n	800f310 <ucdr_deserialize_uint32_t+0x108>
 800f256:	78f3      	ldrb	r3, [r6, #3]
 800f258:	702b      	strb	r3, [r5, #0]
 800f25a:	2f00      	cmp	r7, #0
 800f25c:	d04c      	beq.n	800f2f8 <ucdr_deserialize_uint32_t+0xf0>
 800f25e:	78b3      	ldrb	r3, [r6, #2]
 800f260:	706b      	strb	r3, [r5, #1]
 800f262:	2f01      	cmp	r7, #1
 800f264:	f105 0302 	add.w	r3, r5, #2
 800f268:	d04a      	beq.n	800f300 <ucdr_deserialize_uint32_t+0xf8>
 800f26a:	7873      	ldrb	r3, [r6, #1]
 800f26c:	70ab      	strb	r3, [r5, #2]
 800f26e:	2f02      	cmp	r7, #2
 800f270:	f105 0303 	add.w	r3, r5, #3
 800f274:	d048      	beq.n	800f308 <ucdr_deserialize_uint32_t+0x100>
 800f276:	7833      	ldrb	r3, [r6, #0]
 800f278:	70eb      	strb	r3, [r5, #3]
 800f27a:	6923      	ldr	r3, [r4, #16]
 800f27c:	68a2      	ldr	r2, [r4, #8]
 800f27e:	7da0      	ldrb	r0, [r4, #22]
 800f280:	2104      	movs	r1, #4
 800f282:	3304      	adds	r3, #4
 800f284:	444a      	add	r2, r9
 800f286:	1bdb      	subs	r3, r3, r7
 800f288:	7561      	strb	r1, [r4, #21]
 800f28a:	60a2      	str	r2, [r4, #8]
 800f28c:	6123      	str	r3, [r4, #16]
 800f28e:	f080 0001 	eor.w	r0, r0, #1
 800f292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f296:	2104      	movs	r1, #4
 800f298:	4620      	mov	r0, r4
 800f29a:	f000 fd73 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f29e:	b1b0      	cbz	r0, 800f2ce <ucdr_deserialize_uint32_t+0xc6>
 800f2a0:	7d23      	ldrb	r3, [r4, #20]
 800f2a2:	2b01      	cmp	r3, #1
 800f2a4:	68a3      	ldr	r3, [r4, #8]
 800f2a6:	d017      	beq.n	800f2d8 <ucdr_deserialize_uint32_t+0xd0>
 800f2a8:	78db      	ldrb	r3, [r3, #3]
 800f2aa:	702b      	strb	r3, [r5, #0]
 800f2ac:	68a3      	ldr	r3, [r4, #8]
 800f2ae:	789b      	ldrb	r3, [r3, #2]
 800f2b0:	706b      	strb	r3, [r5, #1]
 800f2b2:	68a3      	ldr	r3, [r4, #8]
 800f2b4:	785b      	ldrb	r3, [r3, #1]
 800f2b6:	70ab      	strb	r3, [r5, #2]
 800f2b8:	68a3      	ldr	r3, [r4, #8]
 800f2ba:	781b      	ldrb	r3, [r3, #0]
 800f2bc:	70eb      	strb	r3, [r5, #3]
 800f2be:	68a2      	ldr	r2, [r4, #8]
 800f2c0:	6923      	ldr	r3, [r4, #16]
 800f2c2:	3204      	adds	r2, #4
 800f2c4:	3304      	adds	r3, #4
 800f2c6:	2104      	movs	r1, #4
 800f2c8:	60a2      	str	r2, [r4, #8]
 800f2ca:	6123      	str	r3, [r4, #16]
 800f2cc:	7561      	strb	r1, [r4, #21]
 800f2ce:	7da0      	ldrb	r0, [r4, #22]
 800f2d0:	f080 0001 	eor.w	r0, r0, #1
 800f2d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	602b      	str	r3, [r5, #0]
 800f2dc:	e7ef      	b.n	800f2be <ucdr_deserialize_uint32_t+0xb6>
 800f2de:	68a2      	ldr	r2, [r4, #8]
 800f2e0:	6923      	ldr	r3, [r4, #16]
 800f2e2:	7da0      	ldrb	r0, [r4, #22]
 800f2e4:	f884 8015 	strb.w	r8, [r4, #21]
 800f2e8:	1bd2      	subs	r2, r2, r7
 800f2ea:	1bdb      	subs	r3, r3, r7
 800f2ec:	60a2      	str	r2, [r4, #8]
 800f2ee:	6123      	str	r3, [r4, #16]
 800f2f0:	f080 0001 	eor.w	r0, r0, #1
 800f2f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2f8:	68a3      	ldr	r3, [r4, #8]
 800f2fa:	789b      	ldrb	r3, [r3, #2]
 800f2fc:	706b      	strb	r3, [r5, #1]
 800f2fe:	1cab      	adds	r3, r5, #2
 800f300:	68a2      	ldr	r2, [r4, #8]
 800f302:	7852      	ldrb	r2, [r2, #1]
 800f304:	f803 2b01 	strb.w	r2, [r3], #1
 800f308:	68a2      	ldr	r2, [r4, #8]
 800f30a:	7812      	ldrb	r2, [r2, #0]
 800f30c:	701a      	strb	r2, [r3, #0]
 800f30e:	e7b4      	b.n	800f27a <ucdr_deserialize_uint32_t+0x72>
 800f310:	4631      	mov	r1, r6
 800f312:	463a      	mov	r2, r7
 800f314:	4628      	mov	r0, r5
 800f316:	f00a fb5c 	bl	80199d2 <memcpy>
 800f31a:	68a1      	ldr	r1, [r4, #8]
 800f31c:	464a      	mov	r2, r9
 800f31e:	19e8      	adds	r0, r5, r7
 800f320:	f00a fb57 	bl	80199d2 <memcpy>
 800f324:	e7a9      	b.n	800f27a <ucdr_deserialize_uint32_t+0x72>
 800f326:	bf00      	nop

0800f328 <ucdr_deserialize_endian_uint32_t>:
 800f328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f32c:	460e      	mov	r6, r1
 800f32e:	2104      	movs	r1, #4
 800f330:	4604      	mov	r4, r0
 800f332:	4615      	mov	r5, r2
 800f334:	f000 fd7a 	bl	800fe2c <ucdr_buffer_alignment>
 800f338:	4601      	mov	r1, r0
 800f33a:	4620      	mov	r0, r4
 800f33c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f340:	f000 fdb8 	bl	800feb4 <ucdr_advance_buffer>
 800f344:	2104      	movs	r1, #4
 800f346:	4620      	mov	r0, r4
 800f348:	f000 fd10 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f34c:	2800      	cmp	r0, #0
 800f34e:	d13c      	bne.n	800f3ca <ucdr_deserialize_endian_uint32_t+0xa2>
 800f350:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800f354:	42bb      	cmp	r3, r7
 800f356:	d933      	bls.n	800f3c0 <ucdr_deserialize_endian_uint32_t+0x98>
 800f358:	eba3 0807 	sub.w	r8, r3, r7
 800f35c:	60a3      	str	r3, [r4, #8]
 800f35e:	6923      	ldr	r3, [r4, #16]
 800f360:	f1c8 0a04 	rsb	sl, r8, #4
 800f364:	4443      	add	r3, r8
 800f366:	6123      	str	r3, [r4, #16]
 800f368:	4651      	mov	r1, sl
 800f36a:	4620      	mov	r0, r4
 800f36c:	f000 fd0a 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f370:	2800      	cmp	r0, #0
 800f372:	d048      	beq.n	800f406 <ucdr_deserialize_endian_uint32_t+0xde>
 800f374:	2e01      	cmp	r6, #1
 800f376:	d061      	beq.n	800f43c <ucdr_deserialize_endian_uint32_t+0x114>
 800f378:	78fb      	ldrb	r3, [r7, #3]
 800f37a:	702b      	strb	r3, [r5, #0]
 800f37c:	f1b8 0f00 	cmp.w	r8, #0
 800f380:	d050      	beq.n	800f424 <ucdr_deserialize_endian_uint32_t+0xfc>
 800f382:	78bb      	ldrb	r3, [r7, #2]
 800f384:	706b      	strb	r3, [r5, #1]
 800f386:	f1b8 0f01 	cmp.w	r8, #1
 800f38a:	f105 0302 	add.w	r3, r5, #2
 800f38e:	d04d      	beq.n	800f42c <ucdr_deserialize_endian_uint32_t+0x104>
 800f390:	787b      	ldrb	r3, [r7, #1]
 800f392:	70ab      	strb	r3, [r5, #2]
 800f394:	f1b8 0f02 	cmp.w	r8, #2
 800f398:	f105 0303 	add.w	r3, r5, #3
 800f39c:	d04a      	beq.n	800f434 <ucdr_deserialize_endian_uint32_t+0x10c>
 800f39e:	783b      	ldrb	r3, [r7, #0]
 800f3a0:	70eb      	strb	r3, [r5, #3]
 800f3a2:	6923      	ldr	r3, [r4, #16]
 800f3a4:	68a2      	ldr	r2, [r4, #8]
 800f3a6:	7da0      	ldrb	r0, [r4, #22]
 800f3a8:	2104      	movs	r1, #4
 800f3aa:	3304      	adds	r3, #4
 800f3ac:	4452      	add	r2, sl
 800f3ae:	eba3 0308 	sub.w	r3, r3, r8
 800f3b2:	7561      	strb	r1, [r4, #21]
 800f3b4:	60a2      	str	r2, [r4, #8]
 800f3b6:	6123      	str	r3, [r4, #16]
 800f3b8:	f080 0001 	eor.w	r0, r0, #1
 800f3bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3c0:	2104      	movs	r1, #4
 800f3c2:	4620      	mov	r0, r4
 800f3c4:	f000 fcde 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f3c8:	b1a8      	cbz	r0, 800f3f6 <ucdr_deserialize_endian_uint32_t+0xce>
 800f3ca:	2e01      	cmp	r6, #1
 800f3cc:	68a3      	ldr	r3, [r4, #8]
 800f3ce:	d017      	beq.n	800f400 <ucdr_deserialize_endian_uint32_t+0xd8>
 800f3d0:	78db      	ldrb	r3, [r3, #3]
 800f3d2:	702b      	strb	r3, [r5, #0]
 800f3d4:	68a3      	ldr	r3, [r4, #8]
 800f3d6:	789b      	ldrb	r3, [r3, #2]
 800f3d8:	706b      	strb	r3, [r5, #1]
 800f3da:	68a3      	ldr	r3, [r4, #8]
 800f3dc:	785b      	ldrb	r3, [r3, #1]
 800f3de:	70ab      	strb	r3, [r5, #2]
 800f3e0:	68a3      	ldr	r3, [r4, #8]
 800f3e2:	781b      	ldrb	r3, [r3, #0]
 800f3e4:	70eb      	strb	r3, [r5, #3]
 800f3e6:	68a2      	ldr	r2, [r4, #8]
 800f3e8:	6923      	ldr	r3, [r4, #16]
 800f3ea:	3204      	adds	r2, #4
 800f3ec:	3304      	adds	r3, #4
 800f3ee:	2104      	movs	r1, #4
 800f3f0:	60a2      	str	r2, [r4, #8]
 800f3f2:	6123      	str	r3, [r4, #16]
 800f3f4:	7561      	strb	r1, [r4, #21]
 800f3f6:	7da0      	ldrb	r0, [r4, #22]
 800f3f8:	f080 0001 	eor.w	r0, r0, #1
 800f3fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	602b      	str	r3, [r5, #0]
 800f404:	e7ef      	b.n	800f3e6 <ucdr_deserialize_endian_uint32_t+0xbe>
 800f406:	68a2      	ldr	r2, [r4, #8]
 800f408:	6923      	ldr	r3, [r4, #16]
 800f40a:	7da0      	ldrb	r0, [r4, #22]
 800f40c:	f884 9015 	strb.w	r9, [r4, #21]
 800f410:	eba2 0208 	sub.w	r2, r2, r8
 800f414:	eba3 0308 	sub.w	r3, r3, r8
 800f418:	60a2      	str	r2, [r4, #8]
 800f41a:	6123      	str	r3, [r4, #16]
 800f41c:	f080 0001 	eor.w	r0, r0, #1
 800f420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f424:	68a3      	ldr	r3, [r4, #8]
 800f426:	789b      	ldrb	r3, [r3, #2]
 800f428:	706b      	strb	r3, [r5, #1]
 800f42a:	1cab      	adds	r3, r5, #2
 800f42c:	68a2      	ldr	r2, [r4, #8]
 800f42e:	7852      	ldrb	r2, [r2, #1]
 800f430:	f803 2b01 	strb.w	r2, [r3], #1
 800f434:	68a2      	ldr	r2, [r4, #8]
 800f436:	7812      	ldrb	r2, [r2, #0]
 800f438:	701a      	strb	r2, [r3, #0]
 800f43a:	e7b2      	b.n	800f3a2 <ucdr_deserialize_endian_uint32_t+0x7a>
 800f43c:	4639      	mov	r1, r7
 800f43e:	4642      	mov	r2, r8
 800f440:	4628      	mov	r0, r5
 800f442:	f00a fac6 	bl	80199d2 <memcpy>
 800f446:	68a1      	ldr	r1, [r4, #8]
 800f448:	4652      	mov	r2, sl
 800f44a:	eb05 0008 	add.w	r0, r5, r8
 800f44e:	f00a fac0 	bl	80199d2 <memcpy>
 800f452:	e7a6      	b.n	800f3a2 <ucdr_deserialize_endian_uint32_t+0x7a>

0800f454 <ucdr_serialize_uint64_t>:
 800f454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f458:	2108      	movs	r1, #8
 800f45a:	b082      	sub	sp, #8
 800f45c:	4604      	mov	r4, r0
 800f45e:	e9cd 2300 	strd	r2, r3, [sp]
 800f462:	f000 fce3 	bl	800fe2c <ucdr_buffer_alignment>
 800f466:	4601      	mov	r1, r0
 800f468:	4620      	mov	r0, r4
 800f46a:	7d67      	ldrb	r7, [r4, #21]
 800f46c:	f000 fd22 	bl	800feb4 <ucdr_advance_buffer>
 800f470:	2108      	movs	r1, #8
 800f472:	4620      	mov	r0, r4
 800f474:	f000 fc7a 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f478:	2800      	cmp	r0, #0
 800f47a:	d14e      	bne.n	800f51a <ucdr_serialize_uint64_t+0xc6>
 800f47c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f480:	42ab      	cmp	r3, r5
 800f482:	d945      	bls.n	800f510 <ucdr_serialize_uint64_t+0xbc>
 800f484:	1b5e      	subs	r6, r3, r5
 800f486:	60a3      	str	r3, [r4, #8]
 800f488:	6923      	ldr	r3, [r4, #16]
 800f48a:	f1c6 0808 	rsb	r8, r6, #8
 800f48e:	4433      	add	r3, r6
 800f490:	6123      	str	r3, [r4, #16]
 800f492:	4641      	mov	r1, r8
 800f494:	4620      	mov	r0, r4
 800f496:	f000 fc75 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f49a:	2800      	cmp	r0, #0
 800f49c:	d074      	beq.n	800f588 <ucdr_serialize_uint64_t+0x134>
 800f49e:	7d23      	ldrb	r3, [r4, #20]
 800f4a0:	2b01      	cmp	r3, #1
 800f4a2:	f000 809b 	beq.w	800f5dc <ucdr_serialize_uint64_t+0x188>
 800f4a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f4aa:	702b      	strb	r3, [r5, #0]
 800f4ac:	2e00      	cmp	r6, #0
 800f4ae:	d078      	beq.n	800f5a2 <ucdr_serialize_uint64_t+0x14e>
 800f4b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f4b4:	706b      	strb	r3, [r5, #1]
 800f4b6:	2e01      	cmp	r6, #1
 800f4b8:	d077      	beq.n	800f5aa <ucdr_serialize_uint64_t+0x156>
 800f4ba:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f4be:	70ab      	strb	r3, [r5, #2]
 800f4c0:	2e02      	cmp	r6, #2
 800f4c2:	d076      	beq.n	800f5b2 <ucdr_serialize_uint64_t+0x15e>
 800f4c4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f4c8:	70eb      	strb	r3, [r5, #3]
 800f4ca:	2e03      	cmp	r6, #3
 800f4cc:	d075      	beq.n	800f5ba <ucdr_serialize_uint64_t+0x166>
 800f4ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f4d2:	712b      	strb	r3, [r5, #4]
 800f4d4:	2e04      	cmp	r6, #4
 800f4d6:	d074      	beq.n	800f5c2 <ucdr_serialize_uint64_t+0x16e>
 800f4d8:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800f4dc:	716b      	strb	r3, [r5, #5]
 800f4de:	2e05      	cmp	r6, #5
 800f4e0:	d073      	beq.n	800f5ca <ucdr_serialize_uint64_t+0x176>
 800f4e2:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800f4e6:	71ab      	strb	r3, [r5, #6]
 800f4e8:	2e06      	cmp	r6, #6
 800f4ea:	d072      	beq.n	800f5d2 <ucdr_serialize_uint64_t+0x17e>
 800f4ec:	f89d 3000 	ldrb.w	r3, [sp]
 800f4f0:	71eb      	strb	r3, [r5, #7]
 800f4f2:	6923      	ldr	r3, [r4, #16]
 800f4f4:	68a2      	ldr	r2, [r4, #8]
 800f4f6:	7da0      	ldrb	r0, [r4, #22]
 800f4f8:	3308      	adds	r3, #8
 800f4fa:	1b9e      	subs	r6, r3, r6
 800f4fc:	4442      	add	r2, r8
 800f4fe:	2308      	movs	r3, #8
 800f500:	f080 0001 	eor.w	r0, r0, #1
 800f504:	60a2      	str	r2, [r4, #8]
 800f506:	6126      	str	r6, [r4, #16]
 800f508:	7563      	strb	r3, [r4, #21]
 800f50a:	b002      	add	sp, #8
 800f50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f510:	2108      	movs	r1, #8
 800f512:	4620      	mov	r0, r4
 800f514:	f000 fc36 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f518:	b350      	cbz	r0, 800f570 <ucdr_serialize_uint64_t+0x11c>
 800f51a:	7d23      	ldrb	r3, [r4, #20]
 800f51c:	2b01      	cmp	r3, #1
 800f51e:	d02d      	beq.n	800f57c <ucdr_serialize_uint64_t+0x128>
 800f520:	68a3      	ldr	r3, [r4, #8]
 800f522:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f526:	701a      	strb	r2, [r3, #0]
 800f528:	68a3      	ldr	r3, [r4, #8]
 800f52a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f52e:	705a      	strb	r2, [r3, #1]
 800f530:	68a3      	ldr	r3, [r4, #8]
 800f532:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f536:	709a      	strb	r2, [r3, #2]
 800f538:	68a3      	ldr	r3, [r4, #8]
 800f53a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f53e:	70da      	strb	r2, [r3, #3]
 800f540:	68a3      	ldr	r3, [r4, #8]
 800f542:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800f546:	711a      	strb	r2, [r3, #4]
 800f548:	68a3      	ldr	r3, [r4, #8]
 800f54a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f54e:	715a      	strb	r2, [r3, #5]
 800f550:	68a3      	ldr	r3, [r4, #8]
 800f552:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800f556:	719a      	strb	r2, [r3, #6]
 800f558:	68a3      	ldr	r3, [r4, #8]
 800f55a:	f89d 2000 	ldrb.w	r2, [sp]
 800f55e:	71da      	strb	r2, [r3, #7]
 800f560:	68a2      	ldr	r2, [r4, #8]
 800f562:	6923      	ldr	r3, [r4, #16]
 800f564:	3208      	adds	r2, #8
 800f566:	3308      	adds	r3, #8
 800f568:	2108      	movs	r1, #8
 800f56a:	60a2      	str	r2, [r4, #8]
 800f56c:	6123      	str	r3, [r4, #16]
 800f56e:	7561      	strb	r1, [r4, #21]
 800f570:	7da0      	ldrb	r0, [r4, #22]
 800f572:	f080 0001 	eor.w	r0, r0, #1
 800f576:	b002      	add	sp, #8
 800f578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f57c:	466b      	mov	r3, sp
 800f57e:	cb03      	ldmia	r3!, {r0, r1}
 800f580:	68a3      	ldr	r3, [r4, #8]
 800f582:	6018      	str	r0, [r3, #0]
 800f584:	6059      	str	r1, [r3, #4]
 800f586:	e7eb      	b.n	800f560 <ucdr_serialize_uint64_t+0x10c>
 800f588:	68a2      	ldr	r2, [r4, #8]
 800f58a:	6923      	ldr	r3, [r4, #16]
 800f58c:	7da0      	ldrb	r0, [r4, #22]
 800f58e:	7567      	strb	r7, [r4, #21]
 800f590:	1b92      	subs	r2, r2, r6
 800f592:	1b9b      	subs	r3, r3, r6
 800f594:	f080 0001 	eor.w	r0, r0, #1
 800f598:	60a2      	str	r2, [r4, #8]
 800f59a:	6123      	str	r3, [r4, #16]
 800f59c:	b002      	add	sp, #8
 800f59e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5a2:	68a3      	ldr	r3, [r4, #8]
 800f5a4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f5a8:	701a      	strb	r2, [r3, #0]
 800f5aa:	68a3      	ldr	r3, [r4, #8]
 800f5ac:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f5b0:	701a      	strb	r2, [r3, #0]
 800f5b2:	68a3      	ldr	r3, [r4, #8]
 800f5b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f5b8:	701a      	strb	r2, [r3, #0]
 800f5ba:	68a3      	ldr	r3, [r4, #8]
 800f5bc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800f5c0:	701a      	strb	r2, [r3, #0]
 800f5c2:	68a3      	ldr	r3, [r4, #8]
 800f5c4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800f5c8:	701a      	strb	r2, [r3, #0]
 800f5ca:	68a3      	ldr	r3, [r4, #8]
 800f5cc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800f5d0:	701a      	strb	r2, [r3, #0]
 800f5d2:	68a3      	ldr	r3, [r4, #8]
 800f5d4:	f89d 2000 	ldrb.w	r2, [sp]
 800f5d8:	701a      	strb	r2, [r3, #0]
 800f5da:	e78a      	b.n	800f4f2 <ucdr_serialize_uint64_t+0x9e>
 800f5dc:	4628      	mov	r0, r5
 800f5de:	466d      	mov	r5, sp
 800f5e0:	4629      	mov	r1, r5
 800f5e2:	4632      	mov	r2, r6
 800f5e4:	f00a f9f5 	bl	80199d2 <memcpy>
 800f5e8:	68a0      	ldr	r0, [r4, #8]
 800f5ea:	4642      	mov	r2, r8
 800f5ec:	19a9      	adds	r1, r5, r6
 800f5ee:	f00a f9f0 	bl	80199d2 <memcpy>
 800f5f2:	e77e      	b.n	800f4f2 <ucdr_serialize_uint64_t+0x9e>

0800f5f4 <ucdr_serialize_int16_t>:
 800f5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5f8:	b082      	sub	sp, #8
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	2102      	movs	r1, #2
 800f5fe:	4604      	mov	r4, r0
 800f600:	f8ad 3006 	strh.w	r3, [sp, #6]
 800f604:	f000 fc12 	bl	800fe2c <ucdr_buffer_alignment>
 800f608:	4601      	mov	r1, r0
 800f60a:	4620      	mov	r0, r4
 800f60c:	7d67      	ldrb	r7, [r4, #21]
 800f60e:	f000 fc51 	bl	800feb4 <ucdr_advance_buffer>
 800f612:	2102      	movs	r1, #2
 800f614:	4620      	mov	r0, r4
 800f616:	f000 fba9 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f61a:	bb78      	cbnz	r0, 800f67c <ucdr_serialize_int16_t+0x88>
 800f61c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f620:	42ab      	cmp	r3, r5
 800f622:	d926      	bls.n	800f672 <ucdr_serialize_int16_t+0x7e>
 800f624:	1b5e      	subs	r6, r3, r5
 800f626:	60a3      	str	r3, [r4, #8]
 800f628:	6923      	ldr	r3, [r4, #16]
 800f62a:	f1c6 0802 	rsb	r8, r6, #2
 800f62e:	4433      	add	r3, r6
 800f630:	6123      	str	r3, [r4, #16]
 800f632:	4641      	mov	r1, r8
 800f634:	4620      	mov	r0, r4
 800f636:	f000 fba5 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f63a:	2800      	cmp	r0, #0
 800f63c:	d03b      	beq.n	800f6b6 <ucdr_serialize_int16_t+0xc2>
 800f63e:	7d23      	ldrb	r3, [r4, #20]
 800f640:	2b01      	cmp	r3, #1
 800f642:	d04a      	beq.n	800f6da <ucdr_serialize_int16_t+0xe6>
 800f644:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f648:	702b      	strb	r3, [r5, #0]
 800f64a:	2e00      	cmp	r6, #0
 800f64c:	d040      	beq.n	800f6d0 <ucdr_serialize_int16_t+0xdc>
 800f64e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f652:	706b      	strb	r3, [r5, #1]
 800f654:	6923      	ldr	r3, [r4, #16]
 800f656:	68a2      	ldr	r2, [r4, #8]
 800f658:	7da0      	ldrb	r0, [r4, #22]
 800f65a:	3302      	adds	r3, #2
 800f65c:	1b9e      	subs	r6, r3, r6
 800f65e:	4442      	add	r2, r8
 800f660:	2302      	movs	r3, #2
 800f662:	f080 0001 	eor.w	r0, r0, #1
 800f666:	60a2      	str	r2, [r4, #8]
 800f668:	6126      	str	r6, [r4, #16]
 800f66a:	7563      	strb	r3, [r4, #21]
 800f66c:	b002      	add	sp, #8
 800f66e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f672:	2102      	movs	r1, #2
 800f674:	4620      	mov	r0, r4
 800f676:	f000 fb85 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f67a:	b190      	cbz	r0, 800f6a2 <ucdr_serialize_int16_t+0xae>
 800f67c:	7d23      	ldrb	r3, [r4, #20]
 800f67e:	2b01      	cmp	r3, #1
 800f680:	68a3      	ldr	r3, [r4, #8]
 800f682:	d014      	beq.n	800f6ae <ucdr_serialize_int16_t+0xba>
 800f684:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f688:	701a      	strb	r2, [r3, #0]
 800f68a:	68a3      	ldr	r3, [r4, #8]
 800f68c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f690:	705a      	strb	r2, [r3, #1]
 800f692:	68a2      	ldr	r2, [r4, #8]
 800f694:	6923      	ldr	r3, [r4, #16]
 800f696:	3202      	adds	r2, #2
 800f698:	3302      	adds	r3, #2
 800f69a:	2102      	movs	r1, #2
 800f69c:	60a2      	str	r2, [r4, #8]
 800f69e:	6123      	str	r3, [r4, #16]
 800f6a0:	7561      	strb	r1, [r4, #21]
 800f6a2:	7da0      	ldrb	r0, [r4, #22]
 800f6a4:	f080 0001 	eor.w	r0, r0, #1
 800f6a8:	b002      	add	sp, #8
 800f6aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6ae:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f6b2:	801a      	strh	r2, [r3, #0]
 800f6b4:	e7ed      	b.n	800f692 <ucdr_serialize_int16_t+0x9e>
 800f6b6:	68a2      	ldr	r2, [r4, #8]
 800f6b8:	6923      	ldr	r3, [r4, #16]
 800f6ba:	7da0      	ldrb	r0, [r4, #22]
 800f6bc:	7567      	strb	r7, [r4, #21]
 800f6be:	1b92      	subs	r2, r2, r6
 800f6c0:	1b9b      	subs	r3, r3, r6
 800f6c2:	f080 0001 	eor.w	r0, r0, #1
 800f6c6:	60a2      	str	r2, [r4, #8]
 800f6c8:	6123      	str	r3, [r4, #16]
 800f6ca:	b002      	add	sp, #8
 800f6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6d0:	68a3      	ldr	r3, [r4, #8]
 800f6d2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f6d6:	701a      	strb	r2, [r3, #0]
 800f6d8:	e7bc      	b.n	800f654 <ucdr_serialize_int16_t+0x60>
 800f6da:	4628      	mov	r0, r5
 800f6dc:	f10d 0506 	add.w	r5, sp, #6
 800f6e0:	4629      	mov	r1, r5
 800f6e2:	4632      	mov	r2, r6
 800f6e4:	f00a f975 	bl	80199d2 <memcpy>
 800f6e8:	68a0      	ldr	r0, [r4, #8]
 800f6ea:	4642      	mov	r2, r8
 800f6ec:	19a9      	adds	r1, r5, r6
 800f6ee:	f00a f970 	bl	80199d2 <memcpy>
 800f6f2:	e7af      	b.n	800f654 <ucdr_serialize_int16_t+0x60>

0800f6f4 <ucdr_deserialize_int16_t>:
 800f6f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6f8:	460d      	mov	r5, r1
 800f6fa:	2102      	movs	r1, #2
 800f6fc:	4604      	mov	r4, r0
 800f6fe:	f000 fb95 	bl	800fe2c <ucdr_buffer_alignment>
 800f702:	4601      	mov	r1, r0
 800f704:	4620      	mov	r0, r4
 800f706:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f70a:	f000 fbd3 	bl	800feb4 <ucdr_advance_buffer>
 800f70e:	2102      	movs	r1, #2
 800f710:	4620      	mov	r0, r4
 800f712:	f000 fb2b 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f716:	bb60      	cbnz	r0, 800f772 <ucdr_deserialize_int16_t+0x7e>
 800f718:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f71c:	42be      	cmp	r6, r7
 800f71e:	d923      	bls.n	800f768 <ucdr_deserialize_int16_t+0x74>
 800f720:	6923      	ldr	r3, [r4, #16]
 800f722:	60a6      	str	r6, [r4, #8]
 800f724:	1bf6      	subs	r6, r6, r7
 800f726:	4433      	add	r3, r6
 800f728:	f1c6 0902 	rsb	r9, r6, #2
 800f72c:	6123      	str	r3, [r4, #16]
 800f72e:	4649      	mov	r1, r9
 800f730:	4620      	mov	r0, r4
 800f732:	f000 fb27 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f736:	2800      	cmp	r0, #0
 800f738:	d034      	beq.n	800f7a4 <ucdr_deserialize_int16_t+0xb0>
 800f73a:	7d23      	ldrb	r3, [r4, #20]
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d042      	beq.n	800f7c6 <ucdr_deserialize_int16_t+0xd2>
 800f740:	787b      	ldrb	r3, [r7, #1]
 800f742:	702b      	strb	r3, [r5, #0]
 800f744:	2e00      	cmp	r6, #0
 800f746:	d03a      	beq.n	800f7be <ucdr_deserialize_int16_t+0xca>
 800f748:	783b      	ldrb	r3, [r7, #0]
 800f74a:	706b      	strb	r3, [r5, #1]
 800f74c:	6923      	ldr	r3, [r4, #16]
 800f74e:	68a2      	ldr	r2, [r4, #8]
 800f750:	7da0      	ldrb	r0, [r4, #22]
 800f752:	2102      	movs	r1, #2
 800f754:	3302      	adds	r3, #2
 800f756:	444a      	add	r2, r9
 800f758:	1b9b      	subs	r3, r3, r6
 800f75a:	7561      	strb	r1, [r4, #21]
 800f75c:	60a2      	str	r2, [r4, #8]
 800f75e:	6123      	str	r3, [r4, #16]
 800f760:	f080 0001 	eor.w	r0, r0, #1
 800f764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f768:	2102      	movs	r1, #2
 800f76a:	4620      	mov	r0, r4
 800f76c:	f000 fb0a 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f770:	b180      	cbz	r0, 800f794 <ucdr_deserialize_int16_t+0xa0>
 800f772:	7d23      	ldrb	r3, [r4, #20]
 800f774:	2b01      	cmp	r3, #1
 800f776:	68a3      	ldr	r3, [r4, #8]
 800f778:	d011      	beq.n	800f79e <ucdr_deserialize_int16_t+0xaa>
 800f77a:	785b      	ldrb	r3, [r3, #1]
 800f77c:	702b      	strb	r3, [r5, #0]
 800f77e:	68a3      	ldr	r3, [r4, #8]
 800f780:	781b      	ldrb	r3, [r3, #0]
 800f782:	706b      	strb	r3, [r5, #1]
 800f784:	68a2      	ldr	r2, [r4, #8]
 800f786:	6923      	ldr	r3, [r4, #16]
 800f788:	3202      	adds	r2, #2
 800f78a:	3302      	adds	r3, #2
 800f78c:	2102      	movs	r1, #2
 800f78e:	60a2      	str	r2, [r4, #8]
 800f790:	6123      	str	r3, [r4, #16]
 800f792:	7561      	strb	r1, [r4, #21]
 800f794:	7da0      	ldrb	r0, [r4, #22]
 800f796:	f080 0001 	eor.w	r0, r0, #1
 800f79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f79e:	881b      	ldrh	r3, [r3, #0]
 800f7a0:	802b      	strh	r3, [r5, #0]
 800f7a2:	e7ef      	b.n	800f784 <ucdr_deserialize_int16_t+0x90>
 800f7a4:	68a2      	ldr	r2, [r4, #8]
 800f7a6:	6923      	ldr	r3, [r4, #16]
 800f7a8:	7da0      	ldrb	r0, [r4, #22]
 800f7aa:	f884 8015 	strb.w	r8, [r4, #21]
 800f7ae:	1b92      	subs	r2, r2, r6
 800f7b0:	1b9b      	subs	r3, r3, r6
 800f7b2:	60a2      	str	r2, [r4, #8]
 800f7b4:	6123      	str	r3, [r4, #16]
 800f7b6:	f080 0001 	eor.w	r0, r0, #1
 800f7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7be:	68a3      	ldr	r3, [r4, #8]
 800f7c0:	781b      	ldrb	r3, [r3, #0]
 800f7c2:	706b      	strb	r3, [r5, #1]
 800f7c4:	e7c2      	b.n	800f74c <ucdr_deserialize_int16_t+0x58>
 800f7c6:	4639      	mov	r1, r7
 800f7c8:	4632      	mov	r2, r6
 800f7ca:	4628      	mov	r0, r5
 800f7cc:	f00a f901 	bl	80199d2 <memcpy>
 800f7d0:	68a1      	ldr	r1, [r4, #8]
 800f7d2:	464a      	mov	r2, r9
 800f7d4:	19a8      	adds	r0, r5, r6
 800f7d6:	f00a f8fc 	bl	80199d2 <memcpy>
 800f7da:	e7b7      	b.n	800f74c <ucdr_deserialize_int16_t+0x58>

0800f7dc <ucdr_serialize_int32_t>:
 800f7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e0:	b082      	sub	sp, #8
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	9101      	str	r1, [sp, #4]
 800f7e6:	2104      	movs	r1, #4
 800f7e8:	f000 fb20 	bl	800fe2c <ucdr_buffer_alignment>
 800f7ec:	4601      	mov	r1, r0
 800f7ee:	4620      	mov	r0, r4
 800f7f0:	7d67      	ldrb	r7, [r4, #21]
 800f7f2:	f000 fb5f 	bl	800feb4 <ucdr_advance_buffer>
 800f7f6:	2104      	movs	r1, #4
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	f000 fab7 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f7fe:	2800      	cmp	r0, #0
 800f800:	d139      	bne.n	800f876 <ucdr_serialize_int32_t+0x9a>
 800f802:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f806:	42ab      	cmp	r3, r5
 800f808:	d930      	bls.n	800f86c <ucdr_serialize_int32_t+0x90>
 800f80a:	1b5e      	subs	r6, r3, r5
 800f80c:	60a3      	str	r3, [r4, #8]
 800f80e:	6923      	ldr	r3, [r4, #16]
 800f810:	f1c6 0804 	rsb	r8, r6, #4
 800f814:	4433      	add	r3, r6
 800f816:	6123      	str	r3, [r4, #16]
 800f818:	4641      	mov	r1, r8
 800f81a:	4620      	mov	r0, r4
 800f81c:	f000 fab2 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f820:	2800      	cmp	r0, #0
 800f822:	d04c      	beq.n	800f8be <ucdr_serialize_int32_t+0xe2>
 800f824:	7d23      	ldrb	r3, [r4, #20]
 800f826:	2b01      	cmp	r3, #1
 800f828:	d063      	beq.n	800f8f2 <ucdr_serialize_int32_t+0x116>
 800f82a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f82e:	702b      	strb	r3, [r5, #0]
 800f830:	2e00      	cmp	r6, #0
 800f832:	d051      	beq.n	800f8d8 <ucdr_serialize_int32_t+0xfc>
 800f834:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f838:	706b      	strb	r3, [r5, #1]
 800f83a:	2e01      	cmp	r6, #1
 800f83c:	d050      	beq.n	800f8e0 <ucdr_serialize_int32_t+0x104>
 800f83e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f842:	70ab      	strb	r3, [r5, #2]
 800f844:	2e02      	cmp	r6, #2
 800f846:	d04f      	beq.n	800f8e8 <ucdr_serialize_int32_t+0x10c>
 800f848:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f84c:	70eb      	strb	r3, [r5, #3]
 800f84e:	6923      	ldr	r3, [r4, #16]
 800f850:	68a2      	ldr	r2, [r4, #8]
 800f852:	7da0      	ldrb	r0, [r4, #22]
 800f854:	3304      	adds	r3, #4
 800f856:	1b9e      	subs	r6, r3, r6
 800f858:	4442      	add	r2, r8
 800f85a:	2304      	movs	r3, #4
 800f85c:	f080 0001 	eor.w	r0, r0, #1
 800f860:	60a2      	str	r2, [r4, #8]
 800f862:	6126      	str	r6, [r4, #16]
 800f864:	7563      	strb	r3, [r4, #21]
 800f866:	b002      	add	sp, #8
 800f868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f86c:	2104      	movs	r1, #4
 800f86e:	4620      	mov	r0, r4
 800f870:	f000 fa88 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f874:	b1d0      	cbz	r0, 800f8ac <ucdr_serialize_int32_t+0xd0>
 800f876:	7d23      	ldrb	r3, [r4, #20]
 800f878:	2b01      	cmp	r3, #1
 800f87a:	68a3      	ldr	r3, [r4, #8]
 800f87c:	d01c      	beq.n	800f8b8 <ucdr_serialize_int32_t+0xdc>
 800f87e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f882:	701a      	strb	r2, [r3, #0]
 800f884:	68a3      	ldr	r3, [r4, #8]
 800f886:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f88a:	705a      	strb	r2, [r3, #1]
 800f88c:	68a3      	ldr	r3, [r4, #8]
 800f88e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f892:	709a      	strb	r2, [r3, #2]
 800f894:	68a3      	ldr	r3, [r4, #8]
 800f896:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f89a:	70da      	strb	r2, [r3, #3]
 800f89c:	68a2      	ldr	r2, [r4, #8]
 800f89e:	6923      	ldr	r3, [r4, #16]
 800f8a0:	3204      	adds	r2, #4
 800f8a2:	3304      	adds	r3, #4
 800f8a4:	2104      	movs	r1, #4
 800f8a6:	60a2      	str	r2, [r4, #8]
 800f8a8:	6123      	str	r3, [r4, #16]
 800f8aa:	7561      	strb	r1, [r4, #21]
 800f8ac:	7da0      	ldrb	r0, [r4, #22]
 800f8ae:	f080 0001 	eor.w	r0, r0, #1
 800f8b2:	b002      	add	sp, #8
 800f8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b8:	9a01      	ldr	r2, [sp, #4]
 800f8ba:	601a      	str	r2, [r3, #0]
 800f8bc:	e7ee      	b.n	800f89c <ucdr_serialize_int32_t+0xc0>
 800f8be:	68a2      	ldr	r2, [r4, #8]
 800f8c0:	6923      	ldr	r3, [r4, #16]
 800f8c2:	7da0      	ldrb	r0, [r4, #22]
 800f8c4:	7567      	strb	r7, [r4, #21]
 800f8c6:	1b92      	subs	r2, r2, r6
 800f8c8:	1b9b      	subs	r3, r3, r6
 800f8ca:	f080 0001 	eor.w	r0, r0, #1
 800f8ce:	60a2      	str	r2, [r4, #8]
 800f8d0:	6123      	str	r3, [r4, #16]
 800f8d2:	b002      	add	sp, #8
 800f8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8d8:	68a3      	ldr	r3, [r4, #8]
 800f8da:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f8de:	701a      	strb	r2, [r3, #0]
 800f8e0:	68a3      	ldr	r3, [r4, #8]
 800f8e2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f8e6:	701a      	strb	r2, [r3, #0]
 800f8e8:	68a3      	ldr	r3, [r4, #8]
 800f8ea:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f8ee:	701a      	strb	r2, [r3, #0]
 800f8f0:	e7ad      	b.n	800f84e <ucdr_serialize_int32_t+0x72>
 800f8f2:	4628      	mov	r0, r5
 800f8f4:	ad01      	add	r5, sp, #4
 800f8f6:	4629      	mov	r1, r5
 800f8f8:	4632      	mov	r2, r6
 800f8fa:	f00a f86a 	bl	80199d2 <memcpy>
 800f8fe:	68a0      	ldr	r0, [r4, #8]
 800f900:	4642      	mov	r2, r8
 800f902:	19a9      	adds	r1, r5, r6
 800f904:	f00a f865 	bl	80199d2 <memcpy>
 800f908:	e7a1      	b.n	800f84e <ucdr_serialize_int32_t+0x72>
 800f90a:	bf00      	nop

0800f90c <ucdr_deserialize_int32_t>:
 800f90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f910:	460d      	mov	r5, r1
 800f912:	2104      	movs	r1, #4
 800f914:	4604      	mov	r4, r0
 800f916:	f000 fa89 	bl	800fe2c <ucdr_buffer_alignment>
 800f91a:	4601      	mov	r1, r0
 800f91c:	4620      	mov	r0, r4
 800f91e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f922:	f000 fac7 	bl	800feb4 <ucdr_advance_buffer>
 800f926:	2104      	movs	r1, #4
 800f928:	4620      	mov	r0, r4
 800f92a:	f000 fa1f 	bl	800fd6c <ucdr_check_buffer_available_for>
 800f92e:	2800      	cmp	r0, #0
 800f930:	d138      	bne.n	800f9a4 <ucdr_deserialize_int32_t+0x98>
 800f932:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f936:	42b7      	cmp	r7, r6
 800f938:	d92f      	bls.n	800f99a <ucdr_deserialize_int32_t+0x8e>
 800f93a:	6923      	ldr	r3, [r4, #16]
 800f93c:	60a7      	str	r7, [r4, #8]
 800f93e:	1bbf      	subs	r7, r7, r6
 800f940:	443b      	add	r3, r7
 800f942:	f1c7 0904 	rsb	r9, r7, #4
 800f946:	6123      	str	r3, [r4, #16]
 800f948:	4649      	mov	r1, r9
 800f94a:	4620      	mov	r0, r4
 800f94c:	f000 fa1a 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f950:	2800      	cmp	r0, #0
 800f952:	d046      	beq.n	800f9e2 <ucdr_deserialize_int32_t+0xd6>
 800f954:	7d23      	ldrb	r3, [r4, #20]
 800f956:	2b01      	cmp	r3, #1
 800f958:	d05c      	beq.n	800fa14 <ucdr_deserialize_int32_t+0x108>
 800f95a:	78f3      	ldrb	r3, [r6, #3]
 800f95c:	702b      	strb	r3, [r5, #0]
 800f95e:	2f00      	cmp	r7, #0
 800f960:	d04c      	beq.n	800f9fc <ucdr_deserialize_int32_t+0xf0>
 800f962:	78b3      	ldrb	r3, [r6, #2]
 800f964:	706b      	strb	r3, [r5, #1]
 800f966:	2f01      	cmp	r7, #1
 800f968:	f105 0302 	add.w	r3, r5, #2
 800f96c:	d04a      	beq.n	800fa04 <ucdr_deserialize_int32_t+0xf8>
 800f96e:	7873      	ldrb	r3, [r6, #1]
 800f970:	70ab      	strb	r3, [r5, #2]
 800f972:	2f02      	cmp	r7, #2
 800f974:	f105 0303 	add.w	r3, r5, #3
 800f978:	d048      	beq.n	800fa0c <ucdr_deserialize_int32_t+0x100>
 800f97a:	7833      	ldrb	r3, [r6, #0]
 800f97c:	70eb      	strb	r3, [r5, #3]
 800f97e:	6923      	ldr	r3, [r4, #16]
 800f980:	68a2      	ldr	r2, [r4, #8]
 800f982:	7da0      	ldrb	r0, [r4, #22]
 800f984:	2104      	movs	r1, #4
 800f986:	3304      	adds	r3, #4
 800f988:	444a      	add	r2, r9
 800f98a:	1bdb      	subs	r3, r3, r7
 800f98c:	7561      	strb	r1, [r4, #21]
 800f98e:	60a2      	str	r2, [r4, #8]
 800f990:	6123      	str	r3, [r4, #16]
 800f992:	f080 0001 	eor.w	r0, r0, #1
 800f996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f99a:	2104      	movs	r1, #4
 800f99c:	4620      	mov	r0, r4
 800f99e:	f000 f9f1 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800f9a2:	b1b0      	cbz	r0, 800f9d2 <ucdr_deserialize_int32_t+0xc6>
 800f9a4:	7d23      	ldrb	r3, [r4, #20]
 800f9a6:	2b01      	cmp	r3, #1
 800f9a8:	68a3      	ldr	r3, [r4, #8]
 800f9aa:	d017      	beq.n	800f9dc <ucdr_deserialize_int32_t+0xd0>
 800f9ac:	78db      	ldrb	r3, [r3, #3]
 800f9ae:	702b      	strb	r3, [r5, #0]
 800f9b0:	68a3      	ldr	r3, [r4, #8]
 800f9b2:	789b      	ldrb	r3, [r3, #2]
 800f9b4:	706b      	strb	r3, [r5, #1]
 800f9b6:	68a3      	ldr	r3, [r4, #8]
 800f9b8:	785b      	ldrb	r3, [r3, #1]
 800f9ba:	70ab      	strb	r3, [r5, #2]
 800f9bc:	68a3      	ldr	r3, [r4, #8]
 800f9be:	781b      	ldrb	r3, [r3, #0]
 800f9c0:	70eb      	strb	r3, [r5, #3]
 800f9c2:	68a2      	ldr	r2, [r4, #8]
 800f9c4:	6923      	ldr	r3, [r4, #16]
 800f9c6:	3204      	adds	r2, #4
 800f9c8:	3304      	adds	r3, #4
 800f9ca:	2104      	movs	r1, #4
 800f9cc:	60a2      	str	r2, [r4, #8]
 800f9ce:	6123      	str	r3, [r4, #16]
 800f9d0:	7561      	strb	r1, [r4, #21]
 800f9d2:	7da0      	ldrb	r0, [r4, #22]
 800f9d4:	f080 0001 	eor.w	r0, r0, #1
 800f9d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	602b      	str	r3, [r5, #0]
 800f9e0:	e7ef      	b.n	800f9c2 <ucdr_deserialize_int32_t+0xb6>
 800f9e2:	68a2      	ldr	r2, [r4, #8]
 800f9e4:	6923      	ldr	r3, [r4, #16]
 800f9e6:	7da0      	ldrb	r0, [r4, #22]
 800f9e8:	f884 8015 	strb.w	r8, [r4, #21]
 800f9ec:	1bd2      	subs	r2, r2, r7
 800f9ee:	1bdb      	subs	r3, r3, r7
 800f9f0:	60a2      	str	r2, [r4, #8]
 800f9f2:	6123      	str	r3, [r4, #16]
 800f9f4:	f080 0001 	eor.w	r0, r0, #1
 800f9f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9fc:	68a3      	ldr	r3, [r4, #8]
 800f9fe:	789b      	ldrb	r3, [r3, #2]
 800fa00:	706b      	strb	r3, [r5, #1]
 800fa02:	1cab      	adds	r3, r5, #2
 800fa04:	68a2      	ldr	r2, [r4, #8]
 800fa06:	7852      	ldrb	r2, [r2, #1]
 800fa08:	f803 2b01 	strb.w	r2, [r3], #1
 800fa0c:	68a2      	ldr	r2, [r4, #8]
 800fa0e:	7812      	ldrb	r2, [r2, #0]
 800fa10:	701a      	strb	r2, [r3, #0]
 800fa12:	e7b4      	b.n	800f97e <ucdr_deserialize_int32_t+0x72>
 800fa14:	4631      	mov	r1, r6
 800fa16:	463a      	mov	r2, r7
 800fa18:	4628      	mov	r0, r5
 800fa1a:	f009 ffda 	bl	80199d2 <memcpy>
 800fa1e:	68a1      	ldr	r1, [r4, #8]
 800fa20:	464a      	mov	r2, r9
 800fa22:	19e8      	adds	r0, r5, r7
 800fa24:	f009 ffd5 	bl	80199d2 <memcpy>
 800fa28:	e7a9      	b.n	800f97e <ucdr_deserialize_int32_t+0x72>
 800fa2a:	bf00      	nop

0800fa2c <ucdr_serialize_endian_double>:
 800fa2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa30:	460e      	mov	r6, r1
 800fa32:	b083      	sub	sp, #12
 800fa34:	2108      	movs	r1, #8
 800fa36:	4604      	mov	r4, r0
 800fa38:	ed8d 0b00 	vstr	d0, [sp]
 800fa3c:	f000 f9f6 	bl	800fe2c <ucdr_buffer_alignment>
 800fa40:	4601      	mov	r1, r0
 800fa42:	4620      	mov	r0, r4
 800fa44:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fa48:	f000 fa34 	bl	800feb4 <ucdr_advance_buffer>
 800fa4c:	2108      	movs	r1, #8
 800fa4e:	4620      	mov	r0, r4
 800fa50:	f000 f98c 	bl	800fd6c <ucdr_check_buffer_available_for>
 800fa54:	2800      	cmp	r0, #0
 800fa56:	d14d      	bne.n	800faf4 <ucdr_serialize_endian_double+0xc8>
 800fa58:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800fa5c:	42bd      	cmp	r5, r7
 800fa5e:	d944      	bls.n	800faea <ucdr_serialize_endian_double+0xbe>
 800fa60:	6923      	ldr	r3, [r4, #16]
 800fa62:	60a5      	str	r5, [r4, #8]
 800fa64:	1bed      	subs	r5, r5, r7
 800fa66:	442b      	add	r3, r5
 800fa68:	f1c5 0908 	rsb	r9, r5, #8
 800fa6c:	6123      	str	r3, [r4, #16]
 800fa6e:	4649      	mov	r1, r9
 800fa70:	4620      	mov	r0, r4
 800fa72:	f000 f987 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800fa76:	2800      	cmp	r0, #0
 800fa78:	d072      	beq.n	800fb60 <ucdr_serialize_endian_double+0x134>
 800fa7a:	2e01      	cmp	r6, #1
 800fa7c:	f000 809b 	beq.w	800fbb6 <ucdr_serialize_endian_double+0x18a>
 800fa80:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fa84:	703b      	strb	r3, [r7, #0]
 800fa86:	2d00      	cmp	r5, #0
 800fa88:	d078      	beq.n	800fb7c <ucdr_serialize_endian_double+0x150>
 800fa8a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fa8e:	707b      	strb	r3, [r7, #1]
 800fa90:	2d01      	cmp	r5, #1
 800fa92:	d077      	beq.n	800fb84 <ucdr_serialize_endian_double+0x158>
 800fa94:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800fa98:	70bb      	strb	r3, [r7, #2]
 800fa9a:	2d02      	cmp	r5, #2
 800fa9c:	d076      	beq.n	800fb8c <ucdr_serialize_endian_double+0x160>
 800fa9e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800faa2:	70fb      	strb	r3, [r7, #3]
 800faa4:	2d03      	cmp	r5, #3
 800faa6:	d075      	beq.n	800fb94 <ucdr_serialize_endian_double+0x168>
 800faa8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800faac:	713b      	strb	r3, [r7, #4]
 800faae:	2d04      	cmp	r5, #4
 800fab0:	d074      	beq.n	800fb9c <ucdr_serialize_endian_double+0x170>
 800fab2:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800fab6:	717b      	strb	r3, [r7, #5]
 800fab8:	2d05      	cmp	r5, #5
 800faba:	d073      	beq.n	800fba4 <ucdr_serialize_endian_double+0x178>
 800fabc:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800fac0:	71bb      	strb	r3, [r7, #6]
 800fac2:	2d06      	cmp	r5, #6
 800fac4:	d072      	beq.n	800fbac <ucdr_serialize_endian_double+0x180>
 800fac6:	f89d 3000 	ldrb.w	r3, [sp]
 800faca:	71fb      	strb	r3, [r7, #7]
 800facc:	6923      	ldr	r3, [r4, #16]
 800face:	68a2      	ldr	r2, [r4, #8]
 800fad0:	7da0      	ldrb	r0, [r4, #22]
 800fad2:	3308      	adds	r3, #8
 800fad4:	1b5d      	subs	r5, r3, r5
 800fad6:	444a      	add	r2, r9
 800fad8:	2308      	movs	r3, #8
 800fada:	f080 0001 	eor.w	r0, r0, #1
 800fade:	60a2      	str	r2, [r4, #8]
 800fae0:	6125      	str	r5, [r4, #16]
 800fae2:	7563      	strb	r3, [r4, #21]
 800fae4:	b003      	add	sp, #12
 800fae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faea:	2108      	movs	r1, #8
 800faec:	4620      	mov	r0, r4
 800faee:	f000 f949 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800faf2:	b348      	cbz	r0, 800fb48 <ucdr_serialize_endian_double+0x11c>
 800faf4:	2e01      	cmp	r6, #1
 800faf6:	d02d      	beq.n	800fb54 <ucdr_serialize_endian_double+0x128>
 800faf8:	68a3      	ldr	r3, [r4, #8]
 800fafa:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fafe:	701a      	strb	r2, [r3, #0]
 800fb00:	68a3      	ldr	r3, [r4, #8]
 800fb02:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fb06:	705a      	strb	r2, [r3, #1]
 800fb08:	68a3      	ldr	r3, [r4, #8]
 800fb0a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fb0e:	709a      	strb	r2, [r3, #2]
 800fb10:	68a3      	ldr	r3, [r4, #8]
 800fb12:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fb16:	70da      	strb	r2, [r3, #3]
 800fb18:	68a3      	ldr	r3, [r4, #8]
 800fb1a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fb1e:	711a      	strb	r2, [r3, #4]
 800fb20:	68a3      	ldr	r3, [r4, #8]
 800fb22:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fb26:	715a      	strb	r2, [r3, #5]
 800fb28:	68a3      	ldr	r3, [r4, #8]
 800fb2a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fb2e:	719a      	strb	r2, [r3, #6]
 800fb30:	68a3      	ldr	r3, [r4, #8]
 800fb32:	f89d 2000 	ldrb.w	r2, [sp]
 800fb36:	71da      	strb	r2, [r3, #7]
 800fb38:	68a2      	ldr	r2, [r4, #8]
 800fb3a:	6923      	ldr	r3, [r4, #16]
 800fb3c:	3208      	adds	r2, #8
 800fb3e:	3308      	adds	r3, #8
 800fb40:	2108      	movs	r1, #8
 800fb42:	60a2      	str	r2, [r4, #8]
 800fb44:	6123      	str	r3, [r4, #16]
 800fb46:	7561      	strb	r1, [r4, #21]
 800fb48:	7da0      	ldrb	r0, [r4, #22]
 800fb4a:	f080 0001 	eor.w	r0, r0, #1
 800fb4e:	b003      	add	sp, #12
 800fb50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb54:	466b      	mov	r3, sp
 800fb56:	cb03      	ldmia	r3!, {r0, r1}
 800fb58:	68a3      	ldr	r3, [r4, #8]
 800fb5a:	6018      	str	r0, [r3, #0]
 800fb5c:	6059      	str	r1, [r3, #4]
 800fb5e:	e7eb      	b.n	800fb38 <ucdr_serialize_endian_double+0x10c>
 800fb60:	68a2      	ldr	r2, [r4, #8]
 800fb62:	6923      	ldr	r3, [r4, #16]
 800fb64:	7da0      	ldrb	r0, [r4, #22]
 800fb66:	f884 8015 	strb.w	r8, [r4, #21]
 800fb6a:	1b52      	subs	r2, r2, r5
 800fb6c:	1b5b      	subs	r3, r3, r5
 800fb6e:	f080 0001 	eor.w	r0, r0, #1
 800fb72:	60a2      	str	r2, [r4, #8]
 800fb74:	6123      	str	r3, [r4, #16]
 800fb76:	b003      	add	sp, #12
 800fb78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb7c:	68a3      	ldr	r3, [r4, #8]
 800fb7e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fb82:	701a      	strb	r2, [r3, #0]
 800fb84:	68a3      	ldr	r3, [r4, #8]
 800fb86:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fb8a:	701a      	strb	r2, [r3, #0]
 800fb8c:	68a3      	ldr	r3, [r4, #8]
 800fb8e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fb92:	701a      	strb	r2, [r3, #0]
 800fb94:	68a3      	ldr	r3, [r4, #8]
 800fb96:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fb9a:	701a      	strb	r2, [r3, #0]
 800fb9c:	68a3      	ldr	r3, [r4, #8]
 800fb9e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fba2:	701a      	strb	r2, [r3, #0]
 800fba4:	68a3      	ldr	r3, [r4, #8]
 800fba6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fbaa:	701a      	strb	r2, [r3, #0]
 800fbac:	68a3      	ldr	r3, [r4, #8]
 800fbae:	f89d 2000 	ldrb.w	r2, [sp]
 800fbb2:	701a      	strb	r2, [r3, #0]
 800fbb4:	e78a      	b.n	800facc <ucdr_serialize_endian_double+0xa0>
 800fbb6:	466e      	mov	r6, sp
 800fbb8:	4631      	mov	r1, r6
 800fbba:	462a      	mov	r2, r5
 800fbbc:	4638      	mov	r0, r7
 800fbbe:	f009 ff08 	bl	80199d2 <memcpy>
 800fbc2:	68a0      	ldr	r0, [r4, #8]
 800fbc4:	464a      	mov	r2, r9
 800fbc6:	1971      	adds	r1, r6, r5
 800fbc8:	f009 ff03 	bl	80199d2 <memcpy>
 800fbcc:	e77e      	b.n	800facc <ucdr_serialize_endian_double+0xa0>
 800fbce:	bf00      	nop

0800fbd0 <ucdr_deserialize_endian_double>:
 800fbd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbd4:	460f      	mov	r7, r1
 800fbd6:	2108      	movs	r1, #8
 800fbd8:	4604      	mov	r4, r0
 800fbda:	4615      	mov	r5, r2
 800fbdc:	f000 f926 	bl	800fe2c <ucdr_buffer_alignment>
 800fbe0:	4601      	mov	r1, r0
 800fbe2:	4620      	mov	r0, r4
 800fbe4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800fbe8:	f000 f964 	bl	800feb4 <ucdr_advance_buffer>
 800fbec:	2108      	movs	r1, #8
 800fbee:	4620      	mov	r0, r4
 800fbf0:	f000 f8bc 	bl	800fd6c <ucdr_check_buffer_available_for>
 800fbf4:	2800      	cmp	r0, #0
 800fbf6:	d159      	bne.n	800fcac <ucdr_deserialize_endian_double+0xdc>
 800fbf8:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800fbfc:	4546      	cmp	r6, r8
 800fbfe:	d950      	bls.n	800fca2 <ucdr_deserialize_endian_double+0xd2>
 800fc00:	6923      	ldr	r3, [r4, #16]
 800fc02:	60a6      	str	r6, [r4, #8]
 800fc04:	eba6 0608 	sub.w	r6, r6, r8
 800fc08:	4433      	add	r3, r6
 800fc0a:	f1c6 0a08 	rsb	sl, r6, #8
 800fc0e:	6123      	str	r3, [r4, #16]
 800fc10:	4651      	mov	r1, sl
 800fc12:	4620      	mov	r0, r4
 800fc14:	f000 f8b6 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	d073      	beq.n	800fd04 <ucdr_deserialize_endian_double+0x134>
 800fc1c:	2f01      	cmp	r7, #1
 800fc1e:	f000 809a 	beq.w	800fd56 <ucdr_deserialize_endian_double+0x186>
 800fc22:	f898 3007 	ldrb.w	r3, [r8, #7]
 800fc26:	702b      	strb	r3, [r5, #0]
 800fc28:	2e00      	cmp	r6, #0
 800fc2a:	d078      	beq.n	800fd1e <ucdr_deserialize_endian_double+0x14e>
 800fc2c:	f898 3006 	ldrb.w	r3, [r8, #6]
 800fc30:	706b      	strb	r3, [r5, #1]
 800fc32:	2e01      	cmp	r6, #1
 800fc34:	f105 0302 	add.w	r3, r5, #2
 800fc38:	d075      	beq.n	800fd26 <ucdr_deserialize_endian_double+0x156>
 800fc3a:	f898 3005 	ldrb.w	r3, [r8, #5]
 800fc3e:	70ab      	strb	r3, [r5, #2]
 800fc40:	2e02      	cmp	r6, #2
 800fc42:	f105 0303 	add.w	r3, r5, #3
 800fc46:	d072      	beq.n	800fd2e <ucdr_deserialize_endian_double+0x15e>
 800fc48:	f898 3004 	ldrb.w	r3, [r8, #4]
 800fc4c:	70eb      	strb	r3, [r5, #3]
 800fc4e:	2e03      	cmp	r6, #3
 800fc50:	f105 0304 	add.w	r3, r5, #4
 800fc54:	d06f      	beq.n	800fd36 <ucdr_deserialize_endian_double+0x166>
 800fc56:	f898 3003 	ldrb.w	r3, [r8, #3]
 800fc5a:	712b      	strb	r3, [r5, #4]
 800fc5c:	2e04      	cmp	r6, #4
 800fc5e:	f105 0305 	add.w	r3, r5, #5
 800fc62:	d06c      	beq.n	800fd3e <ucdr_deserialize_endian_double+0x16e>
 800fc64:	f898 3002 	ldrb.w	r3, [r8, #2]
 800fc68:	716b      	strb	r3, [r5, #5]
 800fc6a:	2e05      	cmp	r6, #5
 800fc6c:	f105 0306 	add.w	r3, r5, #6
 800fc70:	d069      	beq.n	800fd46 <ucdr_deserialize_endian_double+0x176>
 800fc72:	f898 3001 	ldrb.w	r3, [r8, #1]
 800fc76:	71ab      	strb	r3, [r5, #6]
 800fc78:	2e06      	cmp	r6, #6
 800fc7a:	f105 0307 	add.w	r3, r5, #7
 800fc7e:	d066      	beq.n	800fd4e <ucdr_deserialize_endian_double+0x17e>
 800fc80:	f898 3000 	ldrb.w	r3, [r8]
 800fc84:	71eb      	strb	r3, [r5, #7]
 800fc86:	6923      	ldr	r3, [r4, #16]
 800fc88:	68a2      	ldr	r2, [r4, #8]
 800fc8a:	7da0      	ldrb	r0, [r4, #22]
 800fc8c:	3308      	adds	r3, #8
 800fc8e:	1b9e      	subs	r6, r3, r6
 800fc90:	2308      	movs	r3, #8
 800fc92:	4452      	add	r2, sl
 800fc94:	7563      	strb	r3, [r4, #21]
 800fc96:	60a2      	str	r2, [r4, #8]
 800fc98:	6126      	str	r6, [r4, #16]
 800fc9a:	f080 0001 	eor.w	r0, r0, #1
 800fc9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fca2:	2108      	movs	r1, #8
 800fca4:	4620      	mov	r0, r4
 800fca6:	f000 f86d 	bl	800fd84 <ucdr_check_final_buffer_behavior>
 800fcaa:	b308      	cbz	r0, 800fcf0 <ucdr_deserialize_endian_double+0x120>
 800fcac:	2f01      	cmp	r7, #1
 800fcae:	68a3      	ldr	r3, [r4, #8]
 800fcb0:	d023      	beq.n	800fcfa <ucdr_deserialize_endian_double+0x12a>
 800fcb2:	79db      	ldrb	r3, [r3, #7]
 800fcb4:	702b      	strb	r3, [r5, #0]
 800fcb6:	68a3      	ldr	r3, [r4, #8]
 800fcb8:	799b      	ldrb	r3, [r3, #6]
 800fcba:	706b      	strb	r3, [r5, #1]
 800fcbc:	68a3      	ldr	r3, [r4, #8]
 800fcbe:	795b      	ldrb	r3, [r3, #5]
 800fcc0:	70ab      	strb	r3, [r5, #2]
 800fcc2:	68a3      	ldr	r3, [r4, #8]
 800fcc4:	791b      	ldrb	r3, [r3, #4]
 800fcc6:	70eb      	strb	r3, [r5, #3]
 800fcc8:	68a3      	ldr	r3, [r4, #8]
 800fcca:	78db      	ldrb	r3, [r3, #3]
 800fccc:	712b      	strb	r3, [r5, #4]
 800fcce:	68a3      	ldr	r3, [r4, #8]
 800fcd0:	789b      	ldrb	r3, [r3, #2]
 800fcd2:	716b      	strb	r3, [r5, #5]
 800fcd4:	68a3      	ldr	r3, [r4, #8]
 800fcd6:	785b      	ldrb	r3, [r3, #1]
 800fcd8:	71ab      	strb	r3, [r5, #6]
 800fcda:	68a3      	ldr	r3, [r4, #8]
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	71eb      	strb	r3, [r5, #7]
 800fce0:	68a2      	ldr	r2, [r4, #8]
 800fce2:	6923      	ldr	r3, [r4, #16]
 800fce4:	3208      	adds	r2, #8
 800fce6:	3308      	adds	r3, #8
 800fce8:	2108      	movs	r1, #8
 800fcea:	60a2      	str	r2, [r4, #8]
 800fcec:	6123      	str	r3, [r4, #16]
 800fcee:	7561      	strb	r1, [r4, #21]
 800fcf0:	7da0      	ldrb	r0, [r4, #22]
 800fcf2:	f080 0001 	eor.w	r0, r0, #1
 800fcf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcfa:	681a      	ldr	r2, [r3, #0]
 800fcfc:	685b      	ldr	r3, [r3, #4]
 800fcfe:	606b      	str	r3, [r5, #4]
 800fd00:	602a      	str	r2, [r5, #0]
 800fd02:	e7ed      	b.n	800fce0 <ucdr_deserialize_endian_double+0x110>
 800fd04:	68a2      	ldr	r2, [r4, #8]
 800fd06:	6923      	ldr	r3, [r4, #16]
 800fd08:	7da0      	ldrb	r0, [r4, #22]
 800fd0a:	f884 9015 	strb.w	r9, [r4, #21]
 800fd0e:	1b92      	subs	r2, r2, r6
 800fd10:	1b9b      	subs	r3, r3, r6
 800fd12:	60a2      	str	r2, [r4, #8]
 800fd14:	6123      	str	r3, [r4, #16]
 800fd16:	f080 0001 	eor.w	r0, r0, #1
 800fd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd1e:	68a3      	ldr	r3, [r4, #8]
 800fd20:	799b      	ldrb	r3, [r3, #6]
 800fd22:	706b      	strb	r3, [r5, #1]
 800fd24:	1cab      	adds	r3, r5, #2
 800fd26:	68a2      	ldr	r2, [r4, #8]
 800fd28:	7952      	ldrb	r2, [r2, #5]
 800fd2a:	f803 2b01 	strb.w	r2, [r3], #1
 800fd2e:	68a2      	ldr	r2, [r4, #8]
 800fd30:	7912      	ldrb	r2, [r2, #4]
 800fd32:	f803 2b01 	strb.w	r2, [r3], #1
 800fd36:	68a2      	ldr	r2, [r4, #8]
 800fd38:	78d2      	ldrb	r2, [r2, #3]
 800fd3a:	f803 2b01 	strb.w	r2, [r3], #1
 800fd3e:	68a2      	ldr	r2, [r4, #8]
 800fd40:	7892      	ldrb	r2, [r2, #2]
 800fd42:	f803 2b01 	strb.w	r2, [r3], #1
 800fd46:	68a2      	ldr	r2, [r4, #8]
 800fd48:	7852      	ldrb	r2, [r2, #1]
 800fd4a:	f803 2b01 	strb.w	r2, [r3], #1
 800fd4e:	68a2      	ldr	r2, [r4, #8]
 800fd50:	7812      	ldrb	r2, [r2, #0]
 800fd52:	701a      	strb	r2, [r3, #0]
 800fd54:	e797      	b.n	800fc86 <ucdr_deserialize_endian_double+0xb6>
 800fd56:	4641      	mov	r1, r8
 800fd58:	4632      	mov	r2, r6
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	f009 fe39 	bl	80199d2 <memcpy>
 800fd60:	68a1      	ldr	r1, [r4, #8]
 800fd62:	4652      	mov	r2, sl
 800fd64:	19a8      	adds	r0, r5, r6
 800fd66:	f009 fe34 	bl	80199d2 <memcpy>
 800fd6a:	e78c      	b.n	800fc86 <ucdr_deserialize_endian_double+0xb6>

0800fd6c <ucdr_check_buffer_available_for>:
 800fd6c:	7d83      	ldrb	r3, [r0, #22]
 800fd6e:	b93b      	cbnz	r3, 800fd80 <ucdr_check_buffer_available_for+0x14>
 800fd70:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800fd74:	4419      	add	r1, r3
 800fd76:	4288      	cmp	r0, r1
 800fd78:	bf34      	ite	cc
 800fd7a:	2000      	movcc	r0, #0
 800fd7c:	2001      	movcs	r0, #1
 800fd7e:	4770      	bx	lr
 800fd80:	2000      	movs	r0, #0
 800fd82:	4770      	bx	lr

0800fd84 <ucdr_check_final_buffer_behavior>:
 800fd84:	7d83      	ldrb	r3, [r0, #22]
 800fd86:	b943      	cbnz	r3, 800fd9a <ucdr_check_final_buffer_behavior+0x16>
 800fd88:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800fd8c:	4291      	cmp	r1, r2
 800fd8e:	b510      	push	{r4, lr}
 800fd90:	4604      	mov	r4, r0
 800fd92:	d205      	bcs.n	800fda0 <ucdr_check_final_buffer_behavior+0x1c>
 800fd94:	2301      	movs	r3, #1
 800fd96:	4618      	mov	r0, r3
 800fd98:	bd10      	pop	{r4, pc}
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	4770      	bx	lr
 800fda0:	6982      	ldr	r2, [r0, #24]
 800fda2:	b13a      	cbz	r2, 800fdb4 <ucdr_check_final_buffer_behavior+0x30>
 800fda4:	69c1      	ldr	r1, [r0, #28]
 800fda6:	4790      	blx	r2
 800fda8:	f080 0301 	eor.w	r3, r0, #1
 800fdac:	b2db      	uxtb	r3, r3
 800fdae:	75a0      	strb	r0, [r4, #22]
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	bd10      	pop	{r4, pc}
 800fdb4:	2001      	movs	r0, #1
 800fdb6:	75a0      	strb	r0, [r4, #22]
 800fdb8:	e7fa      	b.n	800fdb0 <ucdr_check_final_buffer_behavior+0x2c>
 800fdba:	bf00      	nop

0800fdbc <ucdr_set_on_full_buffer_callback>:
 800fdbc:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800fdc0:	4770      	bx	lr
 800fdc2:	bf00      	nop

0800fdc4 <ucdr_init_buffer_origin_offset_endian>:
 800fdc4:	b410      	push	{r4}
 800fdc6:	9c01      	ldr	r4, [sp, #4]
 800fdc8:	6001      	str	r1, [r0, #0]
 800fdca:	440a      	add	r2, r1
 800fdcc:	6042      	str	r2, [r0, #4]
 800fdce:	190a      	adds	r2, r1, r4
 800fdd0:	441c      	add	r4, r3
 800fdd2:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800fdd6:	6082      	str	r2, [r0, #8]
 800fdd8:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800fddc:	7503      	strb	r3, [r0, #20]
 800fdde:	2200      	movs	r2, #0
 800fde0:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800fde4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fde8:	7542      	strb	r2, [r0, #21]
 800fdea:	7582      	strb	r2, [r0, #22]
 800fdec:	4770      	bx	lr
 800fdee:	bf00      	nop

0800fdf0 <ucdr_init_buffer_origin_offset>:
 800fdf0:	b510      	push	{r4, lr}
 800fdf2:	b082      	sub	sp, #8
 800fdf4:	9c04      	ldr	r4, [sp, #16]
 800fdf6:	9400      	str	r4, [sp, #0]
 800fdf8:	2401      	movs	r4, #1
 800fdfa:	9401      	str	r4, [sp, #4]
 800fdfc:	f7ff ffe2 	bl	800fdc4 <ucdr_init_buffer_origin_offset_endian>
 800fe00:	b002      	add	sp, #8
 800fe02:	bd10      	pop	{r4, pc}

0800fe04 <ucdr_init_buffer_origin>:
 800fe04:	b510      	push	{r4, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	2400      	movs	r4, #0
 800fe0a:	9400      	str	r4, [sp, #0]
 800fe0c:	f7ff fff0 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 800fe10:	b002      	add	sp, #8
 800fe12:	bd10      	pop	{r4, pc}

0800fe14 <ucdr_init_buffer>:
 800fe14:	2300      	movs	r3, #0
 800fe16:	f7ff bff5 	b.w	800fe04 <ucdr_init_buffer_origin>
 800fe1a:	bf00      	nop

0800fe1c <ucdr_alignment>:
 800fe1c:	fbb0 f3f1 	udiv	r3, r0, r1
 800fe20:	fb03 0011 	mls	r0, r3, r1, r0
 800fe24:	1a08      	subs	r0, r1, r0
 800fe26:	3901      	subs	r1, #1
 800fe28:	4008      	ands	r0, r1
 800fe2a:	4770      	bx	lr

0800fe2c <ucdr_buffer_alignment>:
 800fe2c:	7d43      	ldrb	r3, [r0, #21]
 800fe2e:	428b      	cmp	r3, r1
 800fe30:	d208      	bcs.n	800fe44 <ucdr_buffer_alignment+0x18>
 800fe32:	6900      	ldr	r0, [r0, #16]
 800fe34:	fbb0 f3f1 	udiv	r3, r0, r1
 800fe38:	fb01 0013 	mls	r0, r1, r3, r0
 800fe3c:	1a08      	subs	r0, r1, r0
 800fe3e:	3901      	subs	r1, #1
 800fe40:	4008      	ands	r0, r1
 800fe42:	4770      	bx	lr
 800fe44:	2000      	movs	r0, #0
 800fe46:	4770      	bx	lr

0800fe48 <ucdr_align_to>:
 800fe48:	b538      	push	{r3, r4, r5, lr}
 800fe4a:	4604      	mov	r4, r0
 800fe4c:	460d      	mov	r5, r1
 800fe4e:	f7ff ffed 	bl	800fe2c <ucdr_buffer_alignment>
 800fe52:	68a3      	ldr	r3, [r4, #8]
 800fe54:	6921      	ldr	r1, [r4, #16]
 800fe56:	7565      	strb	r5, [r4, #21]
 800fe58:	181a      	adds	r2, r3, r0
 800fe5a:	6863      	ldr	r3, [r4, #4]
 800fe5c:	4293      	cmp	r3, r2
 800fe5e:	4408      	add	r0, r1
 800fe60:	bf28      	it	cs
 800fe62:	4613      	movcs	r3, r2
 800fe64:	6120      	str	r0, [r4, #16]
 800fe66:	60a3      	str	r3, [r4, #8]
 800fe68:	bd38      	pop	{r3, r4, r5, pc}
 800fe6a:	bf00      	nop

0800fe6c <ucdr_buffer_length>:
 800fe6c:	6882      	ldr	r2, [r0, #8]
 800fe6e:	6800      	ldr	r0, [r0, #0]
 800fe70:	1a10      	subs	r0, r2, r0
 800fe72:	4770      	bx	lr

0800fe74 <ucdr_buffer_remaining>:
 800fe74:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800fe78:	1a10      	subs	r0, r2, r0
 800fe7a:	4770      	bx	lr

0800fe7c <ucdr_check_final_buffer_behavior_array>:
 800fe7c:	b538      	push	{r3, r4, r5, lr}
 800fe7e:	7d83      	ldrb	r3, [r0, #22]
 800fe80:	b963      	cbnz	r3, 800fe9c <ucdr_check_final_buffer_behavior_array+0x20>
 800fe82:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800fe86:	429a      	cmp	r2, r3
 800fe88:	4604      	mov	r4, r0
 800fe8a:	460d      	mov	r5, r1
 800fe8c:	d308      	bcc.n	800fea0 <ucdr_check_final_buffer_behavior_array+0x24>
 800fe8e:	b139      	cbz	r1, 800fea0 <ucdr_check_final_buffer_behavior_array+0x24>
 800fe90:	6983      	ldr	r3, [r0, #24]
 800fe92:	b163      	cbz	r3, 800feae <ucdr_check_final_buffer_behavior_array+0x32>
 800fe94:	69c1      	ldr	r1, [r0, #28]
 800fe96:	4798      	blx	r3
 800fe98:	75a0      	strb	r0, [r4, #22]
 800fe9a:	b108      	cbz	r0, 800fea0 <ucdr_check_final_buffer_behavior_array+0x24>
 800fe9c:	2000      	movs	r0, #0
 800fe9e:	bd38      	pop	{r3, r4, r5, pc}
 800fea0:	4620      	mov	r0, r4
 800fea2:	f7ff ffe7 	bl	800fe74 <ucdr_buffer_remaining>
 800fea6:	42a8      	cmp	r0, r5
 800fea8:	bf28      	it	cs
 800feaa:	4628      	movcs	r0, r5
 800feac:	bd38      	pop	{r3, r4, r5, pc}
 800feae:	2301      	movs	r3, #1
 800feb0:	7583      	strb	r3, [r0, #22]
 800feb2:	e7f3      	b.n	800fe9c <ucdr_check_final_buffer_behavior_array+0x20>

0800feb4 <ucdr_advance_buffer>:
 800feb4:	b538      	push	{r3, r4, r5, lr}
 800feb6:	4604      	mov	r4, r0
 800feb8:	460d      	mov	r5, r1
 800feba:	f7ff ff57 	bl	800fd6c <ucdr_check_buffer_available_for>
 800febe:	b178      	cbz	r0, 800fee0 <ucdr_advance_buffer+0x2c>
 800fec0:	6923      	ldr	r3, [r4, #16]
 800fec2:	68a2      	ldr	r2, [r4, #8]
 800fec4:	442b      	add	r3, r5
 800fec6:	6123      	str	r3, [r4, #16]
 800fec8:	2301      	movs	r3, #1
 800feca:	442a      	add	r2, r5
 800fecc:	7563      	strb	r3, [r4, #21]
 800fece:	60a2      	str	r2, [r4, #8]
 800fed0:	bd38      	pop	{r3, r4, r5, pc}
 800fed2:	68a2      	ldr	r2, [r4, #8]
 800fed4:	6923      	ldr	r3, [r4, #16]
 800fed6:	4402      	add	r2, r0
 800fed8:	4403      	add	r3, r0
 800feda:	1a2d      	subs	r5, r5, r0
 800fedc:	60a2      	str	r2, [r4, #8]
 800fede:	6123      	str	r3, [r4, #16]
 800fee0:	4629      	mov	r1, r5
 800fee2:	2201      	movs	r2, #1
 800fee4:	4620      	mov	r0, r4
 800fee6:	f7ff ffc9 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 800feea:	2800      	cmp	r0, #0
 800feec:	d1f1      	bne.n	800fed2 <ucdr_advance_buffer+0x1e>
 800feee:	2301      	movs	r3, #1
 800fef0:	7563      	strb	r3, [r4, #21]
 800fef2:	bd38      	pop	{r3, r4, r5, pc}

0800fef4 <ucdr_serialize_sequence_char>:
 800fef4:	b570      	push	{r4, r5, r6, lr}
 800fef6:	4615      	mov	r5, r2
 800fef8:	460e      	mov	r6, r1
 800fefa:	7d01      	ldrb	r1, [r0, #20]
 800fefc:	4604      	mov	r4, r0
 800fefe:	f7ff f8eb 	bl	800f0d8 <ucdr_serialize_endian_uint32_t>
 800ff02:	b90d      	cbnz	r5, 800ff08 <ucdr_serialize_sequence_char+0x14>
 800ff04:	2001      	movs	r0, #1
 800ff06:	bd70      	pop	{r4, r5, r6, pc}
 800ff08:	7d21      	ldrb	r1, [r4, #20]
 800ff0a:	462b      	mov	r3, r5
 800ff0c:	4632      	mov	r2, r6
 800ff0e:	4620      	mov	r0, r4
 800ff10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ff14:	f007 bc40 	b.w	8017798 <ucdr_serialize_endian_array_char>

0800ff18 <ucdr_deserialize_sequence_char>:
 800ff18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff1c:	461d      	mov	r5, r3
 800ff1e:	4616      	mov	r6, r2
 800ff20:	460f      	mov	r7, r1
 800ff22:	461a      	mov	r2, r3
 800ff24:	7d01      	ldrb	r1, [r0, #20]
 800ff26:	4604      	mov	r4, r0
 800ff28:	f7ff f9fe 	bl	800f328 <ucdr_deserialize_endian_uint32_t>
 800ff2c:	682b      	ldr	r3, [r5, #0]
 800ff2e:	429e      	cmp	r6, r3
 800ff30:	bf3c      	itt	cc
 800ff32:	2201      	movcc	r2, #1
 800ff34:	75a2      	strbcc	r2, [r4, #22]
 800ff36:	b913      	cbnz	r3, 800ff3e <ucdr_deserialize_sequence_char+0x26>
 800ff38:	2001      	movs	r0, #1
 800ff3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff3e:	7d21      	ldrb	r1, [r4, #20]
 800ff40:	463a      	mov	r2, r7
 800ff42:	4620      	mov	r0, r4
 800ff44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff48:	f007 bc58 	b.w	80177fc <ucdr_deserialize_endian_array_char>

0800ff4c <ucdr_serialize_sequence_uint8_t>:
 800ff4c:	b570      	push	{r4, r5, r6, lr}
 800ff4e:	4615      	mov	r5, r2
 800ff50:	460e      	mov	r6, r1
 800ff52:	7d01      	ldrb	r1, [r0, #20]
 800ff54:	4604      	mov	r4, r0
 800ff56:	f7ff f8bf 	bl	800f0d8 <ucdr_serialize_endian_uint32_t>
 800ff5a:	b90d      	cbnz	r5, 800ff60 <ucdr_serialize_sequence_uint8_t+0x14>
 800ff5c:	2001      	movs	r0, #1
 800ff5e:	bd70      	pop	{r4, r5, r6, pc}
 800ff60:	7d21      	ldrb	r1, [r4, #20]
 800ff62:	462b      	mov	r3, r5
 800ff64:	4632      	mov	r2, r6
 800ff66:	4620      	mov	r0, r4
 800ff68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ff6c:	f007 bcaa 	b.w	80178c4 <ucdr_serialize_endian_array_uint8_t>

0800ff70 <ucdr_deserialize_sequence_uint8_t>:
 800ff70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff74:	461d      	mov	r5, r3
 800ff76:	4616      	mov	r6, r2
 800ff78:	460f      	mov	r7, r1
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	7d01      	ldrb	r1, [r0, #20]
 800ff7e:	4604      	mov	r4, r0
 800ff80:	f7ff f9d2 	bl	800f328 <ucdr_deserialize_endian_uint32_t>
 800ff84:	682b      	ldr	r3, [r5, #0]
 800ff86:	429e      	cmp	r6, r3
 800ff88:	bf3c      	itt	cc
 800ff8a:	2201      	movcc	r2, #1
 800ff8c:	75a2      	strbcc	r2, [r4, #22]
 800ff8e:	b913      	cbnz	r3, 800ff96 <ucdr_deserialize_sequence_uint8_t+0x26>
 800ff90:	2001      	movs	r0, #1
 800ff92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff96:	7d21      	ldrb	r1, [r4, #20]
 800ff98:	463a      	mov	r2, r7
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffa0:	f007 bcf4 	b.w	801798c <ucdr_deserialize_endian_array_uint8_t>

0800ffa4 <ucdr_serialize_sequence_double>:
 800ffa4:	b570      	push	{r4, r5, r6, lr}
 800ffa6:	4615      	mov	r5, r2
 800ffa8:	460e      	mov	r6, r1
 800ffaa:	7d01      	ldrb	r1, [r0, #20]
 800ffac:	4604      	mov	r4, r0
 800ffae:	f7ff f893 	bl	800f0d8 <ucdr_serialize_endian_uint32_t>
 800ffb2:	b90d      	cbnz	r5, 800ffb8 <ucdr_serialize_sequence_double+0x14>
 800ffb4:	2001      	movs	r0, #1
 800ffb6:	bd70      	pop	{r4, r5, r6, pc}
 800ffb8:	7d21      	ldrb	r1, [r4, #20]
 800ffba:	462b      	mov	r3, r5
 800ffbc:	4632      	mov	r2, r6
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ffc4:	f007 bd14 	b.w	80179f0 <ucdr_serialize_endian_array_double>

0800ffc8 <ucdr_deserialize_sequence_double>:
 800ffc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffcc:	461d      	mov	r5, r3
 800ffce:	4616      	mov	r6, r2
 800ffd0:	460f      	mov	r7, r1
 800ffd2:	461a      	mov	r2, r3
 800ffd4:	7d01      	ldrb	r1, [r0, #20]
 800ffd6:	4604      	mov	r4, r0
 800ffd8:	f7ff f9a6 	bl	800f328 <ucdr_deserialize_endian_uint32_t>
 800ffdc:	682b      	ldr	r3, [r5, #0]
 800ffde:	429e      	cmp	r6, r3
 800ffe0:	bf3c      	itt	cc
 800ffe2:	2201      	movcc	r2, #1
 800ffe4:	75a2      	strbcc	r2, [r4, #22]
 800ffe6:	b913      	cbnz	r3, 800ffee <ucdr_deserialize_sequence_double+0x26>
 800ffe8:	2001      	movs	r0, #1
 800ffea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffee:	7d21      	ldrb	r1, [r4, #20]
 800fff0:	463a      	mov	r2, r7
 800fff2:	4620      	mov	r0, r4
 800fff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fff8:	f007 bd4e 	b.w	8017a98 <ucdr_deserialize_endian_array_double>

0800fffc <uxr_buffer_delete_entity>:
 800fffc:	b510      	push	{r4, lr}
 800fffe:	2300      	movs	r3, #0
 8010000:	b08e      	sub	sp, #56	@ 0x38
 8010002:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010006:	2303      	movs	r3, #3
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	2204      	movs	r2, #4
 801000c:	ab06      	add	r3, sp, #24
 801000e:	4604      	mov	r4, r0
 8010010:	9103      	str	r1, [sp, #12]
 8010012:	f001 fab7 	bl	8011584 <uxr_prepare_stream_to_write_submessage>
 8010016:	b918      	cbnz	r0, 8010020 <uxr_buffer_delete_entity+0x24>
 8010018:	4604      	mov	r4, r0
 801001a:	4620      	mov	r0, r4
 801001c:	b00e      	add	sp, #56	@ 0x38
 801001e:	bd10      	pop	{r4, pc}
 8010020:	9902      	ldr	r1, [sp, #8]
 8010022:	aa05      	add	r2, sp, #20
 8010024:	4620      	mov	r0, r4
 8010026:	f001 fbe3 	bl	80117f0 <uxr_init_base_object_request>
 801002a:	a905      	add	r1, sp, #20
 801002c:	4604      	mov	r4, r0
 801002e:	a806      	add	r0, sp, #24
 8010030:	f003 f9da 	bl	80133e8 <uxr_serialize_DELETE_Payload>
 8010034:	4620      	mov	r0, r4
 8010036:	b00e      	add	sp, #56	@ 0x38
 8010038:	bd10      	pop	{r4, pc}
 801003a:	bf00      	nop

0801003c <uxr_common_create_entity>:
 801003c:	b510      	push	{r4, lr}
 801003e:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010042:	b08c      	sub	sp, #48	@ 0x30
 8010044:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010048:	f1bc 0f01 	cmp.w	ip, #1
 801004c:	bf0c      	ite	eq
 801004e:	f003 0201 	andeq.w	r2, r3, #1
 8010052:	2200      	movne	r2, #0
 8010054:	330e      	adds	r3, #14
 8010056:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 801005a:	9101      	str	r1, [sp, #4]
 801005c:	441a      	add	r2, r3
 801005e:	2301      	movs	r3, #1
 8010060:	9300      	str	r3, [sp, #0]
 8010062:	9903      	ldr	r1, [sp, #12]
 8010064:	ab04      	add	r3, sp, #16
 8010066:	b292      	uxth	r2, r2
 8010068:	4604      	mov	r4, r0
 801006a:	f001 fa8b 	bl	8011584 <uxr_prepare_stream_to_write_submessage>
 801006e:	b918      	cbnz	r0, 8010078 <uxr_common_create_entity+0x3c>
 8010070:	4604      	mov	r4, r0
 8010072:	4620      	mov	r0, r4
 8010074:	b00c      	add	sp, #48	@ 0x30
 8010076:	bd10      	pop	{r4, pc}
 8010078:	9902      	ldr	r1, [sp, #8]
 801007a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801007c:	4620      	mov	r0, r4
 801007e:	f001 fbb7 	bl	80117f0 <uxr_init_base_object_request>
 8010082:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010084:	4604      	mov	r4, r0
 8010086:	a804      	add	r0, sp, #16
 8010088:	f003 f90a 	bl	80132a0 <uxr_serialize_CREATE_Payload>
 801008c:	4620      	mov	r0, r4
 801008e:	b00c      	add	sp, #48	@ 0x30
 8010090:	bd10      	pop	{r4, pc}
 8010092:	bf00      	nop

08010094 <uxr_buffer_create_participant_bin>:
 8010094:	b570      	push	{r4, r5, r6, lr}
 8010096:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801009a:	ac11      	add	r4, sp, #68	@ 0x44
 801009c:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 80100a0:	2303      	movs	r3, #3
 80100a2:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80100a6:	7223      	strb	r3, [r4, #8]
 80100a8:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 80100aa:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 80100ae:	2201      	movs	r2, #1
 80100b0:	2100      	movs	r1, #0
 80100b2:	4605      	mov	r5, r0
 80100b4:	7122      	strb	r2, [r4, #4]
 80100b6:	f88d 1014 	strb.w	r1, [sp, #20]
 80100ba:	b1cb      	cbz	r3, 80100f0 <uxr_buffer_create_participant_bin+0x5c>
 80100bc:	f88d 201c 	strb.w	r2, [sp, #28]
 80100c0:	9308      	str	r3, [sp, #32]
 80100c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80100c6:	a915      	add	r1, sp, #84	@ 0x54
 80100c8:	a809      	add	r0, sp, #36	@ 0x24
 80100ca:	f7ff fea3 	bl	800fe14 <ucdr_init_buffer>
 80100ce:	a905      	add	r1, sp, #20
 80100d0:	a809      	add	r0, sp, #36	@ 0x24
 80100d2:	f002 fdb3 	bl	8012c3c <uxr_serialize_OBJK_DomainParticipant_Binary>
 80100d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80100d8:	9600      	str	r6, [sp, #0]
 80100da:	9401      	str	r4, [sp, #4]
 80100dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80100e0:	60e3      	str	r3, [r4, #12]
 80100e2:	4628      	mov	r0, r5
 80100e4:	b29b      	uxth	r3, r3
 80100e6:	f7ff ffa9 	bl	801003c <uxr_common_create_entity>
 80100ea:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 80100ee:	bd70      	pop	{r4, r5, r6, pc}
 80100f0:	f88d 301c 	strb.w	r3, [sp, #28]
 80100f4:	e7e5      	b.n	80100c2 <uxr_buffer_create_participant_bin+0x2e>
 80100f6:	bf00      	nop

080100f8 <uxr_buffer_create_topic_bin>:
 80100f8:	b570      	push	{r4, r5, r6, lr}
 80100fa:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80100fe:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010102:	9105      	str	r1, [sp, #20]
 8010104:	4605      	mov	r5, r0
 8010106:	a997      	add	r1, sp, #604	@ 0x25c
 8010108:	4618      	mov	r0, r3
 801010a:	2302      	movs	r3, #2
 801010c:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8010110:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8010114:	f000 f9b0 	bl	8010478 <uxr_object_id_to_raw>
 8010118:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 801011a:	9306      	str	r3, [sp, #24]
 801011c:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 801011e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010120:	2303      	movs	r3, #3
 8010122:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010126:	2301      	movs	r3, #1
 8010128:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801012c:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010130:	a917      	add	r1, sp, #92	@ 0x5c
 8010132:	2300      	movs	r3, #0
 8010134:	a80b      	add	r0, sp, #44	@ 0x2c
 8010136:	f88d 301c 	strb.w	r3, [sp, #28]
 801013a:	f7ff fe6b 	bl	800fe14 <ucdr_init_buffer>
 801013e:	a906      	add	r1, sp, #24
 8010140:	a80b      	add	r0, sp, #44	@ 0x2c
 8010142:	f002 fd9d 	bl	8012c80 <uxr_serialize_OBJK_Topic_Binary>
 8010146:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010148:	9316      	str	r3, [sp, #88]	@ 0x58
 801014a:	ac13      	add	r4, sp, #76	@ 0x4c
 801014c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010150:	9600      	str	r6, [sp, #0]
 8010152:	9401      	str	r4, [sp, #4]
 8010154:	b29b      	uxth	r3, r3
 8010156:	4628      	mov	r0, r5
 8010158:	f7ff ff70 	bl	801003c <uxr_common_create_entity>
 801015c:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010160:	bd70      	pop	{r4, r5, r6, pc}
 8010162:	bf00      	nop

08010164 <uxr_buffer_create_publisher_bin>:
 8010164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010166:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 801016a:	4605      	mov	r5, r0
 801016c:	9105      	str	r1, [sp, #20]
 801016e:	4618      	mov	r0, r3
 8010170:	2603      	movs	r6, #3
 8010172:	a992      	add	r1, sp, #584	@ 0x248
 8010174:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010178:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801017c:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010180:	f000 f97a 	bl	8010478 <uxr_object_id_to_raw>
 8010184:	2300      	movs	r3, #0
 8010186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801018a:	a912      	add	r1, sp, #72	@ 0x48
 801018c:	a806      	add	r0, sp, #24
 801018e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010192:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010196:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801019a:	f7ff fe3b 	bl	800fe14 <ucdr_init_buffer>
 801019e:	a993      	add	r1, sp, #588	@ 0x24c
 80101a0:	a806      	add	r0, sp, #24
 80101a2:	f002 fe21 	bl	8012de8 <uxr_serialize_OBJK_Publisher_Binary>
 80101a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80101aa:	ac0e      	add	r4, sp, #56	@ 0x38
 80101ac:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80101b0:	9700      	str	r7, [sp, #0]
 80101b2:	9401      	str	r4, [sp, #4]
 80101b4:	b29b      	uxth	r3, r3
 80101b6:	4628      	mov	r0, r5
 80101b8:	f7ff ff40 	bl	801003c <uxr_common_create_entity>
 80101bc:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 80101c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101c2:	bf00      	nop

080101c4 <uxr_buffer_create_datawriter_bin>:
 80101c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101c8:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80101cc:	ac1d      	add	r4, sp, #116	@ 0x74
 80101ce:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80101d2:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 80101d6:	9105      	str	r1, [sp, #20]
 80101d8:	4606      	mov	r6, r0
 80101da:	a9a1      	add	r1, sp, #644	@ 0x284
 80101dc:	4618      	mov	r0, r3
 80101de:	2305      	movs	r3, #5
 80101e0:	7123      	strb	r3, [r4, #4]
 80101e2:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 80101e6:	2703      	movs	r7, #3
 80101e8:	f000 f946 	bl	8010478 <uxr_object_id_to_raw>
 80101ec:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80101ee:	7227      	strb	r7, [r4, #8]
 80101f0:	a90e      	add	r1, sp, #56	@ 0x38
 80101f2:	f000 f941 	bl	8010478 <uxr_object_id_to_raw>
 80101f6:	2300      	movs	r3, #0
 80101f8:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 80101fc:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010200:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010204:	3d00      	subs	r5, #0
 8010206:	bf18      	it	ne
 8010208:	2501      	movne	r5, #1
 801020a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801020e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010212:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010216:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801021a:	2301      	movs	r3, #1
 801021c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010220:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010224:	bb8a      	cbnz	r2, 801028a <uxr_buffer_create_datawriter_bin+0xc6>
 8010226:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801022a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801022e:	f04f 0c13 	mov.w	ip, #19
 8010232:	250b      	movs	r5, #11
 8010234:	2221      	movs	r2, #33	@ 0x21
 8010236:	2111      	movs	r1, #17
 8010238:	2009      	movs	r0, #9
 801023a:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 801023e:	b923      	cbnz	r3, 801024a <uxr_buffer_create_datawriter_bin+0x86>
 8010240:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010244:	4672      	mov	r2, lr
 8010246:	4661      	mov	r1, ip
 8010248:	4628      	mov	r0, r5
 801024a:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 801024e:	2b01      	cmp	r3, #1
 8010250:	d025      	beq.n	801029e <uxr_buffer_create_datawriter_bin+0xda>
 8010252:	2b03      	cmp	r3, #3
 8010254:	d029      	beq.n	80102aa <uxr_buffer_create_datawriter_bin+0xe6>
 8010256:	b32b      	cbz	r3, 80102a4 <uxr_buffer_create_datawriter_bin+0xe0>
 8010258:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801025c:	a921      	add	r1, sp, #132	@ 0x84
 801025e:	a806      	add	r0, sp, #24
 8010260:	f7ff fdd8 	bl	800fe14 <ucdr_init_buffer>
 8010264:	a90e      	add	r1, sp, #56	@ 0x38
 8010266:	a806      	add	r0, sp, #24
 8010268:	f002 fe34 	bl	8012ed4 <uxr_serialize_OBJK_DataWriter_Binary>
 801026c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801026e:	f8cd 8000 	str.w	r8, [sp]
 8010272:	9401      	str	r4, [sp, #4]
 8010274:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010278:	60e3      	str	r3, [r4, #12]
 801027a:	4630      	mov	r0, r6
 801027c:	b29b      	uxth	r3, r3
 801027e:	f7ff fedd 	bl	801003c <uxr_common_create_entity>
 8010282:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801028a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 801028e:	f04f 0c12 	mov.w	ip, #18
 8010292:	250a      	movs	r5, #10
 8010294:	2220      	movs	r2, #32
 8010296:	2110      	movs	r1, #16
 8010298:	2008      	movs	r0, #8
 801029a:	2702      	movs	r7, #2
 801029c:	e7cd      	b.n	801023a <uxr_buffer_create_datawriter_bin+0x76>
 801029e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80102a2:	e7d9      	b.n	8010258 <uxr_buffer_create_datawriter_bin+0x94>
 80102a4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80102a8:	e7d6      	b.n	8010258 <uxr_buffer_create_datawriter_bin+0x94>
 80102aa:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80102ae:	e7d3      	b.n	8010258 <uxr_buffer_create_datawriter_bin+0x94>

080102b0 <get_custom_error>:
 80102b0:	4b01      	ldr	r3, [pc, #4]	@ (80102b8 <get_custom_error+0x8>)
 80102b2:	7818      	ldrb	r0, [r3, #0]
 80102b4:	4770      	bx	lr
 80102b6:	bf00      	nop
 80102b8:	2000af1c 	.word	0x2000af1c

080102bc <recv_custom_msg>:
 80102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c0:	4693      	mov	fp, r2
 80102c2:	b089      	sub	sp, #36	@ 0x24
 80102c4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80102c8:	9305      	str	r3, [sp, #20]
 80102ca:	468a      	mov	sl, r1
 80102cc:	2100      	movs	r1, #0
 80102ce:	4604      	mov	r4, r0
 80102d0:	f88d 101e 	strb.w	r1, [sp, #30]
 80102d4:	b322      	cbz	r2, 8010320 <recv_custom_msg+0x64>
 80102d6:	f200 2902 	addw	r9, r0, #514	@ 0x202
 80102da:	f10d 081f 	add.w	r8, sp, #31
 80102de:	af05      	add	r7, sp, #20
 80102e0:	f10d 061e 	add.w	r6, sp, #30
 80102e4:	f44f 7500 	mov.w	r5, #512	@ 0x200
 80102e8:	e002      	b.n	80102f0 <recv_custom_msg+0x34>
 80102ea:	9b05      	ldr	r3, [sp, #20]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	dd0f      	ble.n	8010310 <recv_custom_msg+0x54>
 80102f0:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 80102f4:	4623      	mov	r3, r4
 80102f6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80102fa:	e9cd 5600 	strd	r5, r6, [sp]
 80102fe:	4622      	mov	r2, r4
 8010300:	4648      	mov	r0, r9
 8010302:	f001 fca3 	bl	8011c4c <uxr_read_framed_msg>
 8010306:	2800      	cmp	r0, #0
 8010308:	d0ef      	beq.n	80102ea <recv_custom_msg+0x2e>
 801030a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801030e:	b1b3      	cbz	r3, 801033e <recv_custom_msg+0x82>
 8010310:	4b0f      	ldr	r3, [pc, #60]	@ (8010350 <recv_custom_msg+0x94>)
 8010312:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8010316:	701a      	strb	r2, [r3, #0]
 8010318:	2000      	movs	r0, #0
 801031a:	b009      	add	sp, #36	@ 0x24
 801031c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010320:	f10d 021f 	add.w	r2, sp, #31
 8010324:	9200      	str	r2, [sp, #0]
 8010326:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 801032a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801032e:	4601      	mov	r1, r0
 8010330:	47a8      	blx	r5
 8010332:	2800      	cmp	r0, #0
 8010334:	d0ec      	beq.n	8010310 <recv_custom_msg+0x54>
 8010336:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d1e8      	bne.n	8010310 <recv_custom_msg+0x54>
 801033e:	f8cb 0000 	str.w	r0, [fp]
 8010342:	2001      	movs	r0, #1
 8010344:	f8ca 4000 	str.w	r4, [sl]
 8010348:	b009      	add	sp, #36	@ 0x24
 801034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801034e:	bf00      	nop
 8010350:	2000af1c 	.word	0x2000af1c

08010354 <send_custom_msg>:
 8010354:	b530      	push	{r4, r5, lr}
 8010356:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 801035a:	b087      	sub	sp, #28
 801035c:	4615      	mov	r5, r2
 801035e:	b974      	cbnz	r4, 801037e <send_custom_msg+0x2a>
 8010360:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8010364:	f10d 0317 	add.w	r3, sp, #23
 8010368:	47a0      	blx	r4
 801036a:	b108      	cbz	r0, 8010370 <send_custom_msg+0x1c>
 801036c:	42a8      	cmp	r0, r5
 801036e:	d015      	beq.n	801039c <send_custom_msg+0x48>
 8010370:	4b0c      	ldr	r3, [pc, #48]	@ (80103a4 <send_custom_msg+0x50>)
 8010372:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8010376:	701a      	strb	r2, [r3, #0]
 8010378:	2000      	movs	r0, #0
 801037a:	b007      	add	sp, #28
 801037c:	bd30      	pop	{r4, r5, pc}
 801037e:	460b      	mov	r3, r1
 8010380:	2200      	movs	r2, #0
 8010382:	f10d 0117 	add.w	r1, sp, #23
 8010386:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801038a:	4602      	mov	r2, r0
 801038c:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8010390:	9500      	str	r5, [sp, #0]
 8010392:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8010396:	f001 fa61 	bl	801185c <uxr_write_framed_msg>
 801039a:	e7e6      	b.n	801036a <send_custom_msg+0x16>
 801039c:	2001      	movs	r0, #1
 801039e:	b007      	add	sp, #28
 80103a0:	bd30      	pop	{r4, r5, pc}
 80103a2:	bf00      	nop
 80103a4:	2000af1c 	.word	0x2000af1c

080103a8 <uxr_set_custom_transport_callbacks>:
 80103a8:	b410      	push	{r4}
 80103aa:	9c01      	ldr	r4, [sp, #4]
 80103ac:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 80103b0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 80103b4:	9b02      	ldr	r3, [sp, #8]
 80103b6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 80103ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80103be:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 80103c2:	4770      	bx	lr

080103c4 <uxr_init_custom_transport>:
 80103c4:	b538      	push	{r3, r4, r5, lr}
 80103c6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 80103ca:	b303      	cbz	r3, 801040e <uxr_init_custom_transport+0x4a>
 80103cc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 80103d0:	4604      	mov	r4, r0
 80103d2:	b1e2      	cbz	r2, 801040e <uxr_init_custom_transport+0x4a>
 80103d4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 80103d8:	b1ca      	cbz	r2, 801040e <uxr_init_custom_transport+0x4a>
 80103da:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 80103de:	b1b2      	cbz	r2, 801040e <uxr_init_custom_transport+0x4a>
 80103e0:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 80103e4:	4798      	blx	r3
 80103e6:	4605      	mov	r5, r0
 80103e8:	b188      	cbz	r0, 801040e <uxr_init_custom_transport+0x4a>
 80103ea:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 80103ee:	b98b      	cbnz	r3, 8010414 <uxr_init_custom_transport+0x50>
 80103f0:	490b      	ldr	r1, [pc, #44]	@ (8010420 <uxr_init_custom_transport+0x5c>)
 80103f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010424 <uxr_init_custom_transport+0x60>)
 80103f4:	4a0c      	ldr	r2, [pc, #48]	@ (8010428 <uxr_init_custom_transport+0x64>)
 80103f6:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 80103fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80103fe:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8010402:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8010406:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801040a:	4628      	mov	r0, r5
 801040c:	bd38      	pop	{r3, r4, r5, pc}
 801040e:	2500      	movs	r5, #0
 8010410:	4628      	mov	r0, r5
 8010412:	bd38      	pop	{r3, r4, r5, pc}
 8010414:	2100      	movs	r1, #0
 8010416:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801041a:	f001 fa19 	bl	8011850 <uxr_init_framing_io>
 801041e:	e7e7      	b.n	80103f0 <uxr_init_custom_transport+0x2c>
 8010420:	08010355 	.word	0x08010355
 8010424:	080102bd 	.word	0x080102bd
 8010428:	080102b1 	.word	0x080102b1

0801042c <uxr_close_custom_transport>:
 801042c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8010430:	4718      	bx	r3
 8010432:	bf00      	nop

08010434 <uxr_object_id>:
 8010434:	b082      	sub	sp, #8
 8010436:	2300      	movs	r3, #0
 8010438:	f88d 1006 	strb.w	r1, [sp, #6]
 801043c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010440:	f360 030f 	bfi	r3, r0, #0, #16
 8010444:	f362 431f 	bfi	r3, r2, #16, #16
 8010448:	4618      	mov	r0, r3
 801044a:	b002      	add	sp, #8
 801044c:	4770      	bx	lr
 801044e:	bf00      	nop

08010450 <uxr_object_id_from_raw>:
 8010450:	7843      	ldrb	r3, [r0, #1]
 8010452:	7801      	ldrb	r1, [r0, #0]
 8010454:	b082      	sub	sp, #8
 8010456:	f003 020f 	and.w	r2, r3, #15
 801045a:	f88d 2006 	strb.w	r2, [sp, #6]
 801045e:	091b      	lsrs	r3, r3, #4
 8010460:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010464:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010468:	2000      	movs	r0, #0
 801046a:	f363 000f 	bfi	r0, r3, #0, #16
 801046e:	f362 401f 	bfi	r0, r2, #16, #16
 8010472:	b002      	add	sp, #8
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop

08010478 <uxr_object_id_to_raw>:
 8010478:	4602      	mov	r2, r0
 801047a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801047e:	b082      	sub	sp, #8
 8010480:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8010484:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8010488:	f881 c000 	strb.w	ip, [r1]
 801048c:	7048      	strb	r0, [r1, #1]
 801048e:	b002      	add	sp, #8
 8010490:	4770      	bx	lr
 8010492:	bf00      	nop

08010494 <uxr_buffer_cancel_data>:
 8010494:	b510      	push	{r4, lr}
 8010496:	b094      	sub	sp, #80	@ 0x50
 8010498:	2300      	movs	r3, #0
 801049a:	9202      	str	r2, [sp, #8]
 801049c:	9205      	str	r2, [sp, #20]
 801049e:	9301      	str	r3, [sp, #4]
 80104a0:	2201      	movs	r2, #1
 80104a2:	f8ad 301c 	strh.w	r3, [sp, #28]
 80104a6:	f88d 301e 	strb.w	r3, [sp, #30]
 80104aa:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 80104ae:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80104b2:	2308      	movs	r3, #8
 80104b4:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 80104b8:	9300      	str	r3, [sp, #0]
 80104ba:	2210      	movs	r2, #16
 80104bc:	ab0c      	add	r3, sp, #48	@ 0x30
 80104be:	4604      	mov	r4, r0
 80104c0:	9103      	str	r1, [sp, #12]
 80104c2:	f001 f85f 	bl	8011584 <uxr_prepare_stream_to_write_submessage>
 80104c6:	b918      	cbnz	r0, 80104d0 <uxr_buffer_cancel_data+0x3c>
 80104c8:	4604      	mov	r4, r0
 80104ca:	4620      	mov	r0, r4
 80104cc:	b014      	add	sp, #80	@ 0x50
 80104ce:	bd10      	pop	{r4, pc}
 80104d0:	9905      	ldr	r1, [sp, #20]
 80104d2:	aa06      	add	r2, sp, #24
 80104d4:	4620      	mov	r0, r4
 80104d6:	f001 f98b 	bl	80117f0 <uxr_init_base_object_request>
 80104da:	a906      	add	r1, sp, #24
 80104dc:	4604      	mov	r4, r0
 80104de:	a80c      	add	r0, sp, #48	@ 0x30
 80104e0:	f003 f82c 	bl	801353c <uxr_serialize_READ_DATA_Payload>
 80104e4:	4620      	mov	r0, r4
 80104e6:	b014      	add	sp, #80	@ 0x50
 80104e8:	bd10      	pop	{r4, pc}
 80104ea:	bf00      	nop

080104ec <read_submessage_format>:
 80104ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80104f0:	b095      	sub	sp, #84	@ 0x54
 80104f2:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80104f6:	b113      	cbz	r3, 80104fe <read_submessage_format+0x12>
 80104f8:	b015      	add	sp, #84	@ 0x54
 80104fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104fe:	460c      	mov	r4, r1
 8010500:	4615      	mov	r5, r2
 8010502:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8010506:	4607      	mov	r7, r0
 8010508:	981c      	ldr	r0, [sp, #112]	@ 0x70
 801050a:	9004      	str	r0, [sp, #16]
 801050c:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801050e:	9005      	str	r0, [sp, #20]
 8010510:	1a52      	subs	r2, r2, r1
 8010512:	a80c      	add	r0, sp, #48	@ 0x30
 8010514:	4699      	mov	r9, r3
 8010516:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 801051a:	f7ff fc7b 	bl	800fe14 <ucdr_init_buffer>
 801051e:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010522:	a80c      	add	r0, sp, #48	@ 0x30
 8010524:	f7ff fc4a 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8010528:	69e2      	ldr	r2, [r4, #28]
 801052a:	b19a      	cbz	r2, 8010554 <read_submessage_format+0x68>
 801052c:	f1b8 0f07 	cmp.w	r8, #7
 8010530:	f882 9014 	strb.w	r9, [r2, #20]
 8010534:	d040      	beq.n	80105b8 <read_submessage_format+0xcc>
 8010536:	f1b8 0f08 	cmp.w	r8, #8
 801053a:	d02e      	beq.n	801059a <read_submessage_format+0xae>
 801053c:	f1b8 0f06 	cmp.w	r8, #6
 8010540:	d011      	beq.n	8010566 <read_submessage_format+0x7a>
 8010542:	2301      	movs	r3, #1
 8010544:	7513      	strb	r3, [r2, #20]
 8010546:	4629      	mov	r1, r5
 8010548:	4620      	mov	r0, r4
 801054a:	f7ff fcb3 	bl	800feb4 <ucdr_advance_buffer>
 801054e:	b015      	add	sp, #84	@ 0x54
 8010550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010554:	f1b8 0f07 	cmp.w	r8, #7
 8010558:	d02e      	beq.n	80105b8 <read_submessage_format+0xcc>
 801055a:	f1b8 0f08 	cmp.w	r8, #8
 801055e:	d01c      	beq.n	801059a <read_submessage_format+0xae>
 8010560:	f1b8 0f06 	cmp.w	r8, #6
 8010564:	d1ef      	bne.n	8010546 <read_submessage_format+0x5a>
 8010566:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 801056a:	f1b8 0f00 	cmp.w	r8, #0
 801056e:	d011      	beq.n	8010594 <read_submessage_format+0xa8>
 8010570:	ab0c      	add	r3, sp, #48	@ 0x30
 8010572:	e9cd 3500 	strd	r3, r5, [sp]
 8010576:	2306      	movs	r3, #6
 8010578:	f88d 3016 	strb.w	r3, [sp, #22]
 801057c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010580:	9302      	str	r3, [sp, #8]
 8010582:	4632      	mov	r2, r6
 8010584:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010588:	4638      	mov	r0, r7
 801058a:	47c0      	blx	r8
 801058c:	2301      	movs	r3, #1
 801058e:	69e2      	ldr	r2, [r4, #28]
 8010590:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010594:	2a00      	cmp	r2, #0
 8010596:	d1d4      	bne.n	8010542 <read_submessage_format+0x56>
 8010598:	e7d5      	b.n	8010546 <read_submessage_format+0x5a>
 801059a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d0f8      	beq.n	8010594 <read_submessage_format+0xa8>
 80105a2:	a906      	add	r1, sp, #24
 80105a4:	a80c      	add	r0, sp, #48	@ 0x30
 80105a6:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80105aa:	f003 f89b 	bl	80136e4 <uxr_deserialize_SampleIdentity>
 80105ae:	b9a0      	cbnz	r0, 80105da <read_submessage_format+0xee>
 80105b0:	69e2      	ldr	r2, [r4, #28]
 80105b2:	2a00      	cmp	r2, #0
 80105b4:	d1c5      	bne.n	8010542 <read_submessage_format+0x56>
 80105b6:	e7c6      	b.n	8010546 <read_submessage_format+0x5a>
 80105b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80105bc:	b13b      	cbz	r3, 80105ce <read_submessage_format+0xe2>
 80105be:	a906      	add	r1, sp, #24
 80105c0:	a80c      	add	r0, sp, #48	@ 0x30
 80105c2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80105c6:	f002 fd53 	bl	8013070 <uxr_deserialize_BaseObjectRequest>
 80105ca:	bb60      	cbnz	r0, 8010626 <read_submessage_format+0x13a>
 80105cc:	69e2      	ldr	r2, [r4, #28]
 80105ce:	68a3      	ldr	r3, [r4, #8]
 80105d0:	442b      	add	r3, r5
 80105d2:	60a3      	str	r3, [r4, #8]
 80105d4:	2a00      	cmp	r2, #0
 80105d6:	d1b4      	bne.n	8010542 <read_submessage_format+0x56>
 80105d8:	e7b5      	b.n	8010546 <read_submessage_format+0x5a>
 80105da:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80105de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80105e0:	1a52      	subs	r2, r2, r1
 80105e2:	eba8 0803 	sub.w	r8, r8, r3
 80105e6:	a80c      	add	r0, sp, #48	@ 0x30
 80105e8:	f7ff fc14 	bl	800fe14 <ucdr_init_buffer>
 80105ec:	44a8      	add	r8, r5
 80105ee:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80105f2:	a80c      	add	r0, sp, #48	@ 0x30
 80105f4:	f7ff fbe2 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 80105f8:	fa1f f888 	uxth.w	r8, r8
 80105fc:	ab0c      	add	r3, sp, #48	@ 0x30
 80105fe:	9300      	str	r3, [sp, #0]
 8010600:	f8cd 8004 	str.w	r8, [sp, #4]
 8010604:	2108      	movs	r1, #8
 8010606:	f88d 1016 	strb.w	r1, [sp, #22]
 801060a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 801060e:	9102      	str	r1, [sp, #8]
 8010610:	ab06      	add	r3, sp, #24
 8010612:	4632      	mov	r2, r6
 8010614:	9905      	ldr	r1, [sp, #20]
 8010616:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 801061a:	4638      	mov	r0, r7
 801061c:	47b0      	blx	r6
 801061e:	2301      	movs	r3, #1
 8010620:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010624:	e7c4      	b.n	80105b0 <read_submessage_format+0xc4>
 8010626:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801062a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801062c:	1a52      	subs	r2, r2, r1
 801062e:	a80c      	add	r0, sp, #48	@ 0x30
 8010630:	eba8 0803 	sub.w	r8, r8, r3
 8010634:	f7ff fbee 	bl	800fe14 <ucdr_init_buffer>
 8010638:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801063c:	a80c      	add	r0, sp, #48	@ 0x30
 801063e:	f7ff fbbd 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8010642:	ab0c      	add	r3, sp, #48	@ 0x30
 8010644:	9300      	str	r3, [sp, #0]
 8010646:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801064a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801064e:	44a8      	add	r8, r5
 8010650:	fa1f f888 	uxth.w	r8, r8
 8010654:	f8cd 8004 	str.w	r8, [sp, #4]
 8010658:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801065c:	2107      	movs	r1, #7
 801065e:	f88d 1016 	strb.w	r1, [sp, #22]
 8010662:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8010666:	9102      	str	r1, [sp, #8]
 8010668:	4632      	mov	r2, r6
 801066a:	b29b      	uxth	r3, r3
 801066c:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010670:	9905      	ldr	r1, [sp, #20]
 8010672:	4638      	mov	r0, r7
 8010674:	47b0      	blx	r6
 8010676:	2301      	movs	r3, #1
 8010678:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801067c:	e7a6      	b.n	80105cc <read_submessage_format+0xe0>
 801067e:	bf00      	nop

08010680 <on_get_fragmentation_info>:
 8010680:	b500      	push	{lr}
 8010682:	b08b      	sub	sp, #44	@ 0x2c
 8010684:	4601      	mov	r1, r0
 8010686:	2204      	movs	r2, #4
 8010688:	a802      	add	r0, sp, #8
 801068a:	f7ff fbc3 	bl	800fe14 <ucdr_init_buffer>
 801068e:	f10d 0305 	add.w	r3, sp, #5
 8010692:	f10d 0206 	add.w	r2, sp, #6
 8010696:	a901      	add	r1, sp, #4
 8010698:	a802      	add	r0, sp, #8
 801069a:	f001 febd 	bl	8012418 <uxr_read_submessage_header>
 801069e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80106a2:	2b0d      	cmp	r3, #13
 80106a4:	d003      	beq.n	80106ae <on_get_fragmentation_info+0x2e>
 80106a6:	2000      	movs	r0, #0
 80106a8:	b00b      	add	sp, #44	@ 0x2c
 80106aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80106ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80106b2:	f013 0f02 	tst.w	r3, #2
 80106b6:	bf14      	ite	ne
 80106b8:	2002      	movne	r0, #2
 80106ba:	2001      	moveq	r0, #1
 80106bc:	b00b      	add	sp, #44	@ 0x2c
 80106be:	f85d fb04 	ldr.w	pc, [sp], #4
 80106c2:	bf00      	nop

080106c4 <read_submessage_get_info>:
 80106c4:	b570      	push	{r4, r5, r6, lr}
 80106c6:	2500      	movs	r5, #0
 80106c8:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80106cc:	4604      	mov	r4, r0
 80106ce:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80106d2:	460e      	mov	r6, r1
 80106d4:	a810      	add	r0, sp, #64	@ 0x40
 80106d6:	4629      	mov	r1, r5
 80106d8:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80106dc:	f009 f8b0 	bl	8019840 <memset>
 80106e0:	a903      	add	r1, sp, #12
 80106e2:	4630      	mov	r0, r6
 80106e4:	f002 fe6c 	bl	80133c0 <uxr_deserialize_GET_INFO_Payload>
 80106e8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80106ec:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80106f0:	4620      	mov	r0, r4
 80106f2:	f001 f875 	bl	80117e0 <uxr_session_header_offset>
 80106f6:	462b      	mov	r3, r5
 80106f8:	9000      	str	r0, [sp, #0]
 80106fa:	220c      	movs	r2, #12
 80106fc:	a905      	add	r1, sp, #20
 80106fe:	a808      	add	r0, sp, #32
 8010700:	f7ff fb76 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8010704:	a910      	add	r1, sp, #64	@ 0x40
 8010706:	a808      	add	r0, sp, #32
 8010708:	f002 fecc 	bl	80134a4 <uxr_serialize_INFO_Payload>
 801070c:	9b08      	ldr	r3, [sp, #32]
 801070e:	462a      	mov	r2, r5
 8010710:	4629      	mov	r1, r5
 8010712:	4620      	mov	r0, r4
 8010714:	f001 f80e 	bl	8011734 <uxr_stamp_session_header>
 8010718:	a808      	add	r0, sp, #32
 801071a:	f7ff fba7 	bl	800fe6c <ucdr_buffer_length>
 801071e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010720:	4602      	mov	r2, r0
 8010722:	a905      	add	r1, sp, #20
 8010724:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010728:	47a0      	blx	r4
 801072a:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 801072e:	bd70      	pop	{r4, r5, r6, pc}

08010730 <write_submessage_acknack.isra.0>:
 8010730:	b570      	push	{r4, r5, r6, lr}
 8010732:	b092      	sub	sp, #72	@ 0x48
 8010734:	4605      	mov	r5, r0
 8010736:	460e      	mov	r6, r1
 8010738:	4614      	mov	r4, r2
 801073a:	f001 f851 	bl	80117e0 <uxr_session_header_offset>
 801073e:	a905      	add	r1, sp, #20
 8010740:	9000      	str	r0, [sp, #0]
 8010742:	2300      	movs	r3, #0
 8010744:	a80a      	add	r0, sp, #40	@ 0x28
 8010746:	2211      	movs	r2, #17
 8010748:	f7ff fb52 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 801074c:	2218      	movs	r2, #24
 801074e:	fb02 5404 	mla	r4, r2, r4, r5
 8010752:	2300      	movs	r3, #0
 8010754:	2205      	movs	r2, #5
 8010756:	3450      	adds	r4, #80	@ 0x50
 8010758:	210a      	movs	r1, #10
 801075a:	a80a      	add	r0, sp, #40	@ 0x28
 801075c:	f001 fe42 	bl	80123e4 <uxr_buffer_submessage_header>
 8010760:	a903      	add	r1, sp, #12
 8010762:	4620      	mov	r0, r4
 8010764:	f007 fba8 	bl	8017eb8 <uxr_compute_acknack>
 8010768:	ba40      	rev16	r0, r0
 801076a:	f8ad 000e 	strh.w	r0, [sp, #14]
 801076e:	a903      	add	r1, sp, #12
 8010770:	a80a      	add	r0, sp, #40	@ 0x28
 8010772:	f88d 6010 	strb.w	r6, [sp, #16]
 8010776:	f002 ff05 	bl	8013584 <uxr_serialize_ACKNACK_Payload>
 801077a:	2200      	movs	r2, #0
 801077c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801077e:	4611      	mov	r1, r2
 8010780:	4628      	mov	r0, r5
 8010782:	f000 ffd7 	bl	8011734 <uxr_stamp_session_header>
 8010786:	a80a      	add	r0, sp, #40	@ 0x28
 8010788:	f7ff fb70 	bl	800fe6c <ucdr_buffer_length>
 801078c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801078e:	4602      	mov	r2, r0
 8010790:	a905      	add	r1, sp, #20
 8010792:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010796:	47a0      	blx	r4
 8010798:	b012      	add	sp, #72	@ 0x48
 801079a:	bd70      	pop	{r4, r5, r6, pc}
 801079c:	0000      	movs	r0, r0
	...

080107a0 <uxr_init_session>:
 80107a0:	b510      	push	{r4, lr}
 80107a2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80107d8 <uxr_init_session+0x38>
 80107a6:	2300      	movs	r3, #0
 80107a8:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 80107ac:	4604      	mov	r4, r0
 80107ae:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 80107b2:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80107b6:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80107ba:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80107be:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80107c2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80107c6:	2181      	movs	r1, #129	@ 0x81
 80107c8:	f000 ff20 	bl	801160c <uxr_init_session_info>
 80107cc:	f104 0008 	add.w	r0, r4, #8
 80107d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107d4:	f001 bd22 	b.w	801221c <uxr_init_stream_storage>
	...

080107e0 <uxr_set_status_callback>:
 80107e0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80107e4:	4770      	bx	lr
 80107e6:	bf00      	nop

080107e8 <uxr_set_topic_callback>:
 80107e8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80107ec:	4770      	bx	lr
 80107ee:	bf00      	nop

080107f0 <uxr_set_request_callback>:
 80107f0:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80107f4:	4770      	bx	lr
 80107f6:	bf00      	nop

080107f8 <uxr_set_reply_callback>:
 80107f8:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80107fc:	4770      	bx	lr
 80107fe:	bf00      	nop

08010800 <uxr_create_output_best_effort_stream>:
 8010800:	b510      	push	{r4, lr}
 8010802:	b084      	sub	sp, #16
 8010804:	e9cd 2100 	strd	r2, r1, [sp]
 8010808:	4604      	mov	r4, r0
 801080a:	f000 ffe9 	bl	80117e0 <uxr_session_header_offset>
 801080e:	e9dd 2100 	ldrd	r2, r1, [sp]
 8010812:	4603      	mov	r3, r0
 8010814:	f104 0008 	add.w	r0, r4, #8
 8010818:	b004      	add	sp, #16
 801081a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801081e:	f001 bd47 	b.w	80122b0 <uxr_add_output_best_effort_buffer>
 8010822:	bf00      	nop

08010824 <uxr_create_output_reliable_stream>:
 8010824:	b510      	push	{r4, lr}
 8010826:	b088      	sub	sp, #32
 8010828:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801082c:	4604      	mov	r4, r0
 801082e:	9303      	str	r3, [sp, #12]
 8010830:	f000 ffd6 	bl	80117e0 <uxr_session_header_offset>
 8010834:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010838:	9000      	str	r0, [sp, #0]
 801083a:	9905      	ldr	r1, [sp, #20]
 801083c:	f104 0008 	add.w	r0, r4, #8
 8010840:	f001 fd4a 	bl	80122d8 <uxr_add_output_reliable_buffer>
 8010844:	2200      	movs	r2, #0
 8010846:	b2c3      	uxtb	r3, r0
 8010848:	f363 0207 	bfi	r2, r3, #0, #8
 801084c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010850:	f363 220f 	bfi	r2, r3, #8, #8
 8010854:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010858:	f363 4217 	bfi	r2, r3, #16, #8
 801085c:	0e03      	lsrs	r3, r0, #24
 801085e:	f363 621f 	bfi	r2, r3, #24, #8
 8010862:	4610      	mov	r0, r2
 8010864:	b008      	add	sp, #32
 8010866:	bd10      	pop	{r4, pc}

08010868 <uxr_create_input_best_effort_stream>:
 8010868:	b082      	sub	sp, #8
 801086a:	3008      	adds	r0, #8
 801086c:	b002      	add	sp, #8
 801086e:	f001 bd4d 	b.w	801230c <uxr_add_input_best_effort_buffer>
 8010872:	bf00      	nop

08010874 <uxr_create_input_reliable_stream>:
 8010874:	b510      	push	{r4, lr}
 8010876:	b084      	sub	sp, #16
 8010878:	4c0b      	ldr	r4, [pc, #44]	@ (80108a8 <uxr_create_input_reliable_stream+0x34>)
 801087a:	9400      	str	r4, [sp, #0]
 801087c:	3008      	adds	r0, #8
 801087e:	f001 fd5b 	bl	8012338 <uxr_add_input_reliable_buffer>
 8010882:	2200      	movs	r2, #0
 8010884:	b2c3      	uxtb	r3, r0
 8010886:	f363 0207 	bfi	r2, r3, #0, #8
 801088a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801088e:	f363 220f 	bfi	r2, r3, #8, #8
 8010892:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010896:	f363 4217 	bfi	r2, r3, #16, #8
 801089a:	0e03      	lsrs	r3, r0, #24
 801089c:	f363 621f 	bfi	r2, r3, #24, #8
 80108a0:	4610      	mov	r0, r2
 80108a2:	b004      	add	sp, #16
 80108a4:	bd10      	pop	{r4, pc}
 80108a6:	bf00      	nop
 80108a8:	08010681 	.word	0x08010681

080108ac <uxr_epoch_nanos>:
 80108ac:	b510      	push	{r4, lr}
 80108ae:	4604      	mov	r4, r0
 80108b0:	f001 fdf8 	bl	80124a4 <uxr_nanos>
 80108b4:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80108b8:	1ac0      	subs	r0, r0, r3
 80108ba:	eb61 0102 	sbc.w	r1, r1, r2
 80108be:	bd10      	pop	{r4, pc}

080108c0 <uxr_flash_output_streams>:
 80108c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108c4:	7e03      	ldrb	r3, [r0, #24]
 80108c6:	b084      	sub	sp, #16
 80108c8:	4604      	mov	r4, r0
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d035      	beq.n	801093a <uxr_flash_output_streams+0x7a>
 80108ce:	f04f 0900 	mov.w	r9, #0
 80108d2:	4648      	mov	r0, r9
 80108d4:	f10d 0802 	add.w	r8, sp, #2
 80108d8:	af03      	add	r7, sp, #12
 80108da:	ae02      	add	r6, sp, #8
 80108dc:	e006      	b.n	80108ec <uxr_flash_output_streams+0x2c>
 80108de:	7e23      	ldrb	r3, [r4, #24]
 80108e0:	f109 0901 	add.w	r9, r9, #1
 80108e4:	fa5f f089 	uxtb.w	r0, r9
 80108e8:	4283      	cmp	r3, r0
 80108ea:	d926      	bls.n	801093a <uxr_flash_output_streams+0x7a>
 80108ec:	2201      	movs	r2, #1
 80108ee:	4611      	mov	r1, r2
 80108f0:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80108f4:	f001 fc3e 	bl	8012174 <uxr_stream_id>
 80108f8:	3508      	adds	r5, #8
 80108fa:	4684      	mov	ip, r0
 80108fc:	4643      	mov	r3, r8
 80108fe:	463a      	mov	r2, r7
 8010900:	4631      	mov	r1, r6
 8010902:	4628      	mov	r0, r5
 8010904:	f8cd c004 	str.w	ip, [sp, #4]
 8010908:	f007 fb5c 	bl	8017fc4 <uxr_prepare_best_effort_buffer_to_send>
 801090c:	2800      	cmp	r0, #0
 801090e:	d0e6      	beq.n	80108de <uxr_flash_output_streams+0x1e>
 8010910:	9b02      	ldr	r3, [sp, #8]
 8010912:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010916:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801091a:	4620      	mov	r0, r4
 801091c:	f000 ff0a 	bl	8011734 <uxr_stamp_session_header>
 8010920:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010922:	9a03      	ldr	r2, [sp, #12]
 8010924:	685d      	ldr	r5, [r3, #4]
 8010926:	6818      	ldr	r0, [r3, #0]
 8010928:	9902      	ldr	r1, [sp, #8]
 801092a:	47a8      	blx	r5
 801092c:	f109 0901 	add.w	r9, r9, #1
 8010930:	7e23      	ldrb	r3, [r4, #24]
 8010932:	fa5f f089 	uxtb.w	r0, r9
 8010936:	4283      	cmp	r3, r0
 8010938:	d8d8      	bhi.n	80108ec <uxr_flash_output_streams+0x2c>
 801093a:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 801093e:	b38b      	cbz	r3, 80109a4 <uxr_flash_output_streams+0xe4>
 8010940:	f04f 0900 	mov.w	r9, #0
 8010944:	f10d 0802 	add.w	r8, sp, #2
 8010948:	af03      	add	r7, sp, #12
 801094a:	ae02      	add	r6, sp, #8
 801094c:	4648      	mov	r0, r9
 801094e:	2201      	movs	r2, #1
 8010950:	2102      	movs	r1, #2
 8010952:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8010956:	f001 fc0d 	bl	8012174 <uxr_stream_id>
 801095a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 801095e:	3520      	adds	r5, #32
 8010960:	9001      	str	r0, [sp, #4]
 8010962:	e00d      	b.n	8010980 <uxr_flash_output_streams+0xc0>
 8010964:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010968:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801096c:	9b02      	ldr	r3, [sp, #8]
 801096e:	f000 fee1 	bl	8011734 <uxr_stamp_session_header>
 8010972:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010974:	9a03      	ldr	r2, [sp, #12]
 8010976:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801097a:	9902      	ldr	r1, [sp, #8]
 801097c:	6818      	ldr	r0, [r3, #0]
 801097e:	47d0      	blx	sl
 8010980:	4643      	mov	r3, r8
 8010982:	463a      	mov	r2, r7
 8010984:	4631      	mov	r1, r6
 8010986:	4628      	mov	r0, r5
 8010988:	f007 fd3a 	bl	8018400 <uxr_prepare_next_reliable_buffer_to_send>
 801098c:	4603      	mov	r3, r0
 801098e:	4620      	mov	r0, r4
 8010990:	2b00      	cmp	r3, #0
 8010992:	d1e7      	bne.n	8010964 <uxr_flash_output_streams+0xa4>
 8010994:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010998:	f109 0901 	add.w	r9, r9, #1
 801099c:	fa5f f089 	uxtb.w	r0, r9
 80109a0:	4283      	cmp	r3, r0
 80109a2:	d8d4      	bhi.n	801094e <uxr_flash_output_streams+0x8e>
 80109a4:	b004      	add	sp, #16
 80109a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109aa:	bf00      	nop

080109ac <read_submessage_info>:
 80109ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109b0:	460d      	mov	r5, r1
 80109b2:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80109b6:	4669      	mov	r1, sp
 80109b8:	4607      	mov	r7, r0
 80109ba:	4628      	mov	r0, r5
 80109bc:	f002 fc0e 	bl	80131dc <uxr_deserialize_BaseObjectReply>
 80109c0:	a902      	add	r1, sp, #8
 80109c2:	4604      	mov	r4, r0
 80109c4:	4628      	mov	r0, r5
 80109c6:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80109ca:	f7fe f8bf 	bl	800eb4c <ucdr_deserialize_bool>
 80109ce:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80109d2:	4004      	ands	r4, r0
 80109d4:	b2e4      	uxtb	r4, r4
 80109d6:	b95b      	cbnz	r3, 80109f0 <read_submessage_info+0x44>
 80109d8:	a987      	add	r1, sp, #540	@ 0x21c
 80109da:	4628      	mov	r0, r5
 80109dc:	f7fe f8b6 	bl	800eb4c <ucdr_deserialize_bool>
 80109e0:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80109e4:	4606      	mov	r6, r0
 80109e6:	b94b      	cbnz	r3, 80109fc <read_submessage_info+0x50>
 80109e8:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80109ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109f0:	a903      	add	r1, sp, #12
 80109f2:	4628      	mov	r0, r5
 80109f4:	f002 fa9a 	bl	8012f2c <uxr_deserialize_ObjectVariant>
 80109f8:	4004      	ands	r4, r0
 80109fa:	e7ed      	b.n	80109d8 <read_submessage_info+0x2c>
 80109fc:	a988      	add	r1, sp, #544	@ 0x220
 80109fe:	4628      	mov	r0, r5
 8010a00:	f7fe f8d2 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8010a04:	4234      	tst	r4, r6
 8010a06:	d0ef      	beq.n	80109e8 <read_submessage_info+0x3c>
 8010a08:	2800      	cmp	r0, #0
 8010a0a:	d0ed      	beq.n	80109e8 <read_submessage_info+0x3c>
 8010a0c:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8010a10:	2b0d      	cmp	r3, #13
 8010a12:	d1e9      	bne.n	80109e8 <read_submessage_info+0x3c>
 8010a14:	a98a      	add	r1, sp, #552	@ 0x228
 8010a16:	4628      	mov	r0, r5
 8010a18:	f7fe fe6c 	bl	800f6f4 <ucdr_deserialize_int16_t>
 8010a1c:	b140      	cbz	r0, 8010a30 <read_submessage_info+0x84>
 8010a1e:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	dd07      	ble.n	8010a36 <read_submessage_info+0x8a>
 8010a26:	f1b8 0f00 	cmp.w	r8, #0
 8010a2a:	bf14      	ite	ne
 8010a2c:	2001      	movne	r0, #1
 8010a2e:	2002      	moveq	r0, #2
 8010a30:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8010a34:	e7d8      	b.n	80109e8 <read_submessage_info+0x3c>
 8010a36:	2000      	movs	r0, #0
 8010a38:	e7fa      	b.n	8010a30 <read_submessage_info+0x84>
 8010a3a:	bf00      	nop

08010a3c <read_submessage_list>:
 8010a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a40:	b097      	sub	sp, #92	@ 0x5c
 8010a42:	4ec1      	ldr	r6, [pc, #772]	@ (8010d48 <read_submessage_list+0x30c>)
 8010a44:	9209      	str	r2, [sp, #36]	@ 0x24
 8010a46:	4604      	mov	r4, r0
 8010a48:	460d      	mov	r5, r1
 8010a4a:	f04f 0801 	mov.w	r8, #1
 8010a4e:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8010a52:	aa0c      	add	r2, sp, #48	@ 0x30
 8010a54:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010a58:	4628      	mov	r0, r5
 8010a5a:	f001 fcdd 	bl	8012418 <uxr_read_submessage_header>
 8010a5e:	2800      	cmp	r0, #0
 8010a60:	f000 813e 	beq.w	8010ce0 <read_submessage_list+0x2a4>
 8010a64:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010a68:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8010a6c:	3b02      	subs	r3, #2
 8010a6e:	2b0d      	cmp	r3, #13
 8010a70:	d8ed      	bhi.n	8010a4e <read_submessage_list+0x12>
 8010a72:	a101      	add	r1, pc, #4	@ (adr r1, 8010a78 <read_submessage_list+0x3c>)
 8010a74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010a78:	08010cd7 	.word	0x08010cd7
 8010a7c:	08010a4f 	.word	0x08010a4f
 8010a80:	08010cc7 	.word	0x08010cc7
 8010a84:	08010c65 	.word	0x08010c65
 8010a88:	08010c5b 	.word	0x08010c5b
 8010a8c:	08010a4f 	.word	0x08010a4f
 8010a90:	08010a4f 	.word	0x08010a4f
 8010a94:	08010bbb 	.word	0x08010bbb
 8010a98:	08010b4b 	.word	0x08010b4b
 8010a9c:	08010b0b 	.word	0x08010b0b
 8010aa0:	08010a4f 	.word	0x08010a4f
 8010aa4:	08010a4f 	.word	0x08010a4f
 8010aa8:	08010a4f 	.word	0x08010a4f
 8010aac:	08010ab1 	.word	0x08010ab1
 8010ab0:	a910      	add	r1, sp, #64	@ 0x40
 8010ab2:	4628      	mov	r0, r5
 8010ab4:	f002 fdc4 	bl	8013640 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010ab8:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8010abc:	f1b9 0f00 	cmp.w	r9, #0
 8010ac0:	f000 8116 	beq.w	8010cf0 <read_submessage_list+0x2b4>
 8010ac4:	f001 fcee 	bl	80124a4 <uxr_nanos>
 8010ac8:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8010aca:	4602      	mov	r2, r0
 8010acc:	460b      	mov	r3, r1
 8010ace:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8010ad0:	2100      	movs	r1, #0
 8010ad2:	468c      	mov	ip, r1
 8010ad4:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010ad8:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8010adc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010ade:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8010ae0:	468c      	mov	ip, r1
 8010ae2:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010ae6:	46e2      	mov	sl, ip
 8010ae8:	46bc      	mov	ip, r7
 8010aea:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8010aee:	fbc0 7106 	smlal	r7, r1, r0, r6
 8010af2:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8010af6:	e9cd 7100 	strd	r7, r1, [sp]
 8010afa:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8010afe:	9106      	str	r1, [sp, #24]
 8010b00:	4620      	mov	r0, r4
 8010b02:	47c8      	blx	r9
 8010b04:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8010b08:	e7a1      	b.n	8010a4e <read_submessage_list+0x12>
 8010b0a:	a910      	add	r1, sp, #64	@ 0x40
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f002 fd77 	bl	8013600 <uxr_deserialize_HEARTBEAT_Payload>
 8010b12:	2100      	movs	r1, #0
 8010b14:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010b18:	f001 fb56 	bl	80121c8 <uxr_stream_id_from_raw>
 8010b1c:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8010b20:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010b22:	4639      	mov	r1, r7
 8010b24:	f104 0008 	add.w	r0, r4, #8
 8010b28:	f001 fc3c 	bl	80123a4 <uxr_get_input_reliable_stream>
 8010b2c:	2800      	cmp	r0, #0
 8010b2e:	d08e      	beq.n	8010a4e <read_submessage_list+0x12>
 8010b30:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8010b34:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010b38:	f007 f9b2 	bl	8017ea0 <uxr_process_heartbeat>
 8010b3c:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010b40:	463a      	mov	r2, r7
 8010b42:	4620      	mov	r0, r4
 8010b44:	f7ff fdf4 	bl	8010730 <write_submessage_acknack.isra.0>
 8010b48:	e781      	b.n	8010a4e <read_submessage_list+0x12>
 8010b4a:	a910      	add	r1, sp, #64	@ 0x40
 8010b4c:	4628      	mov	r0, r5
 8010b4e:	f002 fd2f 	bl	80135b0 <uxr_deserialize_ACKNACK_Payload>
 8010b52:	2100      	movs	r1, #0
 8010b54:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010b58:	f001 fb36 	bl	80121c8 <uxr_stream_id_from_raw>
 8010b5c:	900d      	str	r0, [sp, #52]	@ 0x34
 8010b5e:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8010b62:	f104 0008 	add.w	r0, r4, #8
 8010b66:	f001 fc09 	bl	801237c <uxr_get_output_reliable_stream>
 8010b6a:	4607      	mov	r7, r0
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	f43f af6e 	beq.w	8010a4e <read_submessage_list+0x12>
 8010b72:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8010b76:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8010b7a:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8010b7e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8010b82:	b289      	uxth	r1, r1
 8010b84:	f007 fce6 	bl	8018554 <uxr_process_acknack>
 8010b88:	4638      	mov	r0, r7
 8010b8a:	f007 fca3 	bl	80184d4 <uxr_begin_output_nack_buffer_it>
 8010b8e:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8010b92:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8010b96:	e006      	b.n	8010ba6 <read_submessage_list+0x16a>
 8010b98:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010b9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010b9c:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8010ba0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010ba2:	6818      	ldr	r0, [r3, #0]
 8010ba4:	47c8      	blx	r9
 8010ba6:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8010baa:	aa0f      	add	r2, sp, #60	@ 0x3c
 8010bac:	4651      	mov	r1, sl
 8010bae:	4638      	mov	r0, r7
 8010bb0:	f007 fc92 	bl	80184d8 <uxr_next_reliable_nack_buffer_to_send>
 8010bb4:	2800      	cmp	r0, #0
 8010bb6:	d1ef      	bne.n	8010b98 <read_submessage_list+0x15c>
 8010bb8:	e749      	b.n	8010a4e <read_submessage_list+0x12>
 8010bba:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8010bbe:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 8010bc2:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8010bc6:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8010bca:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8010bce:	4651      	mov	r1, sl
 8010bd0:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8010bd4:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8010bd8:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8010bdc:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8010be0:	4628      	mov	r0, r5
 8010be2:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8010be6:	f002 fa43 	bl	8013070 <uxr_deserialize_BaseObjectRequest>
 8010bea:	4650      	mov	r0, sl
 8010bec:	a90f      	add	r1, sp, #60	@ 0x3c
 8010bee:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8010bf2:	f000 fe1b 	bl	801182c <uxr_parse_base_object_request>
 8010bf6:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8010bfa:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010bfc:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8010c00:	9110      	str	r1, [sp, #64]	@ 0x40
 8010c02:	3f04      	subs	r7, #4
 8010c04:	f009 090e 	and.w	r9, r9, #14
 8010c08:	b2bf      	uxth	r7, r7
 8010c0a:	f1bb 0f00 	cmp.w	fp, #0
 8010c0e:	d006      	beq.n	8010c1e <read_submessage_list+0x1e2>
 8010c10:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8010c14:	9300      	str	r3, [sp, #0]
 8010c16:	4652      	mov	r2, sl
 8010c18:	2300      	movs	r3, #0
 8010c1a:	4620      	mov	r0, r4
 8010c1c:	47d8      	blx	fp
 8010c1e:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8010c20:	b16a      	cbz	r2, 8010c3e <read_submessage_list+0x202>
 8010c22:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8010c24:	2100      	movs	r1, #0
 8010c26:	3802      	subs	r0, #2
 8010c28:	e002      	b.n	8010c30 <read_submessage_list+0x1f4>
 8010c2a:	3101      	adds	r1, #1
 8010c2c:	4291      	cmp	r1, r2
 8010c2e:	d006      	beq.n	8010c3e <read_submessage_list+0x202>
 8010c30:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8010c34:	4553      	cmp	r3, sl
 8010c36:	d1f8      	bne.n	8010c2a <read_submessage_list+0x1ee>
 8010c38:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	545a      	strb	r2, [r3, r1]
 8010c3e:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8010c42:	9102      	str	r1, [sp, #8]
 8010c44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010c46:	9101      	str	r1, [sp, #4]
 8010c48:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010c4a:	9100      	str	r1, [sp, #0]
 8010c4c:	464b      	mov	r3, r9
 8010c4e:	463a      	mov	r2, r7
 8010c50:	4629      	mov	r1, r5
 8010c52:	4620      	mov	r0, r4
 8010c54:	f7ff fc4a 	bl	80104ec <read_submessage_format>
 8010c58:	e6f9      	b.n	8010a4e <read_submessage_list+0x12>
 8010c5a:	4629      	mov	r1, r5
 8010c5c:	4620      	mov	r0, r4
 8010c5e:	f7ff fea5 	bl	80109ac <read_submessage_info>
 8010c62:	e6f4      	b.n	8010a4e <read_submessage_list+0x12>
 8010c64:	2a00      	cmp	r2, #0
 8010c66:	d03e      	beq.n	8010ce6 <read_submessage_list+0x2aa>
 8010c68:	a910      	add	r1, sp, #64	@ 0x40
 8010c6a:	4628      	mov	r0, r5
 8010c6c:	f002 fbfc 	bl	8013468 <uxr_deserialize_STATUS_Payload>
 8010c70:	a90e      	add	r1, sp, #56	@ 0x38
 8010c72:	aa0d      	add	r2, sp, #52	@ 0x34
 8010c74:	a810      	add	r0, sp, #64	@ 0x40
 8010c76:	f000 fdd9 	bl	801182c <uxr_parse_base_object_request>
 8010c7a:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8010c7e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010c80:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8010c84:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8010c88:	910f      	str	r1, [sp, #60]	@ 0x3c
 8010c8a:	f1ba 0f00 	cmp.w	sl, #0
 8010c8e:	d006      	beq.n	8010c9e <read_submessage_list+0x262>
 8010c90:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8010c94:	9300      	str	r3, [sp, #0]
 8010c96:	463a      	mov	r2, r7
 8010c98:	464b      	mov	r3, r9
 8010c9a:	4620      	mov	r0, r4
 8010c9c:	47d0      	blx	sl
 8010c9e:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8010ca0:	2a00      	cmp	r2, #0
 8010ca2:	f43f aed4 	beq.w	8010a4e <read_submessage_list+0x12>
 8010ca6:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8010ca8:	2100      	movs	r1, #0
 8010caa:	3802      	subs	r0, #2
 8010cac:	e003      	b.n	8010cb6 <read_submessage_list+0x27a>
 8010cae:	3101      	adds	r1, #1
 8010cb0:	4291      	cmp	r1, r2
 8010cb2:	f43f aecc 	beq.w	8010a4e <read_submessage_list+0x12>
 8010cb6:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8010cba:	42bb      	cmp	r3, r7
 8010cbc:	d1f7      	bne.n	8010cae <read_submessage_list+0x272>
 8010cbe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010cc0:	f803 9001 	strb.w	r9, [r3, r1]
 8010cc4:	e6c3      	b.n	8010a4e <read_submessage_list+0x12>
 8010cc6:	2a00      	cmp	r2, #0
 8010cc8:	f47f aec1 	bne.w	8010a4e <read_submessage_list+0x12>
 8010ccc:	4629      	mov	r1, r5
 8010cce:	4620      	mov	r0, r4
 8010cd0:	f000 fcf2 	bl	80116b8 <uxr_read_create_session_status>
 8010cd4:	e6bb      	b.n	8010a4e <read_submessage_list+0x12>
 8010cd6:	4629      	mov	r1, r5
 8010cd8:	4620      	mov	r0, r4
 8010cda:	f7ff fcf3 	bl	80106c4 <read_submessage_get_info>
 8010cde:	e6b6      	b.n	8010a4e <read_submessage_list+0x12>
 8010ce0:	b017      	add	sp, #92	@ 0x5c
 8010ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	4620      	mov	r0, r4
 8010cea:	f000 fcf1 	bl	80116d0 <uxr_read_delete_session_status>
 8010cee:	e6ae      	b.n	8010a4e <read_submessage_list+0x12>
 8010cf0:	f001 fbd8 	bl	80124a4 <uxr_nanos>
 8010cf4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010cf6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010cf8:	464f      	mov	r7, r9
 8010cfa:	fbc3 2706 	smlal	r2, r7, r3, r6
 8010cfe:	1812      	adds	r2, r2, r0
 8010d00:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010d02:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010d04:	eb47 0101 	adc.w	r1, r7, r1
 8010d08:	464f      	mov	r7, r9
 8010d0a:	fbc3 0706 	smlal	r0, r7, r3, r6
 8010d0e:	463b      	mov	r3, r7
 8010d10:	4684      	mov	ip, r0
 8010d12:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 8010d16:	fbc7 0906 	smlal	r0, r9, r7, r6
 8010d1a:	eb1c 0c00 	adds.w	ip, ip, r0
 8010d1e:	464f      	mov	r7, r9
 8010d20:	eb43 0307 	adc.w	r3, r3, r7
 8010d24:	ebb2 0c0c 	subs.w	ip, r2, ip
 8010d28:	eb61 0303 	sbc.w	r3, r1, r3
 8010d2c:	0fda      	lsrs	r2, r3, #31
 8010d2e:	eb12 020c 	adds.w	r2, r2, ip
 8010d32:	f143 0300 	adc.w	r3, r3, #0
 8010d36:	0852      	lsrs	r2, r2, #1
 8010d38:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8010d3c:	105b      	asrs	r3, r3, #1
 8010d3e:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8010d42:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8010d46:	e6dd      	b.n	8010b04 <read_submessage_list+0xc8>
 8010d48:	3b9aca00 	.word	0x3b9aca00

08010d4c <listen_message_reliably>:
 8010d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d50:	1e0b      	subs	r3, r1, #0
 8010d52:	b09d      	sub	sp, #116	@ 0x74
 8010d54:	bfb8      	it	lt
 8010d56:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8010d5a:	4680      	mov	r8, r0
 8010d5c:	9305      	str	r3, [sp, #20]
 8010d5e:	f001 fb87 	bl	8012470 <uxr_millis>
 8010d62:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8010d66:	4681      	mov	r9, r0
 8010d68:	2a00      	cmp	r2, #0
 8010d6a:	f000 80a1 	beq.w	8010eb0 <listen_message_reliably+0x164>
 8010d6e:	2600      	movs	r6, #0
 8010d70:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010d74:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8010d78:	9303      	str	r3, [sp, #12]
 8010d7a:	4630      	mov	r0, r6
 8010d7c:	460f      	mov	r7, r1
 8010d7e:	e00f      	b.n	8010da0 <listen_message_reliably+0x54>
 8010d80:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8010d84:	9903      	ldr	r1, [sp, #12]
 8010d86:	455a      	cmp	r2, fp
 8010d88:	f106 0601 	add.w	r6, r6, #1
 8010d8c:	eb73 0101 	sbcs.w	r1, r3, r1
 8010d90:	b2f0      	uxtb	r0, r6
 8010d92:	da01      	bge.n	8010d98 <listen_message_reliably+0x4c>
 8010d94:	4693      	mov	fp, r2
 8010d96:	9303      	str	r3, [sp, #12]
 8010d98:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010d9c:	4283      	cmp	r3, r0
 8010d9e:	d960      	bls.n	8010e62 <listen_message_reliably+0x116>
 8010da0:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8010da4:	2102      	movs	r1, #2
 8010da6:	2201      	movs	r2, #1
 8010da8:	f001 f9e4 	bl	8012174 <uxr_stream_id>
 8010dac:	00e4      	lsls	r4, r4, #3
 8010dae:	f104 0520 	add.w	r5, r4, #32
 8010db2:	4445      	add	r5, r8
 8010db4:	4601      	mov	r1, r0
 8010db6:	463b      	mov	r3, r7
 8010db8:	464a      	mov	r2, r9
 8010dba:	4628      	mov	r0, r5
 8010dbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8010dbe:	f007 fb5f 	bl	8018480 <uxr_update_output_stream_heartbeat_timestamp>
 8010dc2:	eb08 0304 	add.w	r3, r8, r4
 8010dc6:	2800      	cmp	r0, #0
 8010dc8:	d0da      	beq.n	8010d80 <listen_message_reliably+0x34>
 8010dca:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8010dce:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8010dd2:	9304      	str	r3, [sp, #16]
 8010dd4:	4640      	mov	r0, r8
 8010dd6:	f000 fd03 	bl	80117e0 <uxr_session_header_offset>
 8010dda:	3501      	adds	r5, #1
 8010ddc:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8010de0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8010de4:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8010de8:	2300      	movs	r3, #0
 8010dea:	2211      	movs	r2, #17
 8010dec:	9000      	str	r0, [sp, #0]
 8010dee:	a90c      	add	r1, sp, #48	@ 0x30
 8010df0:	4650      	mov	r0, sl
 8010df2:	f7fe fffd 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8010df6:	2300      	movs	r3, #0
 8010df8:	2205      	movs	r2, #5
 8010dfa:	210b      	movs	r1, #11
 8010dfc:	4650      	mov	r0, sl
 8010dfe:	f001 faf1 	bl	80123e4 <uxr_buffer_submessage_header>
 8010e02:	8968      	ldrh	r0, [r5, #10]
 8010e04:	2101      	movs	r1, #1
 8010e06:	f007 fbfd 	bl	8018604 <uxr_seq_num_add>
 8010e0a:	892b      	ldrh	r3, [r5, #8]
 8010e0c:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8010e10:	4602      	mov	r2, r0
 8010e12:	9b04      	ldr	r3, [sp, #16]
 8010e14:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8010e18:	a90a      	add	r1, sp, #40	@ 0x28
 8010e1a:	4650      	mov	r0, sl
 8010e1c:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8010e20:	f002 fbda 	bl	80135d8 <uxr_serialize_HEARTBEAT_Payload>
 8010e24:	2200      	movs	r2, #0
 8010e26:	4611      	mov	r1, r2
 8010e28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010e2a:	4640      	mov	r0, r8
 8010e2c:	f000 fc82 	bl	8011734 <uxr_stamp_session_header>
 8010e30:	4650      	mov	r0, sl
 8010e32:	f7ff f81b 	bl	800fe6c <ucdr_buffer_length>
 8010e36:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8010e3a:	4602      	mov	r2, r0
 8010e3c:	a90c      	add	r1, sp, #48	@ 0x30
 8010e3e:	e9d3 0500 	ldrd	r0, r5, [r3]
 8010e42:	4444      	add	r4, r8
 8010e44:	47a8      	blx	r5
 8010e46:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8010e4a:	9903      	ldr	r1, [sp, #12]
 8010e4c:	455a      	cmp	r2, fp
 8010e4e:	f106 0601 	add.w	r6, r6, #1
 8010e52:	eb73 0101 	sbcs.w	r1, r3, r1
 8010e56:	b2f0      	uxtb	r0, r6
 8010e58:	db9c      	blt.n	8010d94 <listen_message_reliably+0x48>
 8010e5a:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010e5e:	4283      	cmp	r3, r0
 8010e60:	d89e      	bhi.n	8010da0 <listen_message_reliably+0x54>
 8010e62:	9a03      	ldr	r2, [sp, #12]
 8010e64:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010e68:	429a      	cmp	r2, r3
 8010e6a:	bf08      	it	eq
 8010e6c:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8010e70:	d01e      	beq.n	8010eb0 <listen_message_reliably+0x164>
 8010e72:	ebab 0309 	sub.w	r3, fp, r9
 8010e76:	9905      	ldr	r1, [sp, #20]
 8010e78:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	bf08      	it	eq
 8010e80:	2301      	moveq	r3, #1
 8010e82:	4299      	cmp	r1, r3
 8010e84:	bfa8      	it	ge
 8010e86:	4619      	movge	r1, r3
 8010e88:	6894      	ldr	r4, [r2, #8]
 8010e8a:	6810      	ldr	r0, [r2, #0]
 8010e8c:	4689      	mov	r9, r1
 8010e8e:	460b      	mov	r3, r1
 8010e90:	aa08      	add	r2, sp, #32
 8010e92:	a907      	add	r1, sp, #28
 8010e94:	47a0      	blx	r4
 8010e96:	b968      	cbnz	r0, 8010eb4 <listen_message_reliably+0x168>
 8010e98:	9b05      	ldr	r3, [sp, #20]
 8010e9a:	eba3 0309 	sub.w	r3, r3, r9
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	9305      	str	r3, [sp, #20]
 8010ea2:	f73f af5c 	bgt.w	8010d5e <listen_message_reliably+0x12>
 8010ea6:	4604      	mov	r4, r0
 8010ea8:	4620      	mov	r0, r4
 8010eaa:	b01d      	add	sp, #116	@ 0x74
 8010eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010eb0:	9b05      	ldr	r3, [sp, #20]
 8010eb2:	e7e0      	b.n	8010e76 <listen_message_reliably+0x12a>
 8010eb4:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8010eb8:	4604      	mov	r4, r0
 8010eba:	a80c      	add	r0, sp, #48	@ 0x30
 8010ebc:	f7fe ffaa 	bl	800fe14 <ucdr_init_buffer>
 8010ec0:	2500      	movs	r5, #0
 8010ec2:	f10d 031a 	add.w	r3, sp, #26
 8010ec6:	aa06      	add	r2, sp, #24
 8010ec8:	a90c      	add	r1, sp, #48	@ 0x30
 8010eca:	4640      	mov	r0, r8
 8010ecc:	f88d 5018 	strb.w	r5, [sp, #24]
 8010ed0:	f000 fc44 	bl	801175c <uxr_read_session_header>
 8010ed4:	b918      	cbnz	r0, 8010ede <listen_message_reliably+0x192>
 8010ed6:	4620      	mov	r0, r4
 8010ed8:	b01d      	add	sp, #116	@ 0x74
 8010eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ede:	4629      	mov	r1, r5
 8010ee0:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8010ee4:	f001 f970 	bl	80121c8 <uxr_stream_id_from_raw>
 8010ee8:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8010eec:	2d01      	cmp	r5, #1
 8010eee:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8010ef2:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8010ef6:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8010efa:	d04b      	beq.n	8010f94 <listen_message_reliably+0x248>
 8010efc:	2d02      	cmp	r5, #2
 8010efe:	d00f      	beq.n	8010f20 <listen_message_reliably+0x1d4>
 8010f00:	2d00      	cmp	r5, #0
 8010f02:	d1e8      	bne.n	8010ed6 <listen_message_reliably+0x18a>
 8010f04:	4629      	mov	r1, r5
 8010f06:	4628      	mov	r0, r5
 8010f08:	f001 f95e 	bl	80121c8 <uxr_stream_id_from_raw>
 8010f0c:	a90c      	add	r1, sp, #48	@ 0x30
 8010f0e:	4602      	mov	r2, r0
 8010f10:	4640      	mov	r0, r8
 8010f12:	920a      	str	r2, [sp, #40]	@ 0x28
 8010f14:	f7ff fd92 	bl	8010a3c <read_submessage_list>
 8010f18:	4620      	mov	r0, r4
 8010f1a:	b01d      	add	sp, #116	@ 0x74
 8010f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f20:	4631      	mov	r1, r6
 8010f22:	f108 0008 	add.w	r0, r8, #8
 8010f26:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8010f2a:	f001 fa3b 	bl	80123a4 <uxr_get_input_reliable_stream>
 8010f2e:	4607      	mov	r7, r0
 8010f30:	b338      	cbz	r0, 8010f82 <listen_message_reliably+0x236>
 8010f32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f34:	9203      	str	r2, [sp, #12]
 8010f36:	a80c      	add	r0, sp, #48	@ 0x30
 8010f38:	f7fe ff9c 	bl	800fe74 <ucdr_buffer_remaining>
 8010f3c:	4603      	mov	r3, r0
 8010f3e:	f10d 0019 	add.w	r0, sp, #25
 8010f42:	9000      	str	r0, [sp, #0]
 8010f44:	9a03      	ldr	r2, [sp, #12]
 8010f46:	4651      	mov	r1, sl
 8010f48:	4638      	mov	r0, r7
 8010f4a:	f006 feaf 	bl	8017cac <uxr_receive_reliable_message>
 8010f4e:	b1c0      	cbz	r0, 8010f82 <listen_message_reliably+0x236>
 8010f50:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010f54:	b393      	cbz	r3, 8010fbc <listen_message_reliably+0x270>
 8010f56:	ad14      	add	r5, sp, #80	@ 0x50
 8010f58:	f04f 0a02 	mov.w	sl, #2
 8010f5c:	e00a      	b.n	8010f74 <listen_message_reliably+0x228>
 8010f5e:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8010f62:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8010f66:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8010f6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010f6c:	4629      	mov	r1, r5
 8010f6e:	4640      	mov	r0, r8
 8010f70:	f7ff fd64 	bl	8010a3c <read_submessage_list>
 8010f74:	2204      	movs	r2, #4
 8010f76:	4629      	mov	r1, r5
 8010f78:	4638      	mov	r0, r7
 8010f7a:	f006 ff17 	bl	8017dac <uxr_next_input_reliable_buffer_available>
 8010f7e:	2800      	cmp	r0, #0
 8010f80:	d1ed      	bne.n	8010f5e <listen_message_reliably+0x212>
 8010f82:	4640      	mov	r0, r8
 8010f84:	4632      	mov	r2, r6
 8010f86:	4649      	mov	r1, r9
 8010f88:	f7ff fbd2 	bl	8010730 <write_submessage_acknack.isra.0>
 8010f8c:	4620      	mov	r0, r4
 8010f8e:	b01d      	add	sp, #116	@ 0x74
 8010f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f94:	4631      	mov	r1, r6
 8010f96:	f108 0008 	add.w	r0, r8, #8
 8010f9a:	f001 f9f9 	bl	8012390 <uxr_get_input_best_effort_stream>
 8010f9e:	2800      	cmp	r0, #0
 8010fa0:	d099      	beq.n	8010ed6 <listen_message_reliably+0x18a>
 8010fa2:	4651      	mov	r1, sl
 8010fa4:	f006 fdee 	bl	8017b84 <uxr_receive_best_effort_message>
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	d094      	beq.n	8010ed6 <listen_message_reliably+0x18a>
 8010fac:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010fb0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010fb2:	a90c      	add	r1, sp, #48	@ 0x30
 8010fb4:	4640      	mov	r0, r8
 8010fb6:	f7ff fd41 	bl	8010a3c <read_submessage_list>
 8010fba:	e78c      	b.n	8010ed6 <listen_message_reliably+0x18a>
 8010fbc:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010fc0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010fc2:	a90c      	add	r1, sp, #48	@ 0x30
 8010fc4:	4640      	mov	r0, r8
 8010fc6:	f7ff fd39 	bl	8010a3c <read_submessage_list>
 8010fca:	e7c4      	b.n	8010f56 <listen_message_reliably+0x20a>

08010fcc <uxr_run_session_timeout>:
 8010fcc:	b570      	push	{r4, r5, r6, lr}
 8010fce:	4604      	mov	r4, r0
 8010fd0:	460d      	mov	r5, r1
 8010fd2:	f001 fa4d 	bl	8012470 <uxr_millis>
 8010fd6:	4606      	mov	r6, r0
 8010fd8:	4620      	mov	r0, r4
 8010fda:	f7ff fc71 	bl	80108c0 <uxr_flash_output_streams>
 8010fde:	4629      	mov	r1, r5
 8010fe0:	4620      	mov	r0, r4
 8010fe2:	f7ff feb3 	bl	8010d4c <listen_message_reliably>
 8010fe6:	f001 fa43 	bl	8012470 <uxr_millis>
 8010fea:	1b83      	subs	r3, r0, r6
 8010fec:	1ae9      	subs	r1, r5, r3
 8010fee:	2900      	cmp	r1, #0
 8010ff0:	dcf6      	bgt.n	8010fe0 <uxr_run_session_timeout+0x14>
 8010ff2:	f104 0008 	add.w	r0, r4, #8
 8010ff6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ffa:	f001 b9dd 	b.w	80123b8 <uxr_output_streams_confirmed>
 8010ffe:	bf00      	nop

08011000 <uxr_run_session_until_data>:
 8011000:	b570      	push	{r4, r5, r6, lr}
 8011002:	4604      	mov	r4, r0
 8011004:	460d      	mov	r5, r1
 8011006:	f001 fa33 	bl	8012470 <uxr_millis>
 801100a:	4606      	mov	r6, r0
 801100c:	4620      	mov	r0, r4
 801100e:	f7ff fc57 	bl	80108c0 <uxr_flash_output_streams>
 8011012:	2300      	movs	r3, #0
 8011014:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011018:	4629      	mov	r1, r5
 801101a:	e005      	b.n	8011028 <uxr_run_session_until_data+0x28>
 801101c:	f001 fa28 	bl	8012470 <uxr_millis>
 8011020:	1b83      	subs	r3, r0, r6
 8011022:	1ae9      	subs	r1, r5, r3
 8011024:	2900      	cmp	r1, #0
 8011026:	dd07      	ble.n	8011038 <uxr_run_session_until_data+0x38>
 8011028:	4620      	mov	r0, r4
 801102a:	f7ff fe8f 	bl	8010d4c <listen_message_reliably>
 801102e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011032:	2800      	cmp	r0, #0
 8011034:	d0f2      	beq.n	801101c <uxr_run_session_until_data+0x1c>
 8011036:	bd70      	pop	{r4, r5, r6, pc}
 8011038:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 801103c:	bd70      	pop	{r4, r5, r6, pc}
 801103e:	bf00      	nop

08011040 <uxr_run_session_until_confirm_delivery>:
 8011040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011044:	4606      	mov	r6, r0
 8011046:	460d      	mov	r5, r1
 8011048:	f001 fa12 	bl	8012470 <uxr_millis>
 801104c:	4607      	mov	r7, r0
 801104e:	4630      	mov	r0, r6
 8011050:	f7ff fc36 	bl	80108c0 <uxr_flash_output_streams>
 8011054:	2d00      	cmp	r5, #0
 8011056:	f106 0808 	add.w	r8, r6, #8
 801105a:	bfa8      	it	ge
 801105c:	462c      	movge	r4, r5
 801105e:	da07      	bge.n	8011070 <uxr_run_session_until_confirm_delivery+0x30>
 8011060:	e00e      	b.n	8011080 <uxr_run_session_until_confirm_delivery+0x40>
 8011062:	f7ff fe73 	bl	8010d4c <listen_message_reliably>
 8011066:	f001 fa03 	bl	8012470 <uxr_millis>
 801106a:	1bc3      	subs	r3, r0, r7
 801106c:	1aec      	subs	r4, r5, r3
 801106e:	d407      	bmi.n	8011080 <uxr_run_session_until_confirm_delivery+0x40>
 8011070:	4640      	mov	r0, r8
 8011072:	f001 f9a1 	bl	80123b8 <uxr_output_streams_confirmed>
 8011076:	4603      	mov	r3, r0
 8011078:	4621      	mov	r1, r4
 801107a:	4630      	mov	r0, r6
 801107c:	2b00      	cmp	r3, #0
 801107e:	d0f0      	beq.n	8011062 <uxr_run_session_until_confirm_delivery+0x22>
 8011080:	4640      	mov	r0, r8
 8011082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011086:	f001 b997 	b.w	80123b8 <uxr_output_streams_confirmed>
 801108a:	bf00      	nop

0801108c <uxr_run_session_until_all_status>:
 801108c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011090:	9c08      	ldr	r4, [sp, #32]
 8011092:	4606      	mov	r6, r0
 8011094:	460f      	mov	r7, r1
 8011096:	4691      	mov	r9, r2
 8011098:	461d      	mov	r5, r3
 801109a:	f7ff fc11 	bl	80108c0 <uxr_flash_output_streams>
 801109e:	b124      	cbz	r4, 80110aa <uxr_run_session_until_all_status+0x1e>
 80110a0:	4622      	mov	r2, r4
 80110a2:	21ff      	movs	r1, #255	@ 0xff
 80110a4:	4628      	mov	r0, r5
 80110a6:	f008 fbcb 	bl	8019840 <memset>
 80110aa:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 80110ae:	67f4      	str	r4, [r6, #124]	@ 0x7c
 80110b0:	f001 f9de 	bl	8012470 <uxr_millis>
 80110b4:	3d01      	subs	r5, #1
 80110b6:	f1a9 0902 	sub.w	r9, r9, #2
 80110ba:	4680      	mov	r8, r0
 80110bc:	4639      	mov	r1, r7
 80110be:	4630      	mov	r0, r6
 80110c0:	f7ff fe44 	bl	8010d4c <listen_message_reliably>
 80110c4:	f001 f9d4 	bl	8012470 <uxr_millis>
 80110c8:	eba0 0008 	sub.w	r0, r0, r8
 80110cc:	1a39      	subs	r1, r7, r0
 80110ce:	b344      	cbz	r4, 8011122 <uxr_run_session_until_all_status+0x96>
 80110d0:	4628      	mov	r0, r5
 80110d2:	46ac      	mov	ip, r5
 80110d4:	2301      	movs	r3, #1
 80110d6:	e002      	b.n	80110de <uxr_run_session_until_all_status+0x52>
 80110d8:	42a3      	cmp	r3, r4
 80110da:	d20d      	bcs.n	80110f8 <uxr_run_session_until_all_status+0x6c>
 80110dc:	3301      	adds	r3, #1
 80110de:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 80110e2:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80110e6:	d1f7      	bne.n	80110d8 <uxr_run_session_until_all_status+0x4c>
 80110e8:	42a3      	cmp	r3, r4
 80110ea:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 80110ee:	d213      	bcs.n	8011118 <uxr_run_session_until_all_status+0x8c>
 80110f0:	2a00      	cmp	r2, #0
 80110f2:	d0f3      	beq.n	80110dc <uxr_run_session_until_all_status+0x50>
 80110f4:	2900      	cmp	r1, #0
 80110f6:	dce2      	bgt.n	80110be <uxr_run_session_until_all_status+0x32>
 80110f8:	2300      	movs	r3, #0
 80110fa:	67f3      	str	r3, [r6, #124]	@ 0x7c
 80110fc:	442c      	add	r4, r5
 80110fe:	e001      	b.n	8011104 <uxr_run_session_until_all_status+0x78>
 8011100:	2b01      	cmp	r3, #1
 8011102:	d812      	bhi.n	801112a <uxr_run_session_until_all_status+0x9e>
 8011104:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011108:	4284      	cmp	r4, r0
 801110a:	d1f9      	bne.n	8011100 <uxr_run_session_until_all_status+0x74>
 801110c:	2b01      	cmp	r3, #1
 801110e:	bf8c      	ite	hi
 8011110:	2000      	movhi	r0, #0
 8011112:	2001      	movls	r0, #1
 8011114:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011118:	2900      	cmp	r1, #0
 801111a:	dded      	ble.n	80110f8 <uxr_run_session_until_all_status+0x6c>
 801111c:	2a00      	cmp	r2, #0
 801111e:	d1ce      	bne.n	80110be <uxr_run_session_until_all_status+0x32>
 8011120:	e7ea      	b.n	80110f8 <uxr_run_session_until_all_status+0x6c>
 8011122:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011124:	2001      	movs	r0, #1
 8011126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801112a:	2000      	movs	r0, #0
 801112c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011130 <uxr_sync_session>:
 8011130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011132:	b093      	sub	sp, #76	@ 0x4c
 8011134:	4604      	mov	r4, r0
 8011136:	460d      	mov	r5, r1
 8011138:	f000 fb52 	bl	80117e0 <uxr_session_header_offset>
 801113c:	2214      	movs	r2, #20
 801113e:	eb0d 0102 	add.w	r1, sp, r2
 8011142:	9000      	str	r0, [sp, #0]
 8011144:	2300      	movs	r3, #0
 8011146:	a80a      	add	r0, sp, #40	@ 0x28
 8011148:	f7fe fe52 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 801114c:	2300      	movs	r3, #0
 801114e:	2208      	movs	r2, #8
 8011150:	210e      	movs	r1, #14
 8011152:	a80a      	add	r0, sp, #40	@ 0x28
 8011154:	f001 f946 	bl	80123e4 <uxr_buffer_submessage_header>
 8011158:	f001 f9a4 	bl	80124a4 <uxr_nanos>
 801115c:	a31c      	add	r3, pc, #112	@ (adr r3, 80111d0 <uxr_sync_session+0xa0>)
 801115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011162:	460e      	mov	r6, r1
 8011164:	4607      	mov	r7, r0
 8011166:	f7ef fa7f 	bl	8000668 <__aeabi_ldivmod>
 801116a:	4631      	mov	r1, r6
 801116c:	9003      	str	r0, [sp, #12]
 801116e:	a318      	add	r3, pc, #96	@ (adr r3, 80111d0 <uxr_sync_session+0xa0>)
 8011170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011174:	4638      	mov	r0, r7
 8011176:	f7ef fa77 	bl	8000668 <__aeabi_ldivmod>
 801117a:	a903      	add	r1, sp, #12
 801117c:	a80a      	add	r0, sp, #40	@ 0x28
 801117e:	9204      	str	r2, [sp, #16]
 8011180:	f002 fa50 	bl	8013624 <uxr_serialize_TIMESTAMP_Payload>
 8011184:	2200      	movs	r2, #0
 8011186:	4611      	mov	r1, r2
 8011188:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801118a:	4620      	mov	r0, r4
 801118c:	f000 fad2 	bl	8011734 <uxr_stamp_session_header>
 8011190:	a80a      	add	r0, sp, #40	@ 0x28
 8011192:	f7fe fe6b 	bl	800fe6c <ucdr_buffer_length>
 8011196:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011198:	4602      	mov	r2, r0
 801119a:	a905      	add	r1, sp, #20
 801119c:	e9d3 0600 	ldrd	r0, r6, [r3]
 80111a0:	47b0      	blx	r6
 80111a2:	f001 f965 	bl	8012470 <uxr_millis>
 80111a6:	2300      	movs	r3, #0
 80111a8:	4606      	mov	r6, r0
 80111aa:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80111ae:	4629      	mov	r1, r5
 80111b0:	e000      	b.n	80111b4 <uxr_sync_session+0x84>
 80111b2:	b950      	cbnz	r0, 80111ca <uxr_sync_session+0x9a>
 80111b4:	4620      	mov	r0, r4
 80111b6:	f7ff fdc9 	bl	8010d4c <listen_message_reliably>
 80111ba:	f001 f959 	bl	8012470 <uxr_millis>
 80111be:	1b83      	subs	r3, r0, r6
 80111c0:	1ae9      	subs	r1, r5, r3
 80111c2:	2900      	cmp	r1, #0
 80111c4:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 80111c8:	dcf3      	bgt.n	80111b2 <uxr_sync_session+0x82>
 80111ca:	b013      	add	sp, #76	@ 0x4c
 80111cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111ce:	bf00      	nop
 80111d0:	3b9aca00 	.word	0x3b9aca00
 80111d4:	00000000 	.word	0x00000000

080111d8 <wait_session_status>:
 80111d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111dc:	4604      	mov	r4, r0
 80111de:	b09d      	sub	sp, #116	@ 0x74
 80111e0:	20ff      	movs	r0, #255	@ 0xff
 80111e2:	7160      	strb	r0, [r4, #5]
 80111e4:	9303      	str	r3, [sp, #12]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	f000 80b6 	beq.w	8011358 <wait_session_status+0x180>
 80111ec:	468a      	mov	sl, r1
 80111ee:	4691      	mov	r9, r2
 80111f0:	f04f 0b00 	mov.w	fp, #0
 80111f4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80111f6:	464a      	mov	r2, r9
 80111f8:	e9d3 0500 	ldrd	r0, r5, [r3]
 80111fc:	4651      	mov	r1, sl
 80111fe:	47a8      	blx	r5
 8011200:	f001 f936 	bl	8012470 <uxr_millis>
 8011204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011208:	4605      	mov	r5, r0
 801120a:	e009      	b.n	8011220 <wait_session_status+0x48>
 801120c:	f001 f930 	bl	8012470 <uxr_millis>
 8011210:	1b40      	subs	r0, r0, r5
 8011212:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8011216:	2b00      	cmp	r3, #0
 8011218:	dd40      	ble.n	801129c <wait_session_status+0xc4>
 801121a:	7960      	ldrb	r0, [r4, #5]
 801121c:	28ff      	cmp	r0, #255	@ 0xff
 801121e:	d145      	bne.n	80112ac <wait_session_status+0xd4>
 8011220:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011222:	a908      	add	r1, sp, #32
 8011224:	6896      	ldr	r6, [r2, #8]
 8011226:	6810      	ldr	r0, [r2, #0]
 8011228:	aa09      	add	r2, sp, #36	@ 0x24
 801122a:	47b0      	blx	r6
 801122c:	2800      	cmp	r0, #0
 801122e:	d0ed      	beq.n	801120c <wait_session_status+0x34>
 8011230:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011234:	a80c      	add	r0, sp, #48	@ 0x30
 8011236:	f7fe fded 	bl	800fe14 <ucdr_init_buffer>
 801123a:	2600      	movs	r6, #0
 801123c:	f10d 031e 	add.w	r3, sp, #30
 8011240:	aa07      	add	r2, sp, #28
 8011242:	a90c      	add	r1, sp, #48	@ 0x30
 8011244:	4620      	mov	r0, r4
 8011246:	f88d 601c 	strb.w	r6, [sp, #28]
 801124a:	f000 fa87 	bl	801175c <uxr_read_session_header>
 801124e:	2800      	cmp	r0, #0
 8011250:	d0dc      	beq.n	801120c <wait_session_status+0x34>
 8011252:	4631      	mov	r1, r6
 8011254:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8011258:	f000 ffb6 	bl	80121c8 <uxr_stream_id_from_raw>
 801125c:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011260:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011264:	9302      	str	r3, [sp, #8]
 8011266:	2f01      	cmp	r7, #1
 8011268:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 801126c:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011270:	d05c      	beq.n	801132c <wait_session_status+0x154>
 8011272:	2f02      	cmp	r7, #2
 8011274:	d020      	beq.n	80112b8 <wait_session_status+0xe0>
 8011276:	2f00      	cmp	r7, #0
 8011278:	d1c8      	bne.n	801120c <wait_session_status+0x34>
 801127a:	4639      	mov	r1, r7
 801127c:	4638      	mov	r0, r7
 801127e:	f000 ffa3 	bl	80121c8 <uxr_stream_id_from_raw>
 8011282:	a90c      	add	r1, sp, #48	@ 0x30
 8011284:	4602      	mov	r2, r0
 8011286:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011288:	4620      	mov	r0, r4
 801128a:	f7ff fbd7 	bl	8010a3c <read_submessage_list>
 801128e:	f001 f8ef 	bl	8012470 <uxr_millis>
 8011292:	1b40      	subs	r0, r0, r5
 8011294:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8011298:	2b00      	cmp	r3, #0
 801129a:	dcbe      	bgt.n	801121a <wait_session_status+0x42>
 801129c:	9b03      	ldr	r3, [sp, #12]
 801129e:	7960      	ldrb	r0, [r4, #5]
 80112a0:	f10b 0b01 	add.w	fp, fp, #1
 80112a4:	455b      	cmp	r3, fp
 80112a6:	d001      	beq.n	80112ac <wait_session_status+0xd4>
 80112a8:	28ff      	cmp	r0, #255	@ 0xff
 80112aa:	d0a3      	beq.n	80111f4 <wait_session_status+0x1c>
 80112ac:	38ff      	subs	r0, #255	@ 0xff
 80112ae:	bf18      	it	ne
 80112b0:	2001      	movne	r0, #1
 80112b2:	b01d      	add	sp, #116	@ 0x74
 80112b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112b8:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 80112bc:	9304      	str	r3, [sp, #16]
 80112be:	4631      	mov	r1, r6
 80112c0:	f104 0008 	add.w	r0, r4, #8
 80112c4:	f001 f86e 	bl	80123a4 <uxr_get_input_reliable_stream>
 80112c8:	4680      	mov	r8, r0
 80112ca:	b348      	cbz	r0, 8011320 <wait_session_status+0x148>
 80112cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80112ce:	9205      	str	r2, [sp, #20]
 80112d0:	a80c      	add	r0, sp, #48	@ 0x30
 80112d2:	f7fe fdcf 	bl	800fe74 <ucdr_buffer_remaining>
 80112d6:	4603      	mov	r3, r0
 80112d8:	f10d 001d 	add.w	r0, sp, #29
 80112dc:	9000      	str	r0, [sp, #0]
 80112de:	9a05      	ldr	r2, [sp, #20]
 80112e0:	9902      	ldr	r1, [sp, #8]
 80112e2:	4640      	mov	r0, r8
 80112e4:	f006 fce2 	bl	8017cac <uxr_receive_reliable_message>
 80112e8:	b1d0      	cbz	r0, 8011320 <wait_session_status+0x148>
 80112ea:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d03a      	beq.n	8011368 <wait_session_status+0x190>
 80112f2:	9f04      	ldr	r7, [sp, #16]
 80112f4:	e00a      	b.n	801130c <wait_session_status+0x134>
 80112f6:	f04f 0302 	mov.w	r3, #2
 80112fa:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 80112fe:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011302:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 8011306:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011308:	f7ff fb98 	bl	8010a3c <read_submessage_list>
 801130c:	a914      	add	r1, sp, #80	@ 0x50
 801130e:	2204      	movs	r2, #4
 8011310:	4640      	mov	r0, r8
 8011312:	f006 fd4b 	bl	8017dac <uxr_next_input_reliable_buffer_available>
 8011316:	4603      	mov	r3, r0
 8011318:	a914      	add	r1, sp, #80	@ 0x50
 801131a:	4620      	mov	r0, r4
 801131c:	2b00      	cmp	r3, #0
 801131e:	d1ea      	bne.n	80112f6 <wait_session_status+0x11e>
 8011320:	9904      	ldr	r1, [sp, #16]
 8011322:	4632      	mov	r2, r6
 8011324:	4620      	mov	r0, r4
 8011326:	f7ff fa03 	bl	8010730 <write_submessage_acknack.isra.0>
 801132a:	e76f      	b.n	801120c <wait_session_status+0x34>
 801132c:	4631      	mov	r1, r6
 801132e:	f104 0008 	add.w	r0, r4, #8
 8011332:	f001 f82d 	bl	8012390 <uxr_get_input_best_effort_stream>
 8011336:	2800      	cmp	r0, #0
 8011338:	f43f af68 	beq.w	801120c <wait_session_status+0x34>
 801133c:	9902      	ldr	r1, [sp, #8]
 801133e:	f006 fc21 	bl	8017b84 <uxr_receive_best_effort_message>
 8011342:	2800      	cmp	r0, #0
 8011344:	f43f af62 	beq.w	801120c <wait_session_status+0x34>
 8011348:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 801134c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801134e:	a90c      	add	r1, sp, #48	@ 0x30
 8011350:	4620      	mov	r0, r4
 8011352:	f7ff fb73 	bl	8010a3c <read_submessage_list>
 8011356:	e759      	b.n	801120c <wait_session_status+0x34>
 8011358:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801135a:	e9d3 0400 	ldrd	r0, r4, [r3]
 801135e:	47a0      	blx	r4
 8011360:	2001      	movs	r0, #1
 8011362:	b01d      	add	sp, #116	@ 0x74
 8011364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011368:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 801136c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801136e:	a90c      	add	r1, sp, #48	@ 0x30
 8011370:	4620      	mov	r0, r4
 8011372:	f7ff fb63 	bl	8010a3c <read_submessage_list>
 8011376:	e7bc      	b.n	80112f2 <wait_session_status+0x11a>

08011378 <uxr_delete_session_retries>:
 8011378:	b530      	push	{r4, r5, lr}
 801137a:	b08f      	sub	sp, #60	@ 0x3c
 801137c:	4604      	mov	r4, r0
 801137e:	460d      	mov	r5, r1
 8011380:	f000 fa2e 	bl	80117e0 <uxr_session_header_offset>
 8011384:	2300      	movs	r3, #0
 8011386:	2210      	movs	r2, #16
 8011388:	9000      	str	r0, [sp, #0]
 801138a:	a902      	add	r1, sp, #8
 801138c:	a806      	add	r0, sp, #24
 801138e:	f7fe fd2f 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8011392:	a906      	add	r1, sp, #24
 8011394:	4620      	mov	r0, r4
 8011396:	f000 f973 	bl	8011680 <uxr_buffer_delete_session>
 801139a:	2200      	movs	r2, #0
 801139c:	4611      	mov	r1, r2
 801139e:	9b06      	ldr	r3, [sp, #24]
 80113a0:	4620      	mov	r0, r4
 80113a2:	f000 f9c7 	bl	8011734 <uxr_stamp_session_header>
 80113a6:	a806      	add	r0, sp, #24
 80113a8:	f7fe fd60 	bl	800fe6c <ucdr_buffer_length>
 80113ac:	462b      	mov	r3, r5
 80113ae:	4602      	mov	r2, r0
 80113b0:	a902      	add	r1, sp, #8
 80113b2:	4620      	mov	r0, r4
 80113b4:	f7ff ff10 	bl	80111d8 <wait_session_status>
 80113b8:	b118      	cbz	r0, 80113c2 <uxr_delete_session_retries+0x4a>
 80113ba:	7960      	ldrb	r0, [r4, #5]
 80113bc:	fab0 f080 	clz	r0, r0
 80113c0:	0940      	lsrs	r0, r0, #5
 80113c2:	b00f      	add	sp, #60	@ 0x3c
 80113c4:	bd30      	pop	{r4, r5, pc}
 80113c6:	bf00      	nop

080113c8 <uxr_create_session>:
 80113c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113cc:	f100 0b08 	add.w	fp, r0, #8
 80113d0:	b0ab      	sub	sp, #172	@ 0xac
 80113d2:	4604      	mov	r4, r0
 80113d4:	4658      	mov	r0, fp
 80113d6:	f000 ff2b 	bl	8012230 <uxr_reset_stream_storage>
 80113da:	4620      	mov	r0, r4
 80113dc:	f000 fa00 	bl	80117e0 <uxr_session_header_offset>
 80113e0:	2300      	movs	r3, #0
 80113e2:	9000      	str	r0, [sp, #0]
 80113e4:	221c      	movs	r2, #28
 80113e6:	a90b      	add	r1, sp, #44	@ 0x2c
 80113e8:	a812      	add	r0, sp, #72	@ 0x48
 80113ea:	f7fe fd01 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 80113ee:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80113f0:	8a1a      	ldrh	r2, [r3, #16]
 80113f2:	3a04      	subs	r2, #4
 80113f4:	b292      	uxth	r2, r2
 80113f6:	a912      	add	r1, sp, #72	@ 0x48
 80113f8:	4620      	mov	r0, r4
 80113fa:	f000 f917 	bl	801162c <uxr_buffer_create_session>
 80113fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011400:	4620      	mov	r0, r4
 8011402:	f000 f983 	bl	801170c <uxr_stamp_create_session_header>
 8011406:	a812      	add	r0, sp, #72	@ 0x48
 8011408:	f7fe fd30 	bl	800fe6c <ucdr_buffer_length>
 801140c:	23ff      	movs	r3, #255	@ 0xff
 801140e:	7163      	strb	r3, [r4, #5]
 8011410:	230a      	movs	r3, #10
 8011412:	46da      	mov	sl, fp
 8011414:	9303      	str	r3, [sp, #12]
 8011416:	4683      	mov	fp, r0
 8011418:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801141a:	465a      	mov	r2, fp
 801141c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011420:	a90b      	add	r1, sp, #44	@ 0x2c
 8011422:	47a8      	blx	r5
 8011424:	f001 f824 	bl	8012470 <uxr_millis>
 8011428:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801142c:	4605      	mov	r5, r0
 801142e:	e009      	b.n	8011444 <uxr_create_session+0x7c>
 8011430:	f001 f81e 	bl	8012470 <uxr_millis>
 8011434:	1b40      	subs	r0, r0, r5
 8011436:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801143a:	2b00      	cmp	r3, #0
 801143c:	7962      	ldrb	r2, [r4, #5]
 801143e:	dd38      	ble.n	80114b2 <uxr_create_session+0xea>
 8011440:	2aff      	cmp	r2, #255	@ 0xff
 8011442:	d13c      	bne.n	80114be <uxr_create_session+0xf6>
 8011444:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011446:	a907      	add	r1, sp, #28
 8011448:	6896      	ldr	r6, [r2, #8]
 801144a:	6810      	ldr	r0, [r2, #0]
 801144c:	aa08      	add	r2, sp, #32
 801144e:	47b0      	blx	r6
 8011450:	2800      	cmp	r0, #0
 8011452:	d0ed      	beq.n	8011430 <uxr_create_session+0x68>
 8011454:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011458:	a81a      	add	r0, sp, #104	@ 0x68
 801145a:	f7fe fcdb 	bl	800fe14 <ucdr_init_buffer>
 801145e:	2600      	movs	r6, #0
 8011460:	f10d 031a 	add.w	r3, sp, #26
 8011464:	aa06      	add	r2, sp, #24
 8011466:	a91a      	add	r1, sp, #104	@ 0x68
 8011468:	4620      	mov	r0, r4
 801146a:	f88d 6018 	strb.w	r6, [sp, #24]
 801146e:	f000 f975 	bl	801175c <uxr_read_session_header>
 8011472:	2800      	cmp	r0, #0
 8011474:	d0dc      	beq.n	8011430 <uxr_create_session+0x68>
 8011476:	4631      	mov	r1, r6
 8011478:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801147c:	f000 fea4 	bl	80121c8 <uxr_stream_id_from_raw>
 8011480:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8011484:	2e01      	cmp	r6, #1
 8011486:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801148a:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 801148e:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8011492:	d053      	beq.n	801153c <uxr_create_session+0x174>
 8011494:	2e02      	cmp	r6, #2
 8011496:	d018      	beq.n	80114ca <uxr_create_session+0x102>
 8011498:	2e00      	cmp	r6, #0
 801149a:	d1c9      	bne.n	8011430 <uxr_create_session+0x68>
 801149c:	4631      	mov	r1, r6
 801149e:	4630      	mov	r0, r6
 80114a0:	f000 fe92 	bl	80121c8 <uxr_stream_id_from_raw>
 80114a4:	a91a      	add	r1, sp, #104	@ 0x68
 80114a6:	4602      	mov	r2, r0
 80114a8:	900a      	str	r0, [sp, #40]	@ 0x28
 80114aa:	4620      	mov	r0, r4
 80114ac:	f7ff fac6 	bl	8010a3c <read_submessage_list>
 80114b0:	e7be      	b.n	8011430 <uxr_create_session+0x68>
 80114b2:	9b03      	ldr	r3, [sp, #12]
 80114b4:	3b01      	subs	r3, #1
 80114b6:	9303      	str	r3, [sp, #12]
 80114b8:	d001      	beq.n	80114be <uxr_create_session+0xf6>
 80114ba:	2aff      	cmp	r2, #255	@ 0xff
 80114bc:	d0ac      	beq.n	8011418 <uxr_create_session+0x50>
 80114be:	2a00      	cmp	r2, #0
 80114c0:	d051      	beq.n	8011566 <uxr_create_session+0x19e>
 80114c2:	2000      	movs	r0, #0
 80114c4:	b02b      	add	sp, #172	@ 0xac
 80114c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ca:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80114ce:	9304      	str	r3, [sp, #16]
 80114d0:	4639      	mov	r1, r7
 80114d2:	4650      	mov	r0, sl
 80114d4:	f000 ff66 	bl	80123a4 <uxr_get_input_reliable_stream>
 80114d8:	4680      	mov	r8, r0
 80114da:	b348      	cbz	r0, 8011530 <uxr_create_session+0x168>
 80114dc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80114de:	9205      	str	r2, [sp, #20]
 80114e0:	a81a      	add	r0, sp, #104	@ 0x68
 80114e2:	f7fe fcc7 	bl	800fe74 <ucdr_buffer_remaining>
 80114e6:	4603      	mov	r3, r0
 80114e8:	f10d 0019 	add.w	r0, sp, #25
 80114ec:	9000      	str	r0, [sp, #0]
 80114ee:	9a05      	ldr	r2, [sp, #20]
 80114f0:	4649      	mov	r1, r9
 80114f2:	4640      	mov	r0, r8
 80114f4:	f006 fbda 	bl	8017cac <uxr_receive_reliable_message>
 80114f8:	b1d0      	cbz	r0, 8011530 <uxr_create_session+0x168>
 80114fa:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d038      	beq.n	8011574 <uxr_create_session+0x1ac>
 8011502:	9e04      	ldr	r6, [sp, #16]
 8011504:	e00a      	b.n	801151c <uxr_create_session+0x154>
 8011506:	f04f 0302 	mov.w	r3, #2
 801150a:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 801150e:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8011512:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011516:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011518:	f7ff fa90 	bl	8010a3c <read_submessage_list>
 801151c:	a922      	add	r1, sp, #136	@ 0x88
 801151e:	2204      	movs	r2, #4
 8011520:	4640      	mov	r0, r8
 8011522:	f006 fc43 	bl	8017dac <uxr_next_input_reliable_buffer_available>
 8011526:	4603      	mov	r3, r0
 8011528:	a922      	add	r1, sp, #136	@ 0x88
 801152a:	4620      	mov	r0, r4
 801152c:	2b00      	cmp	r3, #0
 801152e:	d1ea      	bne.n	8011506 <uxr_create_session+0x13e>
 8011530:	9904      	ldr	r1, [sp, #16]
 8011532:	463a      	mov	r2, r7
 8011534:	4620      	mov	r0, r4
 8011536:	f7ff f8fb 	bl	8010730 <write_submessage_acknack.isra.0>
 801153a:	e779      	b.n	8011430 <uxr_create_session+0x68>
 801153c:	4639      	mov	r1, r7
 801153e:	4650      	mov	r0, sl
 8011540:	f000 ff26 	bl	8012390 <uxr_get_input_best_effort_stream>
 8011544:	2800      	cmp	r0, #0
 8011546:	f43f af73 	beq.w	8011430 <uxr_create_session+0x68>
 801154a:	4649      	mov	r1, r9
 801154c:	f006 fb1a 	bl	8017b84 <uxr_receive_best_effort_message>
 8011550:	2800      	cmp	r0, #0
 8011552:	f43f af6d 	beq.w	8011430 <uxr_create_session+0x68>
 8011556:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801155a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801155c:	a91a      	add	r1, sp, #104	@ 0x68
 801155e:	4620      	mov	r0, r4
 8011560:	f7ff fa6c 	bl	8010a3c <read_submessage_list>
 8011564:	e764      	b.n	8011430 <uxr_create_session+0x68>
 8011566:	4650      	mov	r0, sl
 8011568:	f000 fe62 	bl	8012230 <uxr_reset_stream_storage>
 801156c:	2001      	movs	r0, #1
 801156e:	b02b      	add	sp, #172	@ 0xac
 8011570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011574:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8011578:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801157a:	a91a      	add	r1, sp, #104	@ 0x68
 801157c:	4620      	mov	r0, r4
 801157e:	f7ff fa5d 	bl	8010a3c <read_submessage_list>
 8011582:	e7be      	b.n	8011502 <uxr_create_session+0x13a>

08011584 <uxr_prepare_stream_to_write_submessage>:
 8011584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011588:	b082      	sub	sp, #8
 801158a:	4682      	mov	sl, r0
 801158c:	4610      	mov	r0, r2
 801158e:	4615      	mov	r5, r2
 8011590:	461e      	mov	r6, r3
 8011592:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 8011596:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 801159a:	9101      	str	r1, [sp, #4]
 801159c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80115a0:	f000 ff60 	bl	8012464 <uxr_submessage_padding>
 80115a4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80115a8:	f105 0904 	add.w	r9, r5, #4
 80115ac:	2b01      	cmp	r3, #1
 80115ae:	4481      	add	r9, r0
 80115b0:	d01d      	beq.n	80115ee <uxr_prepare_stream_to_write_submessage+0x6a>
 80115b2:	2b02      	cmp	r3, #2
 80115b4:	d116      	bne.n	80115e4 <uxr_prepare_stream_to_write_submessage+0x60>
 80115b6:	4621      	mov	r1, r4
 80115b8:	f10a 0008 	add.w	r0, sl, #8
 80115bc:	f000 fede 	bl	801237c <uxr_get_output_reliable_stream>
 80115c0:	4604      	mov	r4, r0
 80115c2:	b158      	cbz	r0, 80115dc <uxr_prepare_stream_to_write_submessage+0x58>
 80115c4:	4649      	mov	r1, r9
 80115c6:	4632      	mov	r2, r6
 80115c8:	f006 fdac 	bl	8018124 <uxr_prepare_reliable_buffer_to_write>
 80115cc:	4604      	mov	r4, r0
 80115ce:	b12c      	cbz	r4, 80115dc <uxr_prepare_stream_to_write_submessage+0x58>
 80115d0:	4643      	mov	r3, r8
 80115d2:	b2aa      	uxth	r2, r5
 80115d4:	4639      	mov	r1, r7
 80115d6:	4630      	mov	r0, r6
 80115d8:	f000 ff04 	bl	80123e4 <uxr_buffer_submessage_header>
 80115dc:	4620      	mov	r0, r4
 80115de:	b002      	add	sp, #8
 80115e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115e4:	2400      	movs	r4, #0
 80115e6:	4620      	mov	r0, r4
 80115e8:	b002      	add	sp, #8
 80115ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115ee:	4621      	mov	r1, r4
 80115f0:	f10a 0008 	add.w	r0, sl, #8
 80115f4:	f000 feba 	bl	801236c <uxr_get_output_best_effort_stream>
 80115f8:	4604      	mov	r4, r0
 80115fa:	2800      	cmp	r0, #0
 80115fc:	d0ee      	beq.n	80115dc <uxr_prepare_stream_to_write_submessage+0x58>
 80115fe:	4649      	mov	r1, r9
 8011600:	4632      	mov	r2, r6
 8011602:	f006 fcbf 	bl	8017f84 <uxr_prepare_best_effort_buffer_to_write>
 8011606:	4604      	mov	r4, r0
 8011608:	e7e1      	b.n	80115ce <uxr_prepare_stream_to_write_submessage+0x4a>
 801160a:	bf00      	nop

0801160c <uxr_init_session_info>:
 801160c:	0e13      	lsrs	r3, r2, #24
 801160e:	7043      	strb	r3, [r0, #1]
 8011610:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011614:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8011618:	7001      	strb	r1, [r0, #0]
 801161a:	70c3      	strb	r3, [r0, #3]
 801161c:	2109      	movs	r1, #9
 801161e:	23ff      	movs	r3, #255	@ 0xff
 8011620:	f880 c002 	strb.w	ip, [r0, #2]
 8011624:	7102      	strb	r2, [r0, #4]
 8011626:	80c1      	strh	r1, [r0, #6]
 8011628:	7143      	strb	r3, [r0, #5]
 801162a:	4770      	bx	lr

0801162c <uxr_buffer_create_session>:
 801162c:	b530      	push	{r4, r5, lr}
 801162e:	b089      	sub	sp, #36	@ 0x24
 8011630:	2300      	movs	r3, #0
 8011632:	4d12      	ldr	r5, [pc, #72]	@ (801167c <uxr_buffer_create_session+0x50>)
 8011634:	9307      	str	r3, [sp, #28]
 8011636:	f8ad 201c 	strh.w	r2, [sp, #28]
 801163a:	2201      	movs	r2, #1
 801163c:	9301      	str	r3, [sp, #4]
 801163e:	80c2      	strh	r2, [r0, #6]
 8011640:	f88d 2004 	strb.w	r2, [sp, #4]
 8011644:	682a      	ldr	r2, [r5, #0]
 8011646:	9200      	str	r2, [sp, #0]
 8011648:	88aa      	ldrh	r2, [r5, #4]
 801164a:	f8ad 2006 	strh.w	r2, [sp, #6]
 801164e:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8011652:	9202      	str	r2, [sp, #8]
 8011654:	460c      	mov	r4, r1
 8011656:	7802      	ldrb	r2, [r0, #0]
 8011658:	9303      	str	r3, [sp, #12]
 801165a:	4619      	mov	r1, r3
 801165c:	f88d 200c 	strb.w	r2, [sp, #12]
 8011660:	4620      	mov	r0, r4
 8011662:	2210      	movs	r2, #16
 8011664:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011668:	9306      	str	r3, [sp, #24]
 801166a:	f000 febb 	bl	80123e4 <uxr_buffer_submessage_header>
 801166e:	4669      	mov	r1, sp
 8011670:	4620      	mov	r0, r4
 8011672:	f001 fe13 	bl	801329c <uxr_serialize_CREATE_CLIENT_Payload>
 8011676:	b009      	add	sp, #36	@ 0x24
 8011678:	bd30      	pop	{r4, r5, pc}
 801167a:	bf00      	nop
 801167c:	0801a6d8 	.word	0x0801a6d8

08011680 <uxr_buffer_delete_session>:
 8011680:	b510      	push	{r4, lr}
 8011682:	4b0c      	ldr	r3, [pc, #48]	@ (80116b4 <uxr_buffer_delete_session+0x34>)
 8011684:	b082      	sub	sp, #8
 8011686:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 801168a:	f8ad c006 	strh.w	ip, [sp, #6]
 801168e:	460c      	mov	r4, r1
 8011690:	2202      	movs	r2, #2
 8011692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011696:	80c2      	strh	r2, [r0, #6]
 8011698:	f8ad 3004 	strh.w	r3, [sp, #4]
 801169c:	2204      	movs	r2, #4
 801169e:	2300      	movs	r3, #0
 80116a0:	2103      	movs	r1, #3
 80116a2:	4620      	mov	r0, r4
 80116a4:	f000 fe9e 	bl	80123e4 <uxr_buffer_submessage_header>
 80116a8:	a901      	add	r1, sp, #4
 80116aa:	4620      	mov	r0, r4
 80116ac:	f001 fe9c 	bl	80133e8 <uxr_serialize_DELETE_Payload>
 80116b0:	b002      	add	sp, #8
 80116b2:	bd10      	pop	{r4, pc}
 80116b4:	0801a6d8 	.word	0x0801a6d8

080116b8 <uxr_read_create_session_status>:
 80116b8:	b510      	push	{r4, lr}
 80116ba:	b088      	sub	sp, #32
 80116bc:	4604      	mov	r4, r0
 80116be:	4608      	mov	r0, r1
 80116c0:	a901      	add	r1, sp, #4
 80116c2:	f001 fea1 	bl	8013408 <uxr_deserialize_STATUS_AGENT_Payload>
 80116c6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80116ca:	7163      	strb	r3, [r4, #5]
 80116cc:	b008      	add	sp, #32
 80116ce:	bd10      	pop	{r4, pc}

080116d0 <uxr_read_delete_session_status>:
 80116d0:	b510      	push	{r4, lr}
 80116d2:	4604      	mov	r4, r0
 80116d4:	b084      	sub	sp, #16
 80116d6:	4608      	mov	r0, r1
 80116d8:	a902      	add	r1, sp, #8
 80116da:	f001 fec5 	bl	8013468 <uxr_deserialize_STATUS_Payload>
 80116de:	88e3      	ldrh	r3, [r4, #6]
 80116e0:	2b02      	cmp	r3, #2
 80116e2:	d001      	beq.n	80116e8 <uxr_read_delete_session_status+0x18>
 80116e4:	b004      	add	sp, #16
 80116e6:	bd10      	pop	{r4, pc}
 80116e8:	f10d 000a 	add.w	r0, sp, #10
 80116ec:	f7fe feb0 	bl	8010450 <uxr_object_id_from_raw>
 80116f0:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80116f4:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80116f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80116fc:	b29b      	uxth	r3, r3
 80116fe:	2b02      	cmp	r3, #2
 8011700:	bf04      	itt	eq
 8011702:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8011706:	7163      	strbeq	r3, [r4, #5]
 8011708:	b004      	add	sp, #16
 801170a:	bd10      	pop	{r4, pc}

0801170c <uxr_stamp_create_session_header>:
 801170c:	b510      	push	{r4, lr}
 801170e:	2208      	movs	r2, #8
 8011710:	b08a      	sub	sp, #40	@ 0x28
 8011712:	4604      	mov	r4, r0
 8011714:	eb0d 0002 	add.w	r0, sp, r2
 8011718:	f7fe fb7c 	bl	800fe14 <ucdr_init_buffer>
 801171c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011720:	9400      	str	r4, [sp, #0]
 8011722:	2300      	movs	r3, #0
 8011724:	461a      	mov	r2, r3
 8011726:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 801172a:	a802      	add	r0, sp, #8
 801172c:	f001 f854 	bl	80127d8 <uxr_serialize_message_header>
 8011730:	b00a      	add	sp, #40	@ 0x28
 8011732:	bd10      	pop	{r4, pc}

08011734 <uxr_stamp_session_header>:
 8011734:	b530      	push	{r4, r5, lr}
 8011736:	b08d      	sub	sp, #52	@ 0x34
 8011738:	4604      	mov	r4, r0
 801173a:	460d      	mov	r5, r1
 801173c:	9203      	str	r2, [sp, #12]
 801173e:	4619      	mov	r1, r3
 8011740:	a804      	add	r0, sp, #16
 8011742:	2208      	movs	r2, #8
 8011744:	f7fe fb66 	bl	800fe14 <ucdr_init_buffer>
 8011748:	f814 1b01 	ldrb.w	r1, [r4], #1
 801174c:	9b03      	ldr	r3, [sp, #12]
 801174e:	9400      	str	r4, [sp, #0]
 8011750:	462a      	mov	r2, r5
 8011752:	a804      	add	r0, sp, #16
 8011754:	f001 f840 	bl	80127d8 <uxr_serialize_message_header>
 8011758:	b00d      	add	sp, #52	@ 0x34
 801175a:	bd30      	pop	{r4, r5, pc}

0801175c <uxr_read_session_header>:
 801175c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011760:	4607      	mov	r7, r0
 8011762:	b084      	sub	sp, #16
 8011764:	4608      	mov	r0, r1
 8011766:	460c      	mov	r4, r1
 8011768:	4615      	mov	r5, r2
 801176a:	461e      	mov	r6, r3
 801176c:	f7fe fb82 	bl	800fe74 <ucdr_buffer_remaining>
 8011770:	2808      	cmp	r0, #8
 8011772:	d803      	bhi.n	801177c <uxr_read_session_header+0x20>
 8011774:	2000      	movs	r0, #0
 8011776:	b004      	add	sp, #16
 8011778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801177c:	f10d 080c 	add.w	r8, sp, #12
 8011780:	4633      	mov	r3, r6
 8011782:	462a      	mov	r2, r5
 8011784:	f8cd 8000 	str.w	r8, [sp]
 8011788:	4620      	mov	r0, r4
 801178a:	f10d 010b 	add.w	r1, sp, #11
 801178e:	f001 f841 	bl	8012814 <uxr_deserialize_message_header>
 8011792:	783a      	ldrb	r2, [r7, #0]
 8011794:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011798:	4293      	cmp	r3, r2
 801179a:	d1eb      	bne.n	8011774 <uxr_read_session_header+0x18>
 801179c:	061b      	lsls	r3, r3, #24
 801179e:	d41c      	bmi.n	80117da <uxr_read_session_header+0x7e>
 80117a0:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80117a4:	787b      	ldrb	r3, [r7, #1]
 80117a6:	429a      	cmp	r2, r3
 80117a8:	d003      	beq.n	80117b2 <uxr_read_session_header+0x56>
 80117aa:	2001      	movs	r0, #1
 80117ac:	f080 0001 	eor.w	r0, r0, #1
 80117b0:	e7e1      	b.n	8011776 <uxr_read_session_header+0x1a>
 80117b2:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80117b6:	78bb      	ldrb	r3, [r7, #2]
 80117b8:	429a      	cmp	r2, r3
 80117ba:	f107 0102 	add.w	r1, r7, #2
 80117be:	d1f4      	bne.n	80117aa <uxr_read_session_header+0x4e>
 80117c0:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80117c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80117c8:	429a      	cmp	r2, r3
 80117ca:	d1ee      	bne.n	80117aa <uxr_read_session_header+0x4e>
 80117cc:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80117d0:	784b      	ldrb	r3, [r1, #1]
 80117d2:	429a      	cmp	r2, r3
 80117d4:	d1e9      	bne.n	80117aa <uxr_read_session_header+0x4e>
 80117d6:	2000      	movs	r0, #0
 80117d8:	e7e8      	b.n	80117ac <uxr_read_session_header+0x50>
 80117da:	2001      	movs	r0, #1
 80117dc:	e7cb      	b.n	8011776 <uxr_read_session_header+0x1a>
 80117de:	bf00      	nop

080117e0 <uxr_session_header_offset>:
 80117e0:	f990 3000 	ldrsb.w	r3, [r0]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	bfac      	ite	ge
 80117e8:	2008      	movge	r0, #8
 80117ea:	2004      	movlt	r0, #4
 80117ec:	4770      	bx	lr
 80117ee:	bf00      	nop

080117f0 <uxr_init_base_object_request>:
 80117f0:	b510      	push	{r4, lr}
 80117f2:	88c3      	ldrh	r3, [r0, #6]
 80117f4:	b082      	sub	sp, #8
 80117f6:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 80117fa:	9101      	str	r1, [sp, #4]
 80117fc:	f1a3 010a 	sub.w	r1, r3, #10
 8011800:	b289      	uxth	r1, r1
 8011802:	42a1      	cmp	r1, r4
 8011804:	d80e      	bhi.n	8011824 <uxr_init_base_object_request+0x34>
 8011806:	3301      	adds	r3, #1
 8011808:	b29c      	uxth	r4, r3
 801180a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801180e:	b2db      	uxtb	r3, r3
 8011810:	80c4      	strh	r4, [r0, #6]
 8011812:	9801      	ldr	r0, [sp, #4]
 8011814:	7011      	strb	r1, [r2, #0]
 8011816:	7053      	strb	r3, [r2, #1]
 8011818:	1c91      	adds	r1, r2, #2
 801181a:	f7fe fe2d 	bl	8010478 <uxr_object_id_to_raw>
 801181e:	4620      	mov	r0, r4
 8011820:	b002      	add	sp, #8
 8011822:	bd10      	pop	{r4, pc}
 8011824:	230a      	movs	r3, #10
 8011826:	2100      	movs	r1, #0
 8011828:	461c      	mov	r4, r3
 801182a:	e7f1      	b.n	8011810 <uxr_init_base_object_request+0x20>

0801182c <uxr_parse_base_object_request>:
 801182c:	b570      	push	{r4, r5, r6, lr}
 801182e:	4604      	mov	r4, r0
 8011830:	3002      	adds	r0, #2
 8011832:	460d      	mov	r5, r1
 8011834:	4616      	mov	r6, r2
 8011836:	f7fe fe0b 	bl	8010450 <uxr_object_id_from_raw>
 801183a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 801183e:	8028      	strh	r0, [r5, #0]
 8011840:	806b      	strh	r3, [r5, #2]
 8011842:	7822      	ldrb	r2, [r4, #0]
 8011844:	7863      	ldrb	r3, [r4, #1]
 8011846:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 801184a:	8033      	strh	r3, [r6, #0]
 801184c:	bd70      	pop	{r4, r5, r6, pc}
 801184e:	bf00      	nop

08011850 <uxr_init_framing_io>:
 8011850:	2300      	movs	r3, #0
 8011852:	7041      	strb	r1, [r0, #1]
 8011854:	7003      	strb	r3, [r0, #0]
 8011856:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8011858:	4770      	bx	lr
 801185a:	bf00      	nop

0801185c <uxr_write_framed_msg>:
 801185c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011860:	4617      	mov	r7, r2
 8011862:	7842      	ldrb	r2, [r0, #1]
 8011864:	b083      	sub	sp, #12
 8011866:	460e      	mov	r6, r1
 8011868:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 801186c:	469a      	mov	sl, r3
 801186e:	2901      	cmp	r1, #1
 8011870:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8011874:	4604      	mov	r4, r0
 8011876:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 801187a:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801187e:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 8011882:	f240 8137 	bls.w	8011af4 <uxr_write_framed_msg+0x298>
 8011886:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 801188a:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 801188e:	2901      	cmp	r1, #1
 8011890:	f04f 0202 	mov.w	r2, #2
 8011894:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011898:	f240 808f 	bls.w	80119ba <uxr_write_framed_msg+0x15e>
 801189c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801189e:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80118a2:	b2dd      	uxtb	r5, r3
 80118a4:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80118a8:	2203      	movs	r2, #3
 80118aa:	2901      	cmp	r1, #1
 80118ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80118b0:	f240 809a 	bls.w	80119e8 <uxr_write_framed_msg+0x18c>
 80118b4:	18a1      	adds	r1, r4, r2
 80118b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80118b8:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80118bc:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80118c0:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80118c4:	3201      	adds	r2, #1
 80118c6:	2801      	cmp	r0, #1
 80118c8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80118cc:	f240 80a0 	bls.w	8011a10 <uxr_write_framed_msg+0x1b4>
 80118d0:	18a0      	adds	r0, r4, r2
 80118d2:	3201      	adds	r2, #1
 80118d4:	b2d2      	uxtb	r2, r2
 80118d6:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80118da:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80118de:	2b00      	cmp	r3, #0
 80118e0:	f000 80a9 	beq.w	8011a36 <uxr_write_framed_msg+0x1da>
 80118e4:	f04f 0900 	mov.w	r9, #0
 80118e8:	46c8      	mov	r8, r9
 80118ea:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80118ee:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80118f2:	2901      	cmp	r1, #1
 80118f4:	f240 80c3 	bls.w	8011a7e <uxr_write_framed_msg+0x222>
 80118f8:	2a29      	cmp	r2, #41	@ 0x29
 80118fa:	f200 809f 	bhi.w	8011a3c <uxr_write_framed_msg+0x1e0>
 80118fe:	18a1      	adds	r1, r4, r2
 8011900:	3201      	adds	r2, #1
 8011902:	b2d2      	uxtb	r2, r2
 8011904:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8011908:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801190c:	ea89 0303 	eor.w	r3, r9, r3
 8011910:	498c      	ldr	r1, [pc, #560]	@ (8011b44 <uxr_write_framed_msg+0x2e8>)
 8011912:	b2db      	uxtb	r3, r3
 8011914:	f108 0801 	add.w	r8, r8, #1
 8011918:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801191c:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8011920:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011922:	4543      	cmp	r3, r8
 8011924:	d8e1      	bhi.n	80118ea <uxr_write_framed_msg+0x8e>
 8011926:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801192a:	fa5f f889 	uxtb.w	r8, r9
 801192e:	9301      	str	r3, [sp, #4]
 8011930:	f04f 0900 	mov.w	r9, #0
 8011934:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8011938:	fa5f f18a 	uxtb.w	r1, sl
 801193c:	2901      	cmp	r1, #1
 801193e:	d921      	bls.n	8011984 <uxr_write_framed_msg+0x128>
 8011940:	2a29      	cmp	r2, #41	@ 0x29
 8011942:	f240 80af 	bls.w	8011aa4 <uxr_write_framed_msg+0x248>
 8011946:	2500      	movs	r5, #0
 8011948:	e000      	b.n	801194c <uxr_write_framed_msg+0xf0>
 801194a:	b160      	cbz	r0, 8011966 <uxr_write_framed_msg+0x10a>
 801194c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011950:	1b52      	subs	r2, r2, r5
 8011952:	465b      	mov	r3, fp
 8011954:	4421      	add	r1, r4
 8011956:	4638      	mov	r0, r7
 8011958:	47b0      	blx	r6
 801195a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801195e:	4405      	add	r5, r0
 8011960:	4295      	cmp	r5, r2
 8011962:	d3f2      	bcc.n	801194a <uxr_write_framed_msg+0xee>
 8011964:	d003      	beq.n	801196e <uxr_write_framed_msg+0x112>
 8011966:	2000      	movs	r0, #0
 8011968:	b003      	add	sp, #12
 801196a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801196e:	fa5f f18a 	uxtb.w	r1, sl
 8011972:	f04f 0300 	mov.w	r3, #0
 8011976:	2901      	cmp	r1, #1
 8011978:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801197c:	f04f 0200 	mov.w	r2, #0
 8011980:	f200 8090 	bhi.w	8011aa4 <uxr_write_framed_msg+0x248>
 8011984:	1c51      	adds	r1, r2, #1
 8011986:	b2c9      	uxtb	r1, r1
 8011988:	2929      	cmp	r1, #41	@ 0x29
 801198a:	d8dc      	bhi.n	8011946 <uxr_write_framed_msg+0xea>
 801198c:	18a5      	adds	r5, r4, r2
 801198e:	4421      	add	r1, r4
 8011990:	3202      	adds	r2, #2
 8011992:	f088 0820 	eor.w	r8, r8, #32
 8011996:	4648      	mov	r0, r9
 8011998:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 801199c:	b2d2      	uxtb	r2, r2
 801199e:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 80119a2:	f04f 0901 	mov.w	r9, #1
 80119a6:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80119aa:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80119ae:	2800      	cmp	r0, #0
 80119b0:	f040 8085 	bne.w	8011abe <uxr_write_framed_msg+0x262>
 80119b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80119b8:	e7bc      	b.n	8011934 <uxr_write_framed_msg+0xd8>
 80119ba:	4611      	mov	r1, r2
 80119bc:	f04f 0c03 	mov.w	ip, #3
 80119c0:	2204      	movs	r2, #4
 80119c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80119c4:	4421      	add	r1, r4
 80119c6:	b2dd      	uxtb	r5, r3
 80119c8:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 80119cc:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 80119d0:	44a4      	add	ip, r4
 80119d2:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80119d6:	f080 0020 	eor.w	r0, r0, #32
 80119da:	2901      	cmp	r1, #1
 80119dc:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 80119e0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80119e4:	f63f af66 	bhi.w	80118b4 <uxr_write_framed_msg+0x58>
 80119e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80119ea:	18a0      	adds	r0, r4, r2
 80119ec:	f085 0520 	eor.w	r5, r5, #32
 80119f0:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80119f4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80119f8:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 80119fc:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8011a00:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011a04:	3202      	adds	r2, #2
 8011a06:	2801      	cmp	r0, #1
 8011a08:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011a0c:	f63f af60 	bhi.w	80118d0 <uxr_write_framed_msg+0x74>
 8011a10:	1c50      	adds	r0, r2, #1
 8011a12:	18a5      	adds	r5, r4, r2
 8011a14:	fa54 f080 	uxtab	r0, r4, r0
 8011a18:	3202      	adds	r2, #2
 8011a1a:	f081 0120 	eor.w	r1, r1, #32
 8011a1e:	b2d2      	uxtb	r2, r2
 8011a20:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011a24:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8011a28:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011a2c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	f47f af57 	bne.w	80118e4 <uxr_write_framed_msg+0x88>
 8011a36:	9301      	str	r3, [sp, #4]
 8011a38:	4698      	mov	r8, r3
 8011a3a:	e779      	b.n	8011930 <uxr_write_framed_msg+0xd4>
 8011a3c:	2500      	movs	r5, #0
 8011a3e:	e001      	b.n	8011a44 <uxr_write_framed_msg+0x1e8>
 8011a40:	2800      	cmp	r0, #0
 8011a42:	d090      	beq.n	8011966 <uxr_write_framed_msg+0x10a>
 8011a44:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011a48:	1b52      	subs	r2, r2, r5
 8011a4a:	465b      	mov	r3, fp
 8011a4c:	4421      	add	r1, r4
 8011a4e:	4638      	mov	r0, r7
 8011a50:	47b0      	blx	r6
 8011a52:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011a56:	4405      	add	r5, r0
 8011a58:	4295      	cmp	r5, r2
 8011a5a:	d3f1      	bcc.n	8011a40 <uxr_write_framed_msg+0x1e4>
 8011a5c:	d183      	bne.n	8011966 <uxr_write_framed_msg+0x10a>
 8011a5e:	f04f 0300 	mov.w	r3, #0
 8011a62:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011a66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a68:	4543      	cmp	r3, r8
 8011a6a:	d964      	bls.n	8011b36 <uxr_write_framed_msg+0x2da>
 8011a6c:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011a70:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011a74:	2901      	cmp	r1, #1
 8011a76:	f04f 0200 	mov.w	r2, #0
 8011a7a:	f63f af3d 	bhi.w	80118f8 <uxr_write_framed_msg+0x9c>
 8011a7e:	1c51      	adds	r1, r2, #1
 8011a80:	b2c9      	uxtb	r1, r1
 8011a82:	2929      	cmp	r1, #41	@ 0x29
 8011a84:	d8da      	bhi.n	8011a3c <uxr_write_framed_msg+0x1e0>
 8011a86:	18a0      	adds	r0, r4, r2
 8011a88:	4421      	add	r1, r4
 8011a8a:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8011a8e:	3202      	adds	r2, #2
 8011a90:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8011a94:	b2d2      	uxtb	r2, r2
 8011a96:	f083 0020 	eor.w	r0, r3, #32
 8011a9a:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8011a9e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011aa2:	e733      	b.n	801190c <uxr_write_framed_msg+0xb0>
 8011aa4:	18a1      	adds	r1, r4, r2
 8011aa6:	3201      	adds	r2, #1
 8011aa8:	4648      	mov	r0, r9
 8011aaa:	b2d2      	uxtb	r2, r2
 8011aac:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011ab0:	f04f 0901 	mov.w	r9, #1
 8011ab4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	f43f af7b 	beq.w	80119b4 <uxr_write_framed_msg+0x158>
 8011abe:	2500      	movs	r5, #0
 8011ac0:	e002      	b.n	8011ac8 <uxr_write_framed_msg+0x26c>
 8011ac2:	2800      	cmp	r0, #0
 8011ac4:	f43f af4f 	beq.w	8011966 <uxr_write_framed_msg+0x10a>
 8011ac8:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011acc:	1b52      	subs	r2, r2, r5
 8011ace:	465b      	mov	r3, fp
 8011ad0:	4421      	add	r1, r4
 8011ad2:	4638      	mov	r0, r7
 8011ad4:	47b0      	blx	r6
 8011ad6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011ada:	4405      	add	r5, r0
 8011adc:	4295      	cmp	r5, r2
 8011ade:	d3f0      	bcc.n	8011ac2 <uxr_write_framed_msg+0x266>
 8011ae0:	f47f af41 	bne.w	8011966 <uxr_write_framed_msg+0x10a>
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011aea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011aec:	b298      	uxth	r0, r3
 8011aee:	b003      	add	sp, #12
 8011af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011af4:	217d      	movs	r1, #125	@ 0x7d
 8011af6:	f082 0220 	eor.w	r2, r2, #32
 8011afa:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8011afe:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011b02:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8011b06:	2901      	cmp	r1, #1
 8011b08:	f04f 0203 	mov.w	r2, #3
 8011b0c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011b10:	d804      	bhi.n	8011b1c <uxr_write_framed_msg+0x2c0>
 8011b12:	4611      	mov	r1, r2
 8011b14:	f04f 0c04 	mov.w	ip, #4
 8011b18:	2205      	movs	r2, #5
 8011b1a:	e752      	b.n	80119c2 <uxr_write_framed_msg+0x166>
 8011b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b1e:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8011b22:	b2dd      	uxtb	r5, r3
 8011b24:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011b28:	2204      	movs	r2, #4
 8011b2a:	2901      	cmp	r1, #1
 8011b2c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011b30:	f63f aec0 	bhi.w	80118b4 <uxr_write_framed_msg+0x58>
 8011b34:	e758      	b.n	80119e8 <uxr_write_framed_msg+0x18c>
 8011b36:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011b3a:	fa5f f889 	uxtb.w	r8, r9
 8011b3e:	9301      	str	r3, [sp, #4]
 8011b40:	2200      	movs	r2, #0
 8011b42:	e6f5      	b.n	8011930 <uxr_write_framed_msg+0xd4>
 8011b44:	0801af7c 	.word	0x0801af7c

08011b48 <uxr_framing_read_transport>:
 8011b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b4c:	4604      	mov	r4, r0
 8011b4e:	b083      	sub	sp, #12
 8011b50:	461f      	mov	r7, r3
 8011b52:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8011b56:	4689      	mov	r9, r1
 8011b58:	4692      	mov	sl, r2
 8011b5a:	f000 fc89 	bl	8012470 <uxr_millis>
 8011b5e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011b62:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8011b66:	42b3      	cmp	r3, r6
 8011b68:	4680      	mov	r8, r0
 8011b6a:	d061      	beq.n	8011c30 <uxr_framing_read_transport+0xe8>
 8011b6c:	d81c      	bhi.n	8011ba8 <uxr_framing_read_transport+0x60>
 8011b6e:	1e75      	subs	r5, r6, #1
 8011b70:	1aed      	subs	r5, r5, r3
 8011b72:	b2ed      	uxtb	r5, r5
 8011b74:	2600      	movs	r6, #0
 8011b76:	455d      	cmp	r5, fp
 8011b78:	d81f      	bhi.n	8011bba <uxr_framing_read_transport+0x72>
 8011b7a:	19ab      	adds	r3, r5, r6
 8011b7c:	455b      	cmp	r3, fp
 8011b7e:	bf84      	itt	hi
 8011b80:	ebab 0605 	subhi.w	r6, fp, r5
 8011b84:	b2f6      	uxtbhi	r6, r6
 8011b86:	b9ed      	cbnz	r5, 8011bc4 <uxr_framing_read_transport+0x7c>
 8011b88:	f04f 0b00 	mov.w	fp, #0
 8011b8c:	f000 fc70 	bl	8012470 <uxr_millis>
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	eba0 0808 	sub.w	r8, r0, r8
 8011b96:	eba3 0308 	sub.w	r3, r3, r8
 8011b9a:	4658      	mov	r0, fp
 8011b9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011ba0:	603b      	str	r3, [r7, #0]
 8011ba2:	b003      	add	sp, #12
 8011ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ba8:	2e00      	cmp	r6, #0
 8011baa:	d049      	beq.n	8011c40 <uxr_framing_read_transport+0xf8>
 8011bac:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8011bb0:	b2ed      	uxtb	r5, r5
 8011bb2:	3e01      	subs	r6, #1
 8011bb4:	455d      	cmp	r5, fp
 8011bb6:	b2f6      	uxtb	r6, r6
 8011bb8:	d9df      	bls.n	8011b7a <uxr_framing_read_transport+0x32>
 8011bba:	fa5f f58b 	uxtb.w	r5, fp
 8011bbe:	2600      	movs	r6, #0
 8011bc0:	2d00      	cmp	r5, #0
 8011bc2:	d0e1      	beq.n	8011b88 <uxr_framing_read_transport+0x40>
 8011bc4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011bc8:	3102      	adds	r1, #2
 8011bca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011bcc:	9300      	str	r3, [sp, #0]
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	4421      	add	r1, r4
 8011bd2:	462a      	mov	r2, r5
 8011bd4:	4650      	mov	r0, sl
 8011bd6:	47c8      	blx	r9
 8011bd8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8011c48 <uxr_framing_read_transport+0x100>)
 8011bde:	4403      	add	r3, r0
 8011be0:	0859      	lsrs	r1, r3, #1
 8011be2:	fba2 2101 	umull	r2, r1, r2, r1
 8011be6:	0889      	lsrs	r1, r1, #2
 8011be8:	222a      	movs	r2, #42	@ 0x2a
 8011bea:	fb02 3111 	mls	r1, r2, r1, r3
 8011bee:	4683      	mov	fp, r0
 8011bf0:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8011bf4:	2800      	cmp	r0, #0
 8011bf6:	d0c7      	beq.n	8011b88 <uxr_framing_read_transport+0x40>
 8011bf8:	42a8      	cmp	r0, r5
 8011bfa:	d1c7      	bne.n	8011b8c <uxr_framing_read_transport+0x44>
 8011bfc:	2e00      	cmp	r6, #0
 8011bfe:	d0c5      	beq.n	8011b8c <uxr_framing_read_transport+0x44>
 8011c00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c02:	9300      	str	r3, [sp, #0]
 8011c04:	3102      	adds	r1, #2
 8011c06:	4632      	mov	r2, r6
 8011c08:	4421      	add	r1, r4
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	4650      	mov	r0, sl
 8011c0e:	47c8      	blx	r9
 8011c10:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011c14:	4a0c      	ldr	r2, [pc, #48]	@ (8011c48 <uxr_framing_read_transport+0x100>)
 8011c16:	180b      	adds	r3, r1, r0
 8011c18:	0859      	lsrs	r1, r3, #1
 8011c1a:	fba2 1201 	umull	r1, r2, r2, r1
 8011c1e:	0892      	lsrs	r2, r2, #2
 8011c20:	212a      	movs	r1, #42	@ 0x2a
 8011c22:	fb01 3312 	mls	r3, r1, r2, r3
 8011c26:	eb00 0b05 	add.w	fp, r0, r5
 8011c2a:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8011c2e:	e7ad      	b.n	8011b8c <uxr_framing_read_transport+0x44>
 8011c30:	2600      	movs	r6, #0
 8011c32:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8011c36:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8011c38:	d9bf      	bls.n	8011bba <uxr_framing_read_transport+0x72>
 8011c3a:	2102      	movs	r1, #2
 8011c3c:	2529      	movs	r5, #41	@ 0x29
 8011c3e:	e7c4      	b.n	8011bca <uxr_framing_read_transport+0x82>
 8011c40:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8011c44:	b2ed      	uxtb	r5, r5
 8011c46:	e796      	b.n	8011b76 <uxr_framing_read_transport+0x2e>
 8011c48:	30c30c31 	.word	0x30c30c31

08011c4c <uxr_read_framed_msg>:
 8011c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c50:	461e      	mov	r6, r3
 8011c52:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8011c56:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8011c5a:	429d      	cmp	r5, r3
 8011c5c:	b083      	sub	sp, #12
 8011c5e:	4604      	mov	r4, r0
 8011c60:	4688      	mov	r8, r1
 8011c62:	4691      	mov	r9, r2
 8011c64:	f000 8188 	beq.w	8011f78 <uxr_read_framed_msg+0x32c>
 8011c68:	7823      	ldrb	r3, [r4, #0]
 8011c6a:	4dc1      	ldr	r5, [pc, #772]	@ (8011f70 <uxr_read_framed_msg+0x324>)
 8011c6c:	4fc1      	ldr	r7, [pc, #772]	@ (8011f74 <uxr_read_framed_msg+0x328>)
 8011c6e:	2b07      	cmp	r3, #7
 8011c70:	d8fd      	bhi.n	8011c6e <uxr_read_framed_msg+0x22>
 8011c72:	e8df f013 	tbh	[pc, r3, lsl #1]
 8011c76:	0115      	.short	0x0115
 8011c78:	00d600f6 	.word	0x00d600f6
 8011c7c:	009000b9 	.word	0x009000b9
 8011c80:	0030004d 	.word	0x0030004d
 8011c84:	0008      	.short	0x0008
 8011c86:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011c8a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011c8e:	4299      	cmp	r1, r3
 8011c90:	f000 814a 	beq.w	8011f28 <uxr_read_framed_msg+0x2dc>
 8011c94:	18e2      	adds	r2, r4, r3
 8011c96:	7892      	ldrb	r2, [r2, #2]
 8011c98:	2a7d      	cmp	r2, #125	@ 0x7d
 8011c9a:	f000 8199 	beq.w	8011fd0 <uxr_read_framed_msg+0x384>
 8011c9e:	3301      	adds	r3, #1
 8011ca0:	0858      	lsrs	r0, r3, #1
 8011ca2:	fba5 1000 	umull	r1, r0, r5, r0
 8011ca6:	0880      	lsrs	r0, r0, #2
 8011ca8:	212a      	movs	r1, #42	@ 0x2a
 8011caa:	fb01 3310 	mls	r3, r1, r0, r3
 8011cae:	2a7e      	cmp	r2, #126	@ 0x7e
 8011cb0:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011cb4:	f000 8252 	beq.w	801215c <uxr_read_framed_msg+0x510>
 8011cb8:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8011cba:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8011cbc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011cc0:	b29b      	uxth	r3, r3
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	4299      	cmp	r1, r3
 8011cc6:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8011cc8:	7022      	strb	r2, [r4, #0]
 8011cca:	f000 8179 	beq.w	8011fc0 <uxr_read_framed_msg+0x374>
 8011cce:	2000      	movs	r0, #0
 8011cd0:	b003      	add	sp, #12
 8011cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cd6:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011cda:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011cde:	4299      	cmp	r1, r3
 8011ce0:	f000 8131 	beq.w	8011f46 <uxr_read_framed_msg+0x2fa>
 8011ce4:	18e2      	adds	r2, r4, r3
 8011ce6:	7890      	ldrb	r0, [r2, #2]
 8011ce8:	287d      	cmp	r0, #125	@ 0x7d
 8011cea:	f000 8190 	beq.w	801200e <uxr_read_framed_msg+0x3c2>
 8011cee:	3301      	adds	r3, #1
 8011cf0:	085a      	lsrs	r2, r3, #1
 8011cf2:	fba5 1202 	umull	r1, r2, r5, r2
 8011cf6:	0892      	lsrs	r2, r2, #2
 8011cf8:	212a      	movs	r1, #42	@ 0x2a
 8011cfa:	fb01 3312 	mls	r3, r1, r2, r3
 8011cfe:	287e      	cmp	r0, #126	@ 0x7e
 8011d00:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011d04:	f000 821a 	beq.w	801213c <uxr_read_framed_msg+0x4f0>
 8011d08:	2307      	movs	r3, #7
 8011d0a:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8011d0c:	7023      	strb	r3, [r4, #0]
 8011d0e:	e7ae      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011d10:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011d12:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011d16:	459e      	cmp	lr, r3
 8011d18:	d938      	bls.n	8011d8c <uxr_read_framed_msg+0x140>
 8011d1a:	ee07 8a90 	vmov	s15, r8
 8011d1e:	212a      	movs	r1, #42	@ 0x2a
 8011d20:	e020      	b.n	8011d64 <uxr_read_framed_msg+0x118>
 8011d22:	f89b c002 	ldrb.w	ip, [fp, #2]
 8011d26:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8011d2a:	f000 80d4 	beq.w	8011ed6 <uxr_read_framed_msg+0x28a>
 8011d2e:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011d32:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011d36:	f000 8219 	beq.w	801216c <uxr_read_framed_msg+0x520>
 8011d3a:	f806 c003 	strb.w	ip, [r6, r3]
 8011d3e:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8011d42:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011d44:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011d48:	ea8a 000c 	eor.w	r0, sl, ip
 8011d4c:	b2c0      	uxtb	r0, r0
 8011d4e:	3301      	adds	r3, #1
 8011d50:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8011d54:	b29b      	uxth	r3, r3
 8011d56:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8011d5a:	4573      	cmp	r3, lr
 8011d5c:	8663      	strh	r3, [r4, #50]	@ 0x32
 8011d5e:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8011d60:	f080 8120 	bcs.w	8011fa4 <uxr_read_framed_msg+0x358>
 8011d64:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8011d68:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011d6c:	f100 0c01 	add.w	ip, r0, #1
 8011d70:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011d74:	fba5 8202 	umull	r8, r2, r5, r2
 8011d78:	0892      	lsrs	r2, r2, #2
 8011d7a:	4582      	cmp	sl, r0
 8011d7c:	eb04 0b00 	add.w	fp, r4, r0
 8011d80:	fb01 c212 	mls	r2, r1, r2, ip
 8011d84:	d1cd      	bne.n	8011d22 <uxr_read_framed_msg+0xd6>
 8011d86:	ee17 8a90 	vmov	r8, s15
 8011d8a:	459e      	cmp	lr, r3
 8011d8c:	f040 8111 	bne.w	8011fb2 <uxr_read_framed_msg+0x366>
 8011d90:	2306      	movs	r3, #6
 8011d92:	7023      	strb	r3, [r4, #0]
 8011d94:	e76b      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011d96:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011d9a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011d9e:	4298      	cmp	r0, r3
 8011da0:	f000 80c2 	beq.w	8011f28 <uxr_read_framed_msg+0x2dc>
 8011da4:	18e2      	adds	r2, r4, r3
 8011da6:	7891      	ldrb	r1, [r2, #2]
 8011da8:	297d      	cmp	r1, #125	@ 0x7d
 8011daa:	f000 814c 	beq.w	8012046 <uxr_read_framed_msg+0x3fa>
 8011dae:	3301      	adds	r3, #1
 8011db0:	085a      	lsrs	r2, r3, #1
 8011db2:	fba5 0202 	umull	r0, r2, r5, r2
 8011db6:	0892      	lsrs	r2, r2, #2
 8011db8:	202a      	movs	r0, #42	@ 0x2a
 8011dba:	fb00 3312 	mls	r3, r0, r2, r3
 8011dbe:	297e      	cmp	r1, #126	@ 0x7e
 8011dc0:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011dc4:	f000 81ca 	beq.w	801215c <uxr_read_framed_msg+0x510>
 8011dc8:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8011dca:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8011dce:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011dd0:	b29b      	uxth	r3, r3
 8011dd2:	2000      	movs	r0, #0
 8011dd4:	428b      	cmp	r3, r1
 8011dd6:	8623      	strh	r3, [r4, #48]	@ 0x30
 8011dd8:	8660      	strh	r0, [r4, #50]	@ 0x32
 8011dda:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8011ddc:	f240 80df 	bls.w	8011f9e <uxr_read_framed_msg+0x352>
 8011de0:	7020      	strb	r0, [r4, #0]
 8011de2:	b003      	add	sp, #12
 8011de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011de8:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011dec:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011df0:	4299      	cmp	r1, r3
 8011df2:	f000 80a8 	beq.w	8011f46 <uxr_read_framed_msg+0x2fa>
 8011df6:	18e2      	adds	r2, r4, r3
 8011df8:	7890      	ldrb	r0, [r2, #2]
 8011dfa:	287d      	cmp	r0, #125	@ 0x7d
 8011dfc:	f000 8164 	beq.w	80120c8 <uxr_read_framed_msg+0x47c>
 8011e00:	3301      	adds	r3, #1
 8011e02:	085a      	lsrs	r2, r3, #1
 8011e04:	fba5 1202 	umull	r1, r2, r5, r2
 8011e08:	0892      	lsrs	r2, r2, #2
 8011e0a:	212a      	movs	r1, #42	@ 0x2a
 8011e0c:	fb01 3312 	mls	r3, r1, r2, r3
 8011e10:	287e      	cmp	r0, #126	@ 0x7e
 8011e12:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011e16:	f000 8191 	beq.w	801213c <uxr_read_framed_msg+0x4f0>
 8011e1a:	2304      	movs	r3, #4
 8011e1c:	8620      	strh	r0, [r4, #48]	@ 0x30
 8011e1e:	7023      	strb	r3, [r4, #0]
 8011e20:	e725      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011e22:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011e26:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011e2a:	4290      	cmp	r0, r2
 8011e2c:	f000 80b3 	beq.w	8011f96 <uxr_read_framed_msg+0x34a>
 8011e30:	18a3      	adds	r3, r4, r2
 8011e32:	7899      	ldrb	r1, [r3, #2]
 8011e34:	297d      	cmp	r1, #125	@ 0x7d
 8011e36:	f000 8164 	beq.w	8012102 <uxr_read_framed_msg+0x4b6>
 8011e3a:	3201      	adds	r2, #1
 8011e3c:	0850      	lsrs	r0, r2, #1
 8011e3e:	fba5 3000 	umull	r3, r0, r5, r0
 8011e42:	0880      	lsrs	r0, r0, #2
 8011e44:	232a      	movs	r3, #42	@ 0x2a
 8011e46:	fb03 2210 	mls	r2, r3, r0, r2
 8011e4a:	297e      	cmp	r1, #126	@ 0x7e
 8011e4c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011e50:	f000 8188 	beq.w	8012164 <uxr_read_framed_msg+0x518>
 8011e54:	7863      	ldrb	r3, [r4, #1]
 8011e56:	428b      	cmp	r3, r1
 8011e58:	bf0c      	ite	eq
 8011e5a:	2303      	moveq	r3, #3
 8011e5c:	2300      	movne	r3, #0
 8011e5e:	7023      	strb	r3, [r4, #0]
 8011e60:	e705      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011e62:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011e66:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	4299      	cmp	r1, r3
 8011e6e:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8011e72:	d06c      	beq.n	8011f4e <uxr_read_framed_msg+0x302>
 8011e74:	18e2      	adds	r2, r4, r3
 8011e76:	7890      	ldrb	r0, [r2, #2]
 8011e78:	287d      	cmp	r0, #125	@ 0x7d
 8011e7a:	f000 8101 	beq.w	8012080 <uxr_read_framed_msg+0x434>
 8011e7e:	3301      	adds	r3, #1
 8011e80:	085a      	lsrs	r2, r3, #1
 8011e82:	fba5 1202 	umull	r1, r2, r5, r2
 8011e86:	0892      	lsrs	r2, r2, #2
 8011e88:	212a      	movs	r1, #42	@ 0x2a
 8011e8a:	fb01 3312 	mls	r3, r1, r2, r3
 8011e8e:	287e      	cmp	r0, #126	@ 0x7e
 8011e90:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8011e94:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011e98:	d059      	beq.n	8011f4e <uxr_read_framed_msg+0x302>
 8011e9a:	2302      	movs	r3, #2
 8011e9c:	7023      	strb	r3, [r4, #0]
 8011e9e:	e6e6      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011ea0:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011ea4:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011ea8:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8011eac:	1c51      	adds	r1, r2, #1
 8011eae:	084b      	lsrs	r3, r1, #1
 8011eb0:	fba5 c303 	umull	ip, r3, r5, r3
 8011eb4:	089b      	lsrs	r3, r3, #2
 8011eb6:	fb0e 1313 	mls	r3, lr, r3, r1
 8011eba:	4592      	cmp	sl, r2
 8011ebc:	eb04 0002 	add.w	r0, r4, r2
 8011ec0:	b2da      	uxtb	r2, r3
 8011ec2:	f43f af04 	beq.w	8011cce <uxr_read_framed_msg+0x82>
 8011ec6:	7883      	ldrb	r3, [r0, #2]
 8011ec8:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011ecc:	2b7e      	cmp	r3, #126	@ 0x7e
 8011ece:	d1ed      	bne.n	8011eac <uxr_read_framed_msg+0x260>
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	7023      	strb	r3, [r4, #0]
 8011ed4:	e6cb      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011ed6:	f100 0c01 	add.w	ip, r0, #1
 8011eda:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011ede:	fba5 8202 	umull	r8, r2, r5, r2
 8011ee2:	0892      	lsrs	r2, r2, #2
 8011ee4:	fb01 c212 	mls	r2, r1, r2, ip
 8011ee8:	eb04 0c02 	add.w	ip, r4, r2
 8011eec:	b2d2      	uxtb	r2, r2
 8011eee:	4592      	cmp	sl, r2
 8011ef0:	f100 0002 	add.w	r0, r0, #2
 8011ef4:	f43f af47 	beq.w	8011d86 <uxr_read_framed_msg+0x13a>
 8011ef8:	0842      	lsrs	r2, r0, #1
 8011efa:	f89c a002 	ldrb.w	sl, [ip, #2]
 8011efe:	fba5 8202 	umull	r8, r2, r5, r2
 8011f02:	0892      	lsrs	r2, r2, #2
 8011f04:	fb01 0012 	mls	r0, r1, r2, r0
 8011f08:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8011f0c:	f08a 0c20 	eor.w	ip, sl, #32
 8011f10:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8011f14:	f47f af11 	bne.w	8011d3a <uxr_read_framed_msg+0xee>
 8011f18:	459e      	cmp	lr, r3
 8011f1a:	ee17 8a90 	vmov	r8, s15
 8011f1e:	f43f af37 	beq.w	8011d90 <uxr_read_framed_msg+0x144>
 8011f22:	2301      	movs	r3, #1
 8011f24:	7023      	strb	r3, [r4, #0]
 8011f26:	e6a2      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011f28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f2a:	9300      	str	r3, [sp, #0]
 8011f2c:	2301      	movs	r3, #1
 8011f2e:	9301      	str	r3, [sp, #4]
 8011f30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f32:	464a      	mov	r2, r9
 8011f34:	4641      	mov	r1, r8
 8011f36:	4620      	mov	r0, r4
 8011f38:	f7ff fe06 	bl	8011b48 <uxr_framing_read_transport>
 8011f3c:	2800      	cmp	r0, #0
 8011f3e:	f43f aec6 	beq.w	8011cce <uxr_read_framed_msg+0x82>
 8011f42:	7823      	ldrb	r3, [r4, #0]
 8011f44:	e693      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011f46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f48:	9300      	str	r3, [sp, #0]
 8011f4a:	2302      	movs	r3, #2
 8011f4c:	e7ef      	b.n	8011f2e <uxr_read_framed_msg+0x2e2>
 8011f4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f50:	9300      	str	r3, [sp, #0]
 8011f52:	2304      	movs	r3, #4
 8011f54:	9301      	str	r3, [sp, #4]
 8011f56:	464a      	mov	r2, r9
 8011f58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f5a:	4641      	mov	r1, r8
 8011f5c:	4620      	mov	r0, r4
 8011f5e:	f7ff fdf3 	bl	8011b48 <uxr_framing_read_transport>
 8011f62:	2800      	cmp	r0, #0
 8011f64:	d1ed      	bne.n	8011f42 <uxr_read_framed_msg+0x2f6>
 8011f66:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011f6a:	2b7e      	cmp	r3, #126	@ 0x7e
 8011f6c:	d0e9      	beq.n	8011f42 <uxr_read_framed_msg+0x2f6>
 8011f6e:	e6ae      	b.n	8011cce <uxr_read_framed_msg+0x82>
 8011f70:	30c30c31 	.word	0x30c30c31
 8011f74:	0801af7c 	.word	0x0801af7c
 8011f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f7a:	9300      	str	r3, [sp, #0]
 8011f7c:	2305      	movs	r3, #5
 8011f7e:	9301      	str	r3, [sp, #4]
 8011f80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f82:	f7ff fde1 	bl	8011b48 <uxr_framing_read_transport>
 8011f86:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011f8a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	f43f ae9d 	beq.w	8011cce <uxr_read_framed_msg+0x82>
 8011f94:	e668      	b.n	8011c68 <uxr_read_framed_msg+0x1c>
 8011f96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f98:	9300      	str	r3, [sp, #0]
 8011f9a:	2303      	movs	r3, #3
 8011f9c:	e7c7      	b.n	8011f2e <uxr_read_framed_msg+0x2e2>
 8011f9e:	2305      	movs	r3, #5
 8011fa0:	7023      	strb	r3, [r4, #0]
 8011fa2:	e664      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 8011fa4:	ee17 8a90 	vmov	r8, s15
 8011fa8:	f43f aef2 	beq.w	8011d90 <uxr_read_framed_msg+0x144>
 8011fac:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011fb0:	d08e      	beq.n	8011ed0 <uxr_read_framed_msg+0x284>
 8011fb2:	ebae 0303 	sub.w	r3, lr, r3
 8011fb6:	3302      	adds	r3, #2
 8011fb8:	9301      	str	r3, [sp, #4]
 8011fba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fbc:	9300      	str	r3, [sp, #0]
 8011fbe:	e7b7      	b.n	8011f30 <uxr_read_framed_msg+0x2e4>
 8011fc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011fc2:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011fc6:	7013      	strb	r3, [r2, #0]
 8011fc8:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8011fca:	b003      	add	sp, #12
 8011fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd0:	f103 0c01 	add.w	ip, r3, #1
 8011fd4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011fd8:	fba5 0202 	umull	r0, r2, r5, r2
 8011fdc:	0892      	lsrs	r2, r2, #2
 8011fde:	202a      	movs	r0, #42	@ 0x2a
 8011fe0:	fb00 c212 	mls	r2, r0, r2, ip
 8011fe4:	fa5f fc82 	uxtb.w	ip, r2
 8011fe8:	4561      	cmp	r1, ip
 8011fea:	d09d      	beq.n	8011f28 <uxr_read_framed_msg+0x2dc>
 8011fec:	3302      	adds	r3, #2
 8011fee:	4422      	add	r2, r4
 8011ff0:	0859      	lsrs	r1, r3, #1
 8011ff2:	7892      	ldrb	r2, [r2, #2]
 8011ff4:	fba5 c101 	umull	ip, r1, r5, r1
 8011ff8:	0889      	lsrs	r1, r1, #2
 8011ffa:	fb00 3311 	mls	r3, r0, r1, r3
 8011ffe:	2a7e      	cmp	r2, #126	@ 0x7e
 8012000:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012004:	f000 80aa 	beq.w	801215c <uxr_read_framed_msg+0x510>
 8012008:	f082 0220 	eor.w	r2, r2, #32
 801200c:	e654      	b.n	8011cb8 <uxr_read_framed_msg+0x6c>
 801200e:	1c58      	adds	r0, r3, #1
 8012010:	0842      	lsrs	r2, r0, #1
 8012012:	fba5 c202 	umull	ip, r2, r5, r2
 8012016:	0892      	lsrs	r2, r2, #2
 8012018:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801201c:	fb0c 0212 	mls	r2, ip, r2, r0
 8012020:	b2d0      	uxtb	r0, r2
 8012022:	4281      	cmp	r1, r0
 8012024:	d08f      	beq.n	8011f46 <uxr_read_framed_msg+0x2fa>
 8012026:	4422      	add	r2, r4
 8012028:	3302      	adds	r3, #2
 801202a:	7890      	ldrb	r0, [r2, #2]
 801202c:	085a      	lsrs	r2, r3, #1
 801202e:	fba5 1202 	umull	r1, r2, r5, r2
 8012032:	0892      	lsrs	r2, r2, #2
 8012034:	fb0c 3312 	mls	r3, ip, r2, r3
 8012038:	287e      	cmp	r0, #126	@ 0x7e
 801203a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801203e:	d07d      	beq.n	801213c <uxr_read_framed_msg+0x4f0>
 8012040:	f080 0020 	eor.w	r0, r0, #32
 8012044:	e660      	b.n	8011d08 <uxr_read_framed_msg+0xbc>
 8012046:	1c59      	adds	r1, r3, #1
 8012048:	084a      	lsrs	r2, r1, #1
 801204a:	fba5 c202 	umull	ip, r2, r5, r2
 801204e:	0892      	lsrs	r2, r2, #2
 8012050:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012054:	fb0c 1212 	mls	r2, ip, r2, r1
 8012058:	b2d1      	uxtb	r1, r2
 801205a:	4288      	cmp	r0, r1
 801205c:	f43f af64 	beq.w	8011f28 <uxr_read_framed_msg+0x2dc>
 8012060:	4422      	add	r2, r4
 8012062:	3302      	adds	r3, #2
 8012064:	7891      	ldrb	r1, [r2, #2]
 8012066:	085a      	lsrs	r2, r3, #1
 8012068:	fba5 0202 	umull	r0, r2, r5, r2
 801206c:	0892      	lsrs	r2, r2, #2
 801206e:	fb0c 3312 	mls	r3, ip, r2, r3
 8012072:	297e      	cmp	r1, #126	@ 0x7e
 8012074:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012078:	d070      	beq.n	801215c <uxr_read_framed_msg+0x510>
 801207a:	f081 0120 	eor.w	r1, r1, #32
 801207e:	e6a3      	b.n	8011dc8 <uxr_read_framed_msg+0x17c>
 8012080:	f103 0c01 	add.w	ip, r3, #1
 8012084:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012088:	fba5 0202 	umull	r0, r2, r5, r2
 801208c:	0892      	lsrs	r2, r2, #2
 801208e:	202a      	movs	r0, #42	@ 0x2a
 8012090:	fb00 c212 	mls	r2, r0, r2, ip
 8012094:	fa5f fc82 	uxtb.w	ip, r2
 8012098:	4561      	cmp	r1, ip
 801209a:	f43f af58 	beq.w	8011f4e <uxr_read_framed_msg+0x302>
 801209e:	4422      	add	r2, r4
 80120a0:	3302      	adds	r3, #2
 80120a2:	7891      	ldrb	r1, [r2, #2]
 80120a4:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80120a8:	085a      	lsrs	r2, r3, #1
 80120aa:	fba5 c202 	umull	ip, r2, r5, r2
 80120ae:	0892      	lsrs	r2, r2, #2
 80120b0:	fb00 3312 	mls	r3, r0, r2, r3
 80120b4:	297e      	cmp	r1, #126	@ 0x7e
 80120b6:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80120ba:	f43f af48 	beq.w	8011f4e <uxr_read_framed_msg+0x302>
 80120be:	f081 0120 	eor.w	r1, r1, #32
 80120c2:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80120c6:	e6e8      	b.n	8011e9a <uxr_read_framed_msg+0x24e>
 80120c8:	1c58      	adds	r0, r3, #1
 80120ca:	0842      	lsrs	r2, r0, #1
 80120cc:	fba5 c202 	umull	ip, r2, r5, r2
 80120d0:	0892      	lsrs	r2, r2, #2
 80120d2:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 80120d6:	fb0c 0212 	mls	r2, ip, r2, r0
 80120da:	b2d0      	uxtb	r0, r2
 80120dc:	4281      	cmp	r1, r0
 80120de:	f43f af32 	beq.w	8011f46 <uxr_read_framed_msg+0x2fa>
 80120e2:	4422      	add	r2, r4
 80120e4:	3302      	adds	r3, #2
 80120e6:	7890      	ldrb	r0, [r2, #2]
 80120e8:	085a      	lsrs	r2, r3, #1
 80120ea:	fba5 1202 	umull	r1, r2, r5, r2
 80120ee:	0892      	lsrs	r2, r2, #2
 80120f0:	fb0c 3312 	mls	r3, ip, r2, r3
 80120f4:	287e      	cmp	r0, #126	@ 0x7e
 80120f6:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80120fa:	d01f      	beq.n	801213c <uxr_read_framed_msg+0x4f0>
 80120fc:	f080 0020 	eor.w	r0, r0, #32
 8012100:	e68b      	b.n	8011e1a <uxr_read_framed_msg+0x1ce>
 8012102:	1c51      	adds	r1, r2, #1
 8012104:	084b      	lsrs	r3, r1, #1
 8012106:	fba5 c303 	umull	ip, r3, r5, r3
 801210a:	089b      	lsrs	r3, r3, #2
 801210c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012110:	fb0c 1313 	mls	r3, ip, r3, r1
 8012114:	b2d9      	uxtb	r1, r3
 8012116:	4288      	cmp	r0, r1
 8012118:	f43f af3d 	beq.w	8011f96 <uxr_read_framed_msg+0x34a>
 801211c:	3202      	adds	r2, #2
 801211e:	4423      	add	r3, r4
 8012120:	0850      	lsrs	r0, r2, #1
 8012122:	789b      	ldrb	r3, [r3, #2]
 8012124:	fba5 1000 	umull	r1, r0, r5, r0
 8012128:	0880      	lsrs	r0, r0, #2
 801212a:	fb0c 2210 	mls	r2, ip, r0, r2
 801212e:	2b7e      	cmp	r3, #126	@ 0x7e
 8012130:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012134:	d016      	beq.n	8012164 <uxr_read_framed_msg+0x518>
 8012136:	f083 0120 	eor.w	r1, r3, #32
 801213a:	e68b      	b.n	8011e54 <uxr_read_framed_msg+0x208>
 801213c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801213e:	9300      	str	r3, [sp, #0]
 8012140:	2302      	movs	r3, #2
 8012142:	9301      	str	r3, [sp, #4]
 8012144:	464a      	mov	r2, r9
 8012146:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012148:	4641      	mov	r1, r8
 801214a:	4620      	mov	r0, r4
 801214c:	f7ff fcfc 	bl	8011b48 <uxr_framing_read_transport>
 8012150:	2800      	cmp	r0, #0
 8012152:	f47f aef6 	bne.w	8011f42 <uxr_read_framed_msg+0x2f6>
 8012156:	2301      	movs	r3, #1
 8012158:	7023      	strb	r3, [r4, #0]
 801215a:	e588      	b.n	8011c6e <uxr_read_framed_msg+0x22>
 801215c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801215e:	9300      	str	r3, [sp, #0]
 8012160:	2301      	movs	r3, #1
 8012162:	e7ee      	b.n	8012142 <uxr_read_framed_msg+0x4f6>
 8012164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012166:	9300      	str	r3, [sp, #0]
 8012168:	2303      	movs	r3, #3
 801216a:	e7ea      	b.n	8012142 <uxr_read_framed_msg+0x4f6>
 801216c:	ee17 8a90 	vmov	r8, s15
 8012170:	e6ae      	b.n	8011ed0 <uxr_read_framed_msg+0x284>
 8012172:	bf00      	nop

08012174 <uxr_stream_id>:
 8012174:	2901      	cmp	r1, #1
 8012176:	b082      	sub	sp, #8
 8012178:	d01d      	beq.n	80121b6 <uxr_stream_id+0x42>
 801217a:	2902      	cmp	r1, #2
 801217c:	f04f 0c00 	mov.w	ip, #0
 8012180:	d01e      	beq.n	80121c0 <uxr_stream_id+0x4c>
 8012182:	2300      	movs	r3, #0
 8012184:	f36c 0307 	bfi	r3, ip, #0, #8
 8012188:	f360 230f 	bfi	r3, r0, #8, #8
 801218c:	f361 4317 	bfi	r3, r1, #16, #8
 8012190:	f362 631f 	bfi	r3, r2, #24, #8
 8012194:	b2da      	uxtb	r2, r3
 8012196:	2000      	movs	r0, #0
 8012198:	f362 0007 	bfi	r0, r2, #0, #8
 801219c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80121a0:	f362 200f 	bfi	r0, r2, #8, #8
 80121a4:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80121a8:	f362 4017 	bfi	r0, r2, #16, #8
 80121ac:	0e1b      	lsrs	r3, r3, #24
 80121ae:	f363 601f 	bfi	r0, r3, #24, #8
 80121b2:	b002      	add	sp, #8
 80121b4:	4770      	bx	lr
 80121b6:	f100 0c01 	add.w	ip, r0, #1
 80121ba:	fa5f fc8c 	uxtb.w	ip, ip
 80121be:	e7e0      	b.n	8012182 <uxr_stream_id+0xe>
 80121c0:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 80121c4:	e7dd      	b.n	8012182 <uxr_stream_id+0xe>
 80121c6:	bf00      	nop

080121c8 <uxr_stream_id_from_raw>:
 80121c8:	b082      	sub	sp, #8
 80121ca:	b130      	cbz	r0, 80121da <uxr_stream_id_from_raw+0x12>
 80121cc:	0603      	lsls	r3, r0, #24
 80121ce:	d420      	bmi.n	8012212 <uxr_stream_id_from_raw+0x4a>
 80121d0:	1e42      	subs	r2, r0, #1
 80121d2:	b2d2      	uxtb	r2, r2
 80121d4:	f04f 0c01 	mov.w	ip, #1
 80121d8:	e001      	b.n	80121de <uxr_stream_id_from_raw+0x16>
 80121da:	4684      	mov	ip, r0
 80121dc:	4602      	mov	r2, r0
 80121de:	2300      	movs	r3, #0
 80121e0:	f360 0307 	bfi	r3, r0, #0, #8
 80121e4:	f362 230f 	bfi	r3, r2, #8, #8
 80121e8:	f36c 4317 	bfi	r3, ip, #16, #8
 80121ec:	f361 631f 	bfi	r3, r1, #24, #8
 80121f0:	b2da      	uxtb	r2, r3
 80121f2:	2000      	movs	r0, #0
 80121f4:	f362 0007 	bfi	r0, r2, #0, #8
 80121f8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80121fc:	f362 200f 	bfi	r0, r2, #8, #8
 8012200:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012204:	f362 4017 	bfi	r0, r2, #16, #8
 8012208:	0e1b      	lsrs	r3, r3, #24
 801220a:	f363 601f 	bfi	r0, r3, #24, #8
 801220e:	b002      	add	sp, #8
 8012210:	4770      	bx	lr
 8012212:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8012216:	f04f 0c02 	mov.w	ip, #2
 801221a:	e7e0      	b.n	80121de <uxr_stream_id_from_raw+0x16>

0801221c <uxr_init_stream_storage>:
 801221c:	2300      	movs	r3, #0
 801221e:	7403      	strb	r3, [r0, #16]
 8012220:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012224:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8012228:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 801222c:	4770      	bx	lr
 801222e:	bf00      	nop

08012230 <uxr_reset_stream_storage>:
 8012230:	b570      	push	{r4, r5, r6, lr}
 8012232:	7c03      	ldrb	r3, [r0, #16]
 8012234:	4604      	mov	r4, r0
 8012236:	b153      	cbz	r3, 801224e <uxr_reset_stream_storage+0x1e>
 8012238:	4606      	mov	r6, r0
 801223a:	2500      	movs	r5, #0
 801223c:	4630      	mov	r0, r6
 801223e:	f005 fe9b 	bl	8017f78 <uxr_reset_output_best_effort_stream>
 8012242:	7c23      	ldrb	r3, [r4, #16]
 8012244:	3501      	adds	r5, #1
 8012246:	42ab      	cmp	r3, r5
 8012248:	f106 0610 	add.w	r6, r6, #16
 801224c:	d8f6      	bhi.n	801223c <uxr_reset_stream_storage+0xc>
 801224e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012252:	b163      	cbz	r3, 801226e <uxr_reset_stream_storage+0x3e>
 8012254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012258:	2500      	movs	r5, #0
 801225a:	4630      	mov	r0, r6
 801225c:	f005 fc8e 	bl	8017b7c <uxr_reset_input_best_effort_stream>
 8012260:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012264:	3501      	adds	r5, #1
 8012266:	42ab      	cmp	r3, r5
 8012268:	f106 0602 	add.w	r6, r6, #2
 801226c:	d8f5      	bhi.n	801225a <uxr_reset_stream_storage+0x2a>
 801226e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012272:	b163      	cbz	r3, 801228e <uxr_reset_stream_storage+0x5e>
 8012274:	f104 0618 	add.w	r6, r4, #24
 8012278:	2500      	movs	r5, #0
 801227a:	4630      	mov	r0, r6
 801227c:	f005 ff28 	bl	80180d0 <uxr_reset_output_reliable_stream>
 8012280:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012284:	3501      	adds	r5, #1
 8012286:	42ab      	cmp	r3, r5
 8012288:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 801228c:	d8f5      	bhi.n	801227a <uxr_reset_stream_storage+0x4a>
 801228e:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012292:	b163      	cbz	r3, 80122ae <uxr_reset_stream_storage+0x7e>
 8012294:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8012298:	2500      	movs	r5, #0
 801229a:	4630      	mov	r0, r6
 801229c:	f005 fce2 	bl	8017c64 <uxr_reset_input_reliable_stream>
 80122a0:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80122a4:	3501      	adds	r5, #1
 80122a6:	42ab      	cmp	r3, r5
 80122a8:	f106 0618 	add.w	r6, r6, #24
 80122ac:	d8f5      	bhi.n	801229a <uxr_reset_stream_storage+0x6a>
 80122ae:	bd70      	pop	{r4, r5, r6, pc}

080122b0 <uxr_add_output_best_effort_buffer>:
 80122b0:	b510      	push	{r4, lr}
 80122b2:	7c04      	ldrb	r4, [r0, #16]
 80122b4:	f104 0c01 	add.w	ip, r4, #1
 80122b8:	b082      	sub	sp, #8
 80122ba:	f880 c010 	strb.w	ip, [r0, #16]
 80122be:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80122c2:	f005 fe4f 	bl	8017f64 <uxr_init_output_best_effort_stream>
 80122c6:	2201      	movs	r2, #1
 80122c8:	4611      	mov	r1, r2
 80122ca:	4620      	mov	r0, r4
 80122cc:	b002      	add	sp, #8
 80122ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122d2:	f7ff bf4f 	b.w	8012174 <uxr_stream_id>
 80122d6:	bf00      	nop

080122d8 <uxr_add_output_reliable_buffer>:
 80122d8:	b510      	push	{r4, lr}
 80122da:	b084      	sub	sp, #16
 80122dc:	4684      	mov	ip, r0
 80122de:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80122e2:	9000      	str	r0, [sp, #0]
 80122e4:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 80122e8:	2028      	movs	r0, #40	@ 0x28
 80122ea:	fb00 c004 	mla	r0, r0, r4, ip
 80122ee:	f104 0e01 	add.w	lr, r4, #1
 80122f2:	3018      	adds	r0, #24
 80122f4:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 80122f8:	f005 feb2 	bl	8018060 <uxr_init_output_reliable_stream>
 80122fc:	2201      	movs	r2, #1
 80122fe:	2102      	movs	r1, #2
 8012300:	4620      	mov	r0, r4
 8012302:	b004      	add	sp, #16
 8012304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012308:	f7ff bf34 	b.w	8012174 <uxr_stream_id>

0801230c <uxr_add_input_best_effort_buffer>:
 801230c:	b510      	push	{r4, lr}
 801230e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012312:	4603      	mov	r3, r0
 8012314:	1c62      	adds	r2, r4, #1
 8012316:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 801231a:	b082      	sub	sp, #8
 801231c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8012320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012324:	f005 fc26 	bl	8017b74 <uxr_init_input_best_effort_stream>
 8012328:	2200      	movs	r2, #0
 801232a:	2101      	movs	r1, #1
 801232c:	4620      	mov	r0, r4
 801232e:	b002      	add	sp, #8
 8012330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012334:	f7ff bf1e 	b.w	8012174 <uxr_stream_id>

08012338 <uxr_add_input_reliable_buffer>:
 8012338:	b510      	push	{r4, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	4684      	mov	ip, r0
 801233e:	9806      	ldr	r0, [sp, #24]
 8012340:	9000      	str	r0, [sp, #0]
 8012342:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8012346:	2018      	movs	r0, #24
 8012348:	fb00 c004 	mla	r0, r0, r4, ip
 801234c:	f104 0e01 	add.w	lr, r4, #1
 8012350:	3048      	adds	r0, #72	@ 0x48
 8012352:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8012356:	f005 fc59 	bl	8017c0c <uxr_init_input_reliable_stream>
 801235a:	2200      	movs	r2, #0
 801235c:	2102      	movs	r1, #2
 801235e:	4620      	mov	r0, r4
 8012360:	b004      	add	sp, #16
 8012362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012366:	f7ff bf05 	b.w	8012174 <uxr_stream_id>
 801236a:	bf00      	nop

0801236c <uxr_get_output_best_effort_stream>:
 801236c:	7c03      	ldrb	r3, [r0, #16]
 801236e:	428b      	cmp	r3, r1
 8012370:	bf8c      	ite	hi
 8012372:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8012376:	2000      	movls	r0, #0
 8012378:	4770      	bx	lr
 801237a:	bf00      	nop

0801237c <uxr_get_output_reliable_stream>:
 801237c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012380:	428b      	cmp	r3, r1
 8012382:	bf83      	ittte	hi
 8012384:	2328      	movhi	r3, #40	@ 0x28
 8012386:	fb03 0001 	mlahi	r0, r3, r1, r0
 801238a:	3018      	addhi	r0, #24
 801238c:	2000      	movls	r0, #0
 801238e:	4770      	bx	lr

08012390 <uxr_get_input_best_effort_stream>:
 8012390:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8012394:	428b      	cmp	r3, r1
 8012396:	bf86      	itte	hi
 8012398:	3121      	addhi	r1, #33	@ 0x21
 801239a:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 801239e:	2000      	movls	r0, #0
 80123a0:	4770      	bx	lr
 80123a2:	bf00      	nop

080123a4 <uxr_get_input_reliable_stream>:
 80123a4:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80123a8:	428b      	cmp	r3, r1
 80123aa:	bf83      	ittte	hi
 80123ac:	2318      	movhi	r3, #24
 80123ae:	fb03 0001 	mlahi	r0, r3, r1, r0
 80123b2:	3048      	addhi	r0, #72	@ 0x48
 80123b4:	2000      	movls	r0, #0
 80123b6:	4770      	bx	lr

080123b8 <uxr_output_streams_confirmed>:
 80123b8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80123bc:	b183      	cbz	r3, 80123e0 <uxr_output_streams_confirmed+0x28>
 80123be:	b570      	push	{r4, r5, r6, lr}
 80123c0:	4606      	mov	r6, r0
 80123c2:	f100 0518 	add.w	r5, r0, #24
 80123c6:	2400      	movs	r4, #0
 80123c8:	e001      	b.n	80123ce <uxr_output_streams_confirmed+0x16>
 80123ca:	3528      	adds	r5, #40	@ 0x28
 80123cc:	b138      	cbz	r0, 80123de <uxr_output_streams_confirmed+0x26>
 80123ce:	4628      	mov	r0, r5
 80123d0:	f006 f8ee 	bl	80185b0 <uxr_is_output_up_to_date>
 80123d4:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 80123d8:	3401      	adds	r4, #1
 80123da:	42a3      	cmp	r3, r4
 80123dc:	d8f5      	bhi.n	80123ca <uxr_output_streams_confirmed+0x12>
 80123de:	bd70      	pop	{r4, r5, r6, pc}
 80123e0:	2001      	movs	r0, #1
 80123e2:	4770      	bx	lr

080123e4 <uxr_buffer_submessage_header>:
 80123e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123e6:	4604      	mov	r4, r0
 80123e8:	460e      	mov	r6, r1
 80123ea:	2104      	movs	r1, #4
 80123ec:	4615      	mov	r5, r2
 80123ee:	461f      	mov	r7, r3
 80123f0:	f7fd fd2a 	bl	800fe48 <ucdr_align_to>
 80123f4:	2301      	movs	r3, #1
 80123f6:	ea47 0203 	orr.w	r2, r7, r3
 80123fa:	4631      	mov	r1, r6
 80123fc:	7523      	strb	r3, [r4, #20]
 80123fe:	4620      	mov	r0, r4
 8012400:	462b      	mov	r3, r5
 8012402:	f000 fa27 	bl	8012854 <uxr_serialize_submessage_header>
 8012406:	4620      	mov	r0, r4
 8012408:	f7fd fd34 	bl	800fe74 <ucdr_buffer_remaining>
 801240c:	42a8      	cmp	r0, r5
 801240e:	bf34      	ite	cc
 8012410:	2000      	movcc	r0, #0
 8012412:	2001      	movcs	r0, #1
 8012414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012416:	bf00      	nop

08012418 <uxr_read_submessage_header>:
 8012418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801241c:	4604      	mov	r4, r0
 801241e:	460d      	mov	r5, r1
 8012420:	2104      	movs	r1, #4
 8012422:	4616      	mov	r6, r2
 8012424:	4698      	mov	r8, r3
 8012426:	f7fd fd0f 	bl	800fe48 <ucdr_align_to>
 801242a:	4620      	mov	r0, r4
 801242c:	f7fd fd22 	bl	800fe74 <ucdr_buffer_remaining>
 8012430:	2803      	cmp	r0, #3
 8012432:	bf8c      	ite	hi
 8012434:	2701      	movhi	r7, #1
 8012436:	2700      	movls	r7, #0
 8012438:	d802      	bhi.n	8012440 <uxr_read_submessage_header+0x28>
 801243a:	4638      	mov	r0, r7
 801243c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012440:	4633      	mov	r3, r6
 8012442:	4642      	mov	r2, r8
 8012444:	4620      	mov	r0, r4
 8012446:	4629      	mov	r1, r5
 8012448:	f000 fa18 	bl	801287c <uxr_deserialize_submessage_header>
 801244c:	f898 3000 	ldrb.w	r3, [r8]
 8012450:	f003 0201 	and.w	r2, r3, #1
 8012454:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8012458:	f888 3000 	strb.w	r3, [r8]
 801245c:	7522      	strb	r2, [r4, #20]
 801245e:	4638      	mov	r0, r7
 8012460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012464 <uxr_submessage_padding>:
 8012464:	f010 0003 	ands.w	r0, r0, #3
 8012468:	bf18      	it	ne
 801246a:	f1c0 0004 	rsbne	r0, r0, #4
 801246e:	4770      	bx	lr

08012470 <uxr_millis>:
 8012470:	b510      	push	{r4, lr}
 8012472:	b084      	sub	sp, #16
 8012474:	4669      	mov	r1, sp
 8012476:	2001      	movs	r0, #1
 8012478:	f7ef feca 	bl	8002210 <clock_gettime>
 801247c:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8012480:	4906      	ldr	r1, [pc, #24]	@ (801249c <uxr_millis+0x2c>)
 8012482:	fba0 0301 	umull	r0, r3, r0, r1
 8012486:	1900      	adds	r0, r0, r4
 8012488:	fb01 3102 	mla	r1, r1, r2, r3
 801248c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8012490:	4a03      	ldr	r2, [pc, #12]	@ (80124a0 <uxr_millis+0x30>)
 8012492:	2300      	movs	r3, #0
 8012494:	f7ee f8e8 	bl	8000668 <__aeabi_ldivmod>
 8012498:	b004      	add	sp, #16
 801249a:	bd10      	pop	{r4, pc}
 801249c:	3b9aca00 	.word	0x3b9aca00
 80124a0:	000f4240 	.word	0x000f4240

080124a4 <uxr_nanos>:
 80124a4:	b510      	push	{r4, lr}
 80124a6:	b084      	sub	sp, #16
 80124a8:	4669      	mov	r1, sp
 80124aa:	2001      	movs	r0, #1
 80124ac:	f7ef feb0 	bl	8002210 <clock_gettime>
 80124b0:	4a06      	ldr	r2, [pc, #24]	@ (80124cc <uxr_nanos+0x28>)
 80124b2:	9800      	ldr	r0, [sp, #0]
 80124b4:	9902      	ldr	r1, [sp, #8]
 80124b6:	9c01      	ldr	r4, [sp, #4]
 80124b8:	fba0 0302 	umull	r0, r3, r0, r2
 80124bc:	1840      	adds	r0, r0, r1
 80124be:	fb02 3304 	mla	r3, r2, r4, r3
 80124c2:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80124c6:	b004      	add	sp, #16
 80124c8:	bd10      	pop	{r4, pc}
 80124ca:	bf00      	nop
 80124cc:	3b9aca00 	.word	0x3b9aca00

080124d0 <on_full_output_buffer_fragmented>:
 80124d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124d4:	460c      	mov	r4, r1
 80124d6:	b08a      	sub	sp, #40	@ 0x28
 80124d8:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 80124dc:	4606      	mov	r6, r0
 80124de:	f104 0008 	add.w	r0, r4, #8
 80124e2:	f7ff ff4b 	bl	801237c <uxr_get_output_reliable_stream>
 80124e6:	4605      	mov	r5, r0
 80124e8:	f006 f86c 	bl	80185c4 <get_available_free_slots>
 80124ec:	b968      	cbnz	r0, 801250a <on_full_output_buffer_fragmented+0x3a>
 80124ee:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 80124f2:	4620      	mov	r0, r4
 80124f4:	4798      	blx	r3
 80124f6:	b918      	cbnz	r0, 8012500 <on_full_output_buffer_fragmented+0x30>
 80124f8:	2001      	movs	r0, #1
 80124fa:	b00a      	add	sp, #40	@ 0x28
 80124fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012500:	4628      	mov	r0, r5
 8012502:	f006 f85f 	bl	80185c4 <get_available_free_slots>
 8012506:	2800      	cmp	r0, #0
 8012508:	d0f6      	beq.n	80124f8 <on_full_output_buffer_fragmented+0x28>
 801250a:	8929      	ldrh	r1, [r5, #8]
 801250c:	89eb      	ldrh	r3, [r5, #14]
 801250e:	7b28      	ldrb	r0, [r5, #12]
 8012510:	686a      	ldr	r2, [r5, #4]
 8012512:	fbb2 f8f1 	udiv	r8, r2, r1
 8012516:	fbb3 f2f1 	udiv	r2, r3, r1
 801251a:	fb01 3112 	mls	r1, r1, r2, r3
 801251e:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8012522:	b289      	uxth	r1, r1
 8012524:	fb08 f101 	mul.w	r1, r8, r1
 8012528:	30fc      	adds	r0, #252	@ 0xfc
 801252a:	f1a8 0804 	sub.w	r8, r8, #4
 801252e:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012532:	4440      	add	r0, r8
 8012534:	b287      	uxth	r7, r0
 8012536:	1bdb      	subs	r3, r3, r7
 8012538:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 801253c:	682b      	ldr	r3, [r5, #0]
 801253e:	3104      	adds	r1, #4
 8012540:	4419      	add	r1, r3
 8012542:	4642      	mov	r2, r8
 8012544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012548:	9300      	str	r3, [sp, #0]
 801254a:	a802      	add	r0, sp, #8
 801254c:	2300      	movs	r3, #0
 801254e:	f7fd fc4f 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8012552:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012556:	f102 0308 	add.w	r3, r2, #8
 801255a:	4543      	cmp	r3, r8
 801255c:	d928      	bls.n	80125b0 <on_full_output_buffer_fragmented+0xe0>
 801255e:	463a      	mov	r2, r7
 8012560:	2300      	movs	r3, #0
 8012562:	210d      	movs	r1, #13
 8012564:	a802      	add	r0, sp, #8
 8012566:	f7ff ff3d 	bl	80123e4 <uxr_buffer_submessage_header>
 801256a:	8929      	ldrh	r1, [r5, #8]
 801256c:	89eb      	ldrh	r3, [r5, #14]
 801256e:	fbb3 f2f1 	udiv	r2, r3, r1
 8012572:	fb01 3312 	mls	r3, r1, r2, r3
 8012576:	b29b      	uxth	r3, r3
 8012578:	686a      	ldr	r2, [r5, #4]
 801257a:	fbb2 f2f1 	udiv	r2, r2, r1
 801257e:	fb02 f303 	mul.w	r3, r2, r3
 8012582:	682a      	ldr	r2, [r5, #0]
 8012584:	f842 8003 	str.w	r8, [r2, r3]
 8012588:	89e8      	ldrh	r0, [r5, #14]
 801258a:	2101      	movs	r1, #1
 801258c:	f006 f83a 	bl	8018604 <uxr_seq_num_add>
 8012590:	9904      	ldr	r1, [sp, #16]
 8012592:	9a03      	ldr	r2, [sp, #12]
 8012594:	81e8      	strh	r0, [r5, #14]
 8012596:	1a52      	subs	r2, r2, r1
 8012598:	4630      	mov	r0, r6
 801259a:	f7fd fc3b 	bl	800fe14 <ucdr_init_buffer>
 801259e:	4630      	mov	r0, r6
 80125a0:	490f      	ldr	r1, [pc, #60]	@ (80125e0 <on_full_output_buffer_fragmented+0x110>)
 80125a2:	4622      	mov	r2, r4
 80125a4:	f7fd fc0a 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 80125a8:	2000      	movs	r0, #0
 80125aa:	b00a      	add	sp, #40	@ 0x28
 80125ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125b0:	b292      	uxth	r2, r2
 80125b2:	2302      	movs	r3, #2
 80125b4:	210d      	movs	r1, #13
 80125b6:	a802      	add	r0, sp, #8
 80125b8:	f7ff ff14 	bl	80123e4 <uxr_buffer_submessage_header>
 80125bc:	8928      	ldrh	r0, [r5, #8]
 80125be:	89eb      	ldrh	r3, [r5, #14]
 80125c0:	fbb3 f1f0 	udiv	r1, r3, r0
 80125c4:	fb00 3311 	mls	r3, r0, r1, r3
 80125c8:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80125cc:	6869      	ldr	r1, [r5, #4]
 80125ce:	fbb1 f1f0 	udiv	r1, r1, r0
 80125d2:	b29b      	uxth	r3, r3
 80125d4:	fb01 f303 	mul.w	r3, r1, r3
 80125d8:	6829      	ldr	r1, [r5, #0]
 80125da:	3208      	adds	r2, #8
 80125dc:	50ca      	str	r2, [r1, r3]
 80125de:	e7d3      	b.n	8012588 <on_full_output_buffer_fragmented+0xb8>
 80125e0:	080124d1 	.word	0x080124d1

080125e4 <uxr_prepare_output_stream>:
 80125e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125e6:	b087      	sub	sp, #28
 80125e8:	2707      	movs	r7, #7
 80125ea:	9202      	str	r2, [sp, #8]
 80125ec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80125ee:	9103      	str	r1, [sp, #12]
 80125f0:	2500      	movs	r5, #0
 80125f2:	3204      	adds	r2, #4
 80125f4:	e9cd 7500 	strd	r7, r5, [sp]
 80125f8:	461c      	mov	r4, r3
 80125fa:	4606      	mov	r6, r0
 80125fc:	f7fe ffc2 	bl	8011584 <uxr_prepare_stream_to_write_submessage>
 8012600:	f080 0201 	eor.w	r2, r0, #1
 8012604:	b2d2      	uxtb	r2, r2
 8012606:	75a2      	strb	r2, [r4, #22]
 8012608:	b112      	cbz	r2, 8012610 <uxr_prepare_output_stream+0x2c>
 801260a:	4628      	mov	r0, r5
 801260c:	b007      	add	sp, #28
 801260e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012610:	aa05      	add	r2, sp, #20
 8012612:	9902      	ldr	r1, [sp, #8]
 8012614:	4630      	mov	r0, r6
 8012616:	f7ff f8eb 	bl	80117f0 <uxr_init_base_object_request>
 801261a:	a905      	add	r1, sp, #20
 801261c:	4605      	mov	r5, r0
 801261e:	4620      	mov	r0, r4
 8012620:	f000 ffa0 	bl	8013564 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012624:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012628:	69a6      	ldr	r6, [r4, #24]
 801262a:	69e7      	ldr	r7, [r4, #28]
 801262c:	1a52      	subs	r2, r2, r1
 801262e:	4620      	mov	r0, r4
 8012630:	f7fd fbf0 	bl	800fe14 <ucdr_init_buffer>
 8012634:	4620      	mov	r0, r4
 8012636:	463a      	mov	r2, r7
 8012638:	4631      	mov	r1, r6
 801263a:	f7fd fbbf 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 801263e:	4628      	mov	r0, r5
 8012640:	b007      	add	sp, #28
 8012642:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012644 <uxr_prepare_output_stream_fragmented>:
 8012644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012648:	b091      	sub	sp, #68	@ 0x44
 801264a:	4605      	mov	r5, r0
 801264c:	9105      	str	r1, [sp, #20]
 801264e:	3008      	adds	r0, #8
 8012650:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012654:	461e      	mov	r6, r3
 8012656:	9204      	str	r2, [sp, #16]
 8012658:	f7ff fe90 	bl	801237c <uxr_get_output_reliable_stream>
 801265c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012660:	2b01      	cmp	r3, #1
 8012662:	f000 8091 	beq.w	8012788 <uxr_prepare_output_stream_fragmented+0x144>
 8012666:	4604      	mov	r4, r0
 8012668:	2800      	cmp	r0, #0
 801266a:	f000 808d 	beq.w	8012788 <uxr_prepare_output_stream_fragmented+0x144>
 801266e:	f005 ffa9 	bl	80185c4 <get_available_free_slots>
 8012672:	2800      	cmp	r0, #0
 8012674:	f000 8083 	beq.w	801277e <uxr_prepare_output_stream_fragmented+0x13a>
 8012678:	8922      	ldrh	r2, [r4, #8]
 801267a:	89e7      	ldrh	r7, [r4, #14]
 801267c:	fbb7 f9f2 	udiv	r9, r7, r2
 8012680:	fb02 7919 	mls	r9, r2, r9, r7
 8012684:	fa1f f989 	uxth.w	r9, r9
 8012688:	6863      	ldr	r3, [r4, #4]
 801268a:	fbb3 f2f2 	udiv	r2, r3, r2
 801268e:	6823      	ldr	r3, [r4, #0]
 8012690:	9203      	str	r2, [sp, #12]
 8012692:	fb02 f909 	mul.w	r9, r2, r9
 8012696:	f109 0904 	add.w	r9, r9, #4
 801269a:	4499      	add	r9, r3
 801269c:	7b23      	ldrb	r3, [r4, #12]
 801269e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80126a2:	4543      	cmp	r3, r8
 80126a4:	f1a2 0b04 	sub.w	fp, r2, #4
 80126a8:	d37a      	bcc.n	80127a0 <uxr_prepare_output_stream_fragmented+0x15c>
 80126aa:	f1ab 0a04 	sub.w	sl, fp, #4
 80126ae:	ebaa 0a03 	sub.w	sl, sl, r3
 80126b2:	465a      	mov	r2, fp
 80126b4:	2300      	movs	r3, #0
 80126b6:	4649      	mov	r1, r9
 80126b8:	a808      	add	r0, sp, #32
 80126ba:	f8cd 8000 	str.w	r8, [sp]
 80126be:	f7fd fb97 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 80126c2:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80126c4:	fa1f fa8a 	uxth.w	sl, sl
 80126c8:	4652      	mov	r2, sl
 80126ca:	f103 0a08 	add.w	sl, r3, #8
 80126ce:	45da      	cmp	sl, fp
 80126d0:	bf34      	ite	cc
 80126d2:	2302      	movcc	r3, #2
 80126d4:	2300      	movcs	r3, #0
 80126d6:	210d      	movs	r1, #13
 80126d8:	a808      	add	r0, sp, #32
 80126da:	f7ff fe83 	bl	80123e4 <uxr_buffer_submessage_header>
 80126de:	8921      	ldrh	r1, [r4, #8]
 80126e0:	fbb7 f2f1 	udiv	r2, r7, r1
 80126e4:	fb01 7212 	mls	r2, r1, r2, r7
 80126e8:	b292      	uxth	r2, r2
 80126ea:	6863      	ldr	r3, [r4, #4]
 80126ec:	fbb3 f3f1 	udiv	r3, r3, r1
 80126f0:	fb02 f303 	mul.w	r3, r2, r3
 80126f4:	6822      	ldr	r2, [r4, #0]
 80126f6:	4638      	mov	r0, r7
 80126f8:	f842 b003 	str.w	fp, [r2, r3]
 80126fc:	2101      	movs	r1, #1
 80126fe:	f005 ff81 	bl	8018604 <uxr_seq_num_add>
 8012702:	9b03      	ldr	r3, [sp, #12]
 8012704:	f108 0104 	add.w	r1, r8, #4
 8012708:	f1a3 0208 	sub.w	r2, r3, #8
 801270c:	eba2 0208 	sub.w	r2, r2, r8
 8012710:	4449      	add	r1, r9
 8012712:	4607      	mov	r7, r0
 8012714:	4630      	mov	r0, r6
 8012716:	f7fd fb7d 	bl	800fe14 <ucdr_init_buffer>
 801271a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801271c:	81e7      	strh	r7, [r4, #14]
 801271e:	1d1a      	adds	r2, r3, #4
 8012720:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012724:	bf28      	it	cs
 8012726:	2200      	movcs	r2, #0
 8012728:	2300      	movs	r3, #0
 801272a:	b292      	uxth	r2, r2
 801272c:	2107      	movs	r1, #7
 801272e:	4630      	mov	r0, r6
 8012730:	f7ff fe58 	bl	80123e4 <uxr_buffer_submessage_header>
 8012734:	9904      	ldr	r1, [sp, #16]
 8012736:	aa07      	add	r2, sp, #28
 8012738:	4628      	mov	r0, r5
 801273a:	f7ff f859 	bl	80117f0 <uxr_init_base_object_request>
 801273e:	4604      	mov	r4, r0
 8012740:	b318      	cbz	r0, 801278a <uxr_prepare_output_stream_fragmented+0x146>
 8012742:	a907      	add	r1, sp, #28
 8012744:	4630      	mov	r0, r6
 8012746:	f000 ff0d 	bl	8013564 <uxr_serialize_WRITE_DATA_Payload_Data>
 801274a:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 801274e:	4630      	mov	r0, r6
 8012750:	1a52      	subs	r2, r2, r1
 8012752:	f7fd fb5f 	bl	800fe14 <ucdr_init_buffer>
 8012756:	9b05      	ldr	r3, [sp, #20]
 8012758:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 801275c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801275e:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012762:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012764:	491b      	ldr	r1, [pc, #108]	@ (80127d4 <uxr_prepare_output_stream_fragmented+0x190>)
 8012766:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 801276a:	4630      	mov	r0, r6
 801276c:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012770:	462a      	mov	r2, r5
 8012772:	f7fd fb23 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8012776:	4620      	mov	r0, r4
 8012778:	b011      	add	sp, #68	@ 0x44
 801277a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801277e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8012780:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012782:	4628      	mov	r0, r5
 8012784:	4798      	blx	r3
 8012786:	b920      	cbnz	r0, 8012792 <uxr_prepare_output_stream_fragmented+0x14e>
 8012788:	2400      	movs	r4, #0
 801278a:	4620      	mov	r0, r4
 801278c:	b011      	add	sp, #68	@ 0x44
 801278e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012792:	4620      	mov	r0, r4
 8012794:	f005 ff16 	bl	80185c4 <get_available_free_slots>
 8012798:	2800      	cmp	r0, #0
 801279a:	f47f af6d 	bne.w	8012678 <uxr_prepare_output_stream_fragmented+0x34>
 801279e:	e7f3      	b.n	8012788 <uxr_prepare_output_stream_fragmented+0x144>
 80127a0:	4638      	mov	r0, r7
 80127a2:	2101      	movs	r1, #1
 80127a4:	f005 ff2e 	bl	8018604 <uxr_seq_num_add>
 80127a8:	8921      	ldrh	r1, [r4, #8]
 80127aa:	fbb0 f2f1 	udiv	r2, r0, r1
 80127ae:	fb01 0912 	mls	r9, r1, r2, r0
 80127b2:	fa1f f289 	uxth.w	r2, r9
 80127b6:	6863      	ldr	r3, [r4, #4]
 80127b8:	fbb3 f9f1 	udiv	r9, r3, r1
 80127bc:	6823      	ldr	r3, [r4, #0]
 80127be:	fb02 f909 	mul.w	r9, r2, r9
 80127c2:	f109 0904 	add.w	r9, r9, #4
 80127c6:	4499      	add	r9, r3
 80127c8:	4607      	mov	r7, r0
 80127ca:	7b23      	ldrb	r3, [r4, #12]
 80127cc:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80127d0:	e76b      	b.n	80126aa <uxr_prepare_output_stream_fragmented+0x66>
 80127d2:	bf00      	nop
 80127d4:	080124d1 	.word	0x080124d1

080127d8 <uxr_serialize_message_header>:
 80127d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127da:	b083      	sub	sp, #12
 80127dc:	4616      	mov	r6, r2
 80127de:	4604      	mov	r4, r0
 80127e0:	9301      	str	r3, [sp, #4]
 80127e2:	460d      	mov	r5, r1
 80127e4:	9f08      	ldr	r7, [sp, #32]
 80127e6:	f7fc f9c9 	bl	800eb7c <ucdr_serialize_uint8_t>
 80127ea:	4631      	mov	r1, r6
 80127ec:	4620      	mov	r0, r4
 80127ee:	f7fc f9c5 	bl	800eb7c <ucdr_serialize_uint8_t>
 80127f2:	9a01      	ldr	r2, [sp, #4]
 80127f4:	2101      	movs	r1, #1
 80127f6:	4620      	mov	r0, r4
 80127f8:	f7fc fa6c 	bl	800ecd4 <ucdr_serialize_endian_uint16_t>
 80127fc:	062b      	lsls	r3, r5, #24
 80127fe:	d501      	bpl.n	8012804 <uxr_serialize_message_header+0x2c>
 8012800:	b003      	add	sp, #12
 8012802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012804:	2204      	movs	r2, #4
 8012806:	4639      	mov	r1, r7
 8012808:	4620      	mov	r0, r4
 801280a:	b003      	add	sp, #12
 801280c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012810:	f005 b826 	b.w	8017860 <ucdr_serialize_array_uint8_t>

08012814 <uxr_deserialize_message_header>:
 8012814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012816:	b083      	sub	sp, #12
 8012818:	4616      	mov	r6, r2
 801281a:	4604      	mov	r4, r0
 801281c:	9301      	str	r3, [sp, #4]
 801281e:	460d      	mov	r5, r1
 8012820:	9f08      	ldr	r7, [sp, #32]
 8012822:	f7fc f9c1 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012826:	4631      	mov	r1, r6
 8012828:	4620      	mov	r0, r4
 801282a:	f7fc f9bd 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801282e:	9a01      	ldr	r2, [sp, #4]
 8012830:	2101      	movs	r1, #1
 8012832:	4620      	mov	r0, r4
 8012834:	f7fc fb42 	bl	800eebc <ucdr_deserialize_endian_uint16_t>
 8012838:	f995 3000 	ldrsb.w	r3, [r5]
 801283c:	2b00      	cmp	r3, #0
 801283e:	da01      	bge.n	8012844 <uxr_deserialize_message_header+0x30>
 8012840:	b003      	add	sp, #12
 8012842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012844:	2204      	movs	r2, #4
 8012846:	4639      	mov	r1, r7
 8012848:	4620      	mov	r0, r4
 801284a:	b003      	add	sp, #12
 801284c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012850:	f005 b86a 	b.w	8017928 <ucdr_deserialize_array_uint8_t>

08012854 <uxr_serialize_submessage_header>:
 8012854:	b530      	push	{r4, r5, lr}
 8012856:	b083      	sub	sp, #12
 8012858:	4615      	mov	r5, r2
 801285a:	4604      	mov	r4, r0
 801285c:	9301      	str	r3, [sp, #4]
 801285e:	f7fc f98d 	bl	800eb7c <ucdr_serialize_uint8_t>
 8012862:	4629      	mov	r1, r5
 8012864:	4620      	mov	r0, r4
 8012866:	f7fc f989 	bl	800eb7c <ucdr_serialize_uint8_t>
 801286a:	9a01      	ldr	r2, [sp, #4]
 801286c:	2101      	movs	r1, #1
 801286e:	4620      	mov	r0, r4
 8012870:	b003      	add	sp, #12
 8012872:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012876:	f7fc ba2d 	b.w	800ecd4 <ucdr_serialize_endian_uint16_t>
 801287a:	bf00      	nop

0801287c <uxr_deserialize_submessage_header>:
 801287c:	b530      	push	{r4, r5, lr}
 801287e:	b083      	sub	sp, #12
 8012880:	4615      	mov	r5, r2
 8012882:	4604      	mov	r4, r0
 8012884:	9301      	str	r3, [sp, #4]
 8012886:	f7fc f98f 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801288a:	4629      	mov	r1, r5
 801288c:	4620      	mov	r0, r4
 801288e:	f7fc f98b 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012892:	9a01      	ldr	r2, [sp, #4]
 8012894:	2101      	movs	r1, #1
 8012896:	4620      	mov	r0, r4
 8012898:	b003      	add	sp, #12
 801289a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801289e:	f7fc bb0d 	b.w	800eebc <ucdr_deserialize_endian_uint16_t>
 80128a2:	bf00      	nop

080128a4 <uxr_serialize_CLIENT_Representation>:
 80128a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128a8:	2204      	movs	r2, #4
 80128aa:	460e      	mov	r6, r1
 80128ac:	4605      	mov	r5, r0
 80128ae:	f004 ffd7 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80128b2:	2202      	movs	r2, #2
 80128b4:	4607      	mov	r7, r0
 80128b6:	1d31      	adds	r1, r6, #4
 80128b8:	4628      	mov	r0, r5
 80128ba:	f004 ffd1 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80128be:	4038      	ands	r0, r7
 80128c0:	2202      	movs	r2, #2
 80128c2:	1db1      	adds	r1, r6, #6
 80128c4:	b2c7      	uxtb	r7, r0
 80128c6:	4628      	mov	r0, r5
 80128c8:	f004 ffca 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80128cc:	2204      	movs	r2, #4
 80128ce:	4007      	ands	r7, r0
 80128d0:	f106 0108 	add.w	r1, r6, #8
 80128d4:	4628      	mov	r0, r5
 80128d6:	f004 ffc3 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80128da:	7b31      	ldrb	r1, [r6, #12]
 80128dc:	4007      	ands	r7, r0
 80128de:	4628      	mov	r0, r5
 80128e0:	f7fc f94c 	bl	800eb7c <ucdr_serialize_uint8_t>
 80128e4:	7b71      	ldrb	r1, [r6, #13]
 80128e6:	4007      	ands	r7, r0
 80128e8:	4628      	mov	r0, r5
 80128ea:	f7fc f919 	bl	800eb20 <ucdr_serialize_bool>
 80128ee:	7b73      	ldrb	r3, [r6, #13]
 80128f0:	ea07 0800 	and.w	r8, r7, r0
 80128f4:	b93b      	cbnz	r3, 8012906 <uxr_serialize_CLIENT_Representation+0x62>
 80128f6:	8bb1      	ldrh	r1, [r6, #28]
 80128f8:	4628      	mov	r0, r5
 80128fa:	f7fc f96b 	bl	800ebd4 <ucdr_serialize_uint16_t>
 80128fe:	ea08 0000 	and.w	r0, r8, r0
 8012902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012906:	6931      	ldr	r1, [r6, #16]
 8012908:	4628      	mov	r0, r5
 801290a:	f7fc fb4d 	bl	800efa8 <ucdr_serialize_uint32_t>
 801290e:	6933      	ldr	r3, [r6, #16]
 8012910:	b1e3      	cbz	r3, 801294c <uxr_serialize_CLIENT_Representation+0xa8>
 8012912:	b1c0      	cbz	r0, 8012946 <uxr_serialize_CLIENT_Representation+0xa2>
 8012914:	4637      	mov	r7, r6
 8012916:	f04f 0900 	mov.w	r9, #0
 801291a:	e001      	b.n	8012920 <uxr_serialize_CLIENT_Representation+0x7c>
 801291c:	3708      	adds	r7, #8
 801291e:	b194      	cbz	r4, 8012946 <uxr_serialize_CLIENT_Representation+0xa2>
 8012920:	6979      	ldr	r1, [r7, #20]
 8012922:	4628      	mov	r0, r5
 8012924:	f005 f90e 	bl	8017b44 <ucdr_serialize_string>
 8012928:	69b9      	ldr	r1, [r7, #24]
 801292a:	4604      	mov	r4, r0
 801292c:	4628      	mov	r0, r5
 801292e:	f005 f909 	bl	8017b44 <ucdr_serialize_string>
 8012932:	6933      	ldr	r3, [r6, #16]
 8012934:	f109 0901 	add.w	r9, r9, #1
 8012938:	4004      	ands	r4, r0
 801293a:	4599      	cmp	r9, r3
 801293c:	b2e4      	uxtb	r4, r4
 801293e:	d3ed      	bcc.n	801291c <uxr_serialize_CLIENT_Representation+0x78>
 8012940:	ea08 0804 	and.w	r8, r8, r4
 8012944:	e7d7      	b.n	80128f6 <uxr_serialize_CLIENT_Representation+0x52>
 8012946:	f04f 0800 	mov.w	r8, #0
 801294a:	e7d4      	b.n	80128f6 <uxr_serialize_CLIENT_Representation+0x52>
 801294c:	ea08 0800 	and.w	r8, r8, r0
 8012950:	e7d1      	b.n	80128f6 <uxr_serialize_CLIENT_Representation+0x52>
 8012952:	bf00      	nop

08012954 <uxr_deserialize_CLIENT_Representation>:
 8012954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012958:	2204      	movs	r2, #4
 801295a:	460c      	mov	r4, r1
 801295c:	4605      	mov	r5, r0
 801295e:	f004 ffe3 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8012962:	2202      	movs	r2, #2
 8012964:	4607      	mov	r7, r0
 8012966:	1d21      	adds	r1, r4, #4
 8012968:	4628      	mov	r0, r5
 801296a:	f004 ffdd 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 801296e:	4038      	ands	r0, r7
 8012970:	2202      	movs	r2, #2
 8012972:	1da1      	adds	r1, r4, #6
 8012974:	b2c6      	uxtb	r6, r0
 8012976:	4628      	mov	r0, r5
 8012978:	f004 ffd6 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 801297c:	2204      	movs	r2, #4
 801297e:	4006      	ands	r6, r0
 8012980:	f104 0108 	add.w	r1, r4, #8
 8012984:	4628      	mov	r0, r5
 8012986:	f004 ffcf 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 801298a:	f104 010c 	add.w	r1, r4, #12
 801298e:	4006      	ands	r6, r0
 8012990:	4628      	mov	r0, r5
 8012992:	f7fc f909 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012996:	f104 010d 	add.w	r1, r4, #13
 801299a:	ea06 0700 	and.w	r7, r6, r0
 801299e:	4628      	mov	r0, r5
 80129a0:	f7fc f8d4 	bl	800eb4c <ucdr_deserialize_bool>
 80129a4:	7b63      	ldrb	r3, [r4, #13]
 80129a6:	4007      	ands	r7, r0
 80129a8:	b93b      	cbnz	r3, 80129ba <uxr_deserialize_CLIENT_Representation+0x66>
 80129aa:	f104 011c 	add.w	r1, r4, #28
 80129ae:	4628      	mov	r0, r5
 80129b0:	f7fc fa10 	bl	800edd4 <ucdr_deserialize_uint16_t>
 80129b4:	4038      	ands	r0, r7
 80129b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129ba:	f104 0110 	add.w	r1, r4, #16
 80129be:	4628      	mov	r0, r5
 80129c0:	f7fc fc22 	bl	800f208 <ucdr_deserialize_uint32_t>
 80129c4:	6923      	ldr	r3, [r4, #16]
 80129c6:	2b01      	cmp	r3, #1
 80129c8:	d903      	bls.n	80129d2 <uxr_deserialize_CLIENT_Representation+0x7e>
 80129ca:	2301      	movs	r3, #1
 80129cc:	75ab      	strb	r3, [r5, #22]
 80129ce:	2700      	movs	r7, #0
 80129d0:	e7eb      	b.n	80129aa <uxr_deserialize_CLIENT_Representation+0x56>
 80129d2:	b30b      	cbz	r3, 8012a18 <uxr_deserialize_CLIENT_Representation+0xc4>
 80129d4:	2800      	cmp	r0, #0
 80129d6:	d0fa      	beq.n	80129ce <uxr_deserialize_CLIENT_Representation+0x7a>
 80129d8:	46a0      	mov	r8, r4
 80129da:	f04f 0900 	mov.w	r9, #0
 80129de:	e001      	b.n	80129e4 <uxr_deserialize_CLIENT_Representation+0x90>
 80129e0:	2e00      	cmp	r6, #0
 80129e2:	d0f4      	beq.n	80129ce <uxr_deserialize_CLIENT_Representation+0x7a>
 80129e4:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80129e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80129ec:	4628      	mov	r0, r5
 80129ee:	f005 f8b9 	bl	8017b64 <ucdr_deserialize_string>
 80129f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80129f6:	4606      	mov	r6, r0
 80129f8:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80129fc:	4628      	mov	r0, r5
 80129fe:	f005 f8b1 	bl	8017b64 <ucdr_deserialize_string>
 8012a02:	6923      	ldr	r3, [r4, #16]
 8012a04:	f109 0901 	add.w	r9, r9, #1
 8012a08:	4006      	ands	r6, r0
 8012a0a:	4599      	cmp	r9, r3
 8012a0c:	f108 0808 	add.w	r8, r8, #8
 8012a10:	b2f6      	uxtb	r6, r6
 8012a12:	d3e5      	bcc.n	80129e0 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012a14:	4037      	ands	r7, r6
 8012a16:	e7c8      	b.n	80129aa <uxr_deserialize_CLIENT_Representation+0x56>
 8012a18:	4007      	ands	r7, r0
 8012a1a:	e7c6      	b.n	80129aa <uxr_deserialize_CLIENT_Representation+0x56>

08012a1c <uxr_serialize_AGENT_Representation>:
 8012a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a20:	2204      	movs	r2, #4
 8012a22:	460f      	mov	r7, r1
 8012a24:	4605      	mov	r5, r0
 8012a26:	f004 ff1b 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012a2a:	2202      	movs	r2, #2
 8012a2c:	4604      	mov	r4, r0
 8012a2e:	1d39      	adds	r1, r7, #4
 8012a30:	4628      	mov	r0, r5
 8012a32:	f004 ff15 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012a36:	4020      	ands	r0, r4
 8012a38:	2202      	movs	r2, #2
 8012a3a:	1db9      	adds	r1, r7, #6
 8012a3c:	b2c4      	uxtb	r4, r0
 8012a3e:	4628      	mov	r0, r5
 8012a40:	f004 ff0e 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012a44:	7a39      	ldrb	r1, [r7, #8]
 8012a46:	4004      	ands	r4, r0
 8012a48:	4628      	mov	r0, r5
 8012a4a:	f7fc f869 	bl	800eb20 <ucdr_serialize_bool>
 8012a4e:	7a3b      	ldrb	r3, [r7, #8]
 8012a50:	ea00 0804 	and.w	r8, r0, r4
 8012a54:	b913      	cbnz	r3, 8012a5c <uxr_serialize_AGENT_Representation+0x40>
 8012a56:	4640      	mov	r0, r8
 8012a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a5c:	68f9      	ldr	r1, [r7, #12]
 8012a5e:	4628      	mov	r0, r5
 8012a60:	f7fc faa2 	bl	800efa8 <ucdr_serialize_uint32_t>
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	b303      	cbz	r3, 8012aaa <uxr_serialize_AGENT_Representation+0x8e>
 8012a68:	b1d0      	cbz	r0, 8012aa0 <uxr_serialize_AGENT_Representation+0x84>
 8012a6a:	463e      	mov	r6, r7
 8012a6c:	f04f 0900 	mov.w	r9, #0
 8012a70:	e001      	b.n	8012a76 <uxr_serialize_AGENT_Representation+0x5a>
 8012a72:	3608      	adds	r6, #8
 8012a74:	b1a4      	cbz	r4, 8012aa0 <uxr_serialize_AGENT_Representation+0x84>
 8012a76:	6931      	ldr	r1, [r6, #16]
 8012a78:	4628      	mov	r0, r5
 8012a7a:	f005 f863 	bl	8017b44 <ucdr_serialize_string>
 8012a7e:	6971      	ldr	r1, [r6, #20]
 8012a80:	4604      	mov	r4, r0
 8012a82:	4628      	mov	r0, r5
 8012a84:	f005 f85e 	bl	8017b44 <ucdr_serialize_string>
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	f109 0901 	add.w	r9, r9, #1
 8012a8e:	4004      	ands	r4, r0
 8012a90:	4599      	cmp	r9, r3
 8012a92:	b2e4      	uxtb	r4, r4
 8012a94:	d3ed      	bcc.n	8012a72 <uxr_serialize_AGENT_Representation+0x56>
 8012a96:	ea08 0804 	and.w	r8, r8, r4
 8012a9a:	4640      	mov	r0, r8
 8012a9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aa0:	f04f 0800 	mov.w	r8, #0
 8012aa4:	4640      	mov	r0, r8
 8012aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aaa:	ea08 0800 	and.w	r8, r8, r0
 8012aae:	e7d2      	b.n	8012a56 <uxr_serialize_AGENT_Representation+0x3a>

08012ab0 <uxr_serialize_DATAWRITER_Representation>:
 8012ab0:	b570      	push	{r4, r5, r6, lr}
 8012ab2:	460d      	mov	r5, r1
 8012ab4:	7809      	ldrb	r1, [r1, #0]
 8012ab6:	4606      	mov	r6, r0
 8012ab8:	f7fc f860 	bl	800eb7c <ucdr_serialize_uint8_t>
 8012abc:	4604      	mov	r4, r0
 8012abe:	b130      	cbz	r0, 8012ace <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012ac0:	782b      	ldrb	r3, [r5, #0]
 8012ac2:	2b02      	cmp	r3, #2
 8012ac4:	d00c      	beq.n	8012ae0 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012ac6:	2b03      	cmp	r3, #3
 8012ac8:	d010      	beq.n	8012aec <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012aca:	2b01      	cmp	r3, #1
 8012acc:	d008      	beq.n	8012ae0 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012ace:	2202      	movs	r2, #2
 8012ad0:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012ad4:	4630      	mov	r0, r6
 8012ad6:	f004 fec3 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012ada:	4020      	ands	r0, r4
 8012adc:	b2c0      	uxtb	r0, r0
 8012ade:	bd70      	pop	{r4, r5, r6, pc}
 8012ae0:	6869      	ldr	r1, [r5, #4]
 8012ae2:	4630      	mov	r0, r6
 8012ae4:	f005 f82e 	bl	8017b44 <ucdr_serialize_string>
 8012ae8:	4604      	mov	r4, r0
 8012aea:	e7f0      	b.n	8012ace <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012aec:	4629      	mov	r1, r5
 8012aee:	4630      	mov	r0, r6
 8012af0:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012af4:	3104      	adds	r1, #4
 8012af6:	f7fd fa29 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 8012afa:	4604      	mov	r4, r0
 8012afc:	e7e7      	b.n	8012ace <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012afe:	bf00      	nop

08012b00 <uxr_serialize_ObjectVariant.part.0>:
 8012b00:	b570      	push	{r4, r5, r6, lr}
 8012b02:	780b      	ldrb	r3, [r1, #0]
 8012b04:	3b01      	subs	r3, #1
 8012b06:	460c      	mov	r4, r1
 8012b08:	4605      	mov	r5, r0
 8012b0a:	2b0d      	cmp	r3, #13
 8012b0c:	d854      	bhi.n	8012bb8 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012b0e:	e8df f003 	tbb	[pc, r3]
 8012b12:	0730      	.short	0x0730
 8012b14:	07071b1b 	.word	0x07071b1b
 8012b18:	0c530707 	.word	0x0c530707
 8012b1c:	494e0c0c 	.word	0x494e0c0c
 8012b20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012b24:	3104      	adds	r1, #4
 8012b26:	f7ff bfc3 	b.w	8012ab0 <uxr_serialize_DATAWRITER_Representation>
 8012b2a:	7909      	ldrb	r1, [r1, #4]
 8012b2c:	f7fc f826 	bl	800eb7c <ucdr_serialize_uint8_t>
 8012b30:	b1e8      	cbz	r0, 8012b6e <uxr_serialize_ObjectVariant.part.0+0x6e>
 8012b32:	7923      	ldrb	r3, [r4, #4]
 8012b34:	2b01      	cmp	r3, #1
 8012b36:	d001      	beq.n	8012b3c <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012b38:	2b02      	cmp	r3, #2
 8012b3a:	d13d      	bne.n	8012bb8 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012b3c:	68a1      	ldr	r1, [r4, #8]
 8012b3e:	4628      	mov	r0, r5
 8012b40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012b44:	f004 bffe 	b.w	8017b44 <ucdr_serialize_string>
 8012b48:	7909      	ldrb	r1, [r1, #4]
 8012b4a:	f7fc f817 	bl	800eb7c <ucdr_serialize_uint8_t>
 8012b4e:	4606      	mov	r6, r0
 8012b50:	b120      	cbz	r0, 8012b5c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012b52:	7923      	ldrb	r3, [r4, #4]
 8012b54:	2b02      	cmp	r3, #2
 8012b56:	d039      	beq.n	8012bcc <uxr_serialize_ObjectVariant.part.0+0xcc>
 8012b58:	2b03      	cmp	r3, #3
 8012b5a:	d02f      	beq.n	8012bbc <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012b5c:	2202      	movs	r2, #2
 8012b5e:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012b62:	4628      	mov	r0, r5
 8012b64:	f004 fe7c 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012b68:	4030      	ands	r0, r6
 8012b6a:	b2c0      	uxtb	r0, r0
 8012b6c:	bd70      	pop	{r4, r5, r6, pc}
 8012b6e:	2000      	movs	r0, #0
 8012b70:	bd70      	pop	{r4, r5, r6, pc}
 8012b72:	7909      	ldrb	r1, [r1, #4]
 8012b74:	f7fc f802 	bl	800eb7c <ucdr_serialize_uint8_t>
 8012b78:	4606      	mov	r6, r0
 8012b7a:	b158      	cbz	r0, 8012b94 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012b7c:	7923      	ldrb	r3, [r4, #4]
 8012b7e:	2b02      	cmp	r3, #2
 8012b80:	d003      	beq.n	8012b8a <uxr_serialize_ObjectVariant.part.0+0x8a>
 8012b82:	2b03      	cmp	r3, #3
 8012b84:	d028      	beq.n	8012bd8 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8012b86:	2b01      	cmp	r3, #1
 8012b88:	d104      	bne.n	8012b94 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012b8a:	68a1      	ldr	r1, [r4, #8]
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	f004 ffd9 	bl	8017b44 <ucdr_serialize_string>
 8012b92:	4606      	mov	r6, r0
 8012b94:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012b98:	4628      	mov	r0, r5
 8012b9a:	f7fc fd2b 	bl	800f5f4 <ucdr_serialize_int16_t>
 8012b9e:	4030      	ands	r0, r6
 8012ba0:	b2c0      	uxtb	r0, r0
 8012ba2:	bd70      	pop	{r4, r5, r6, pc}
 8012ba4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ba8:	3104      	adds	r1, #4
 8012baa:	f7ff be7b 	b.w	80128a4 <uxr_serialize_CLIENT_Representation>
 8012bae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012bb2:	3104      	adds	r1, #4
 8012bb4:	f7ff bf32 	b.w	8012a1c <uxr_serialize_AGENT_Representation>
 8012bb8:	2001      	movs	r0, #1
 8012bba:	bd70      	pop	{r4, r5, r6, pc}
 8012bbc:	68a2      	ldr	r2, [r4, #8]
 8012bbe:	f104 010c 	add.w	r1, r4, #12
 8012bc2:	4628      	mov	r0, r5
 8012bc4:	f7fd f9c2 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 8012bc8:	4606      	mov	r6, r0
 8012bca:	e7c7      	b.n	8012b5c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012bcc:	68a1      	ldr	r1, [r4, #8]
 8012bce:	4628      	mov	r0, r5
 8012bd0:	f004 ffb8 	bl	8017b44 <ucdr_serialize_string>
 8012bd4:	4606      	mov	r6, r0
 8012bd6:	e7c1      	b.n	8012b5c <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012bd8:	68a2      	ldr	r2, [r4, #8]
 8012bda:	f104 010c 	add.w	r1, r4, #12
 8012bde:	4628      	mov	r0, r5
 8012be0:	f7fd f9b4 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 8012be4:	4606      	mov	r6, r0
 8012be6:	e7d5      	b.n	8012b94 <uxr_serialize_ObjectVariant.part.0+0x94>

08012be8 <uxr_deserialize_DATAWRITER_Representation>:
 8012be8:	b570      	push	{r4, r5, r6, lr}
 8012bea:	4606      	mov	r6, r0
 8012bec:	460d      	mov	r5, r1
 8012bee:	f7fb ffdb 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012bf2:	4604      	mov	r4, r0
 8012bf4:	b130      	cbz	r0, 8012c04 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012bf6:	782b      	ldrb	r3, [r5, #0]
 8012bf8:	2b02      	cmp	r3, #2
 8012bfa:	d00c      	beq.n	8012c16 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012bfc:	2b03      	cmp	r3, #3
 8012bfe:	d012      	beq.n	8012c26 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8012c00:	2b01      	cmp	r3, #1
 8012c02:	d008      	beq.n	8012c16 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012c04:	2202      	movs	r2, #2
 8012c06:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	f004 fe8c 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8012c10:	4020      	ands	r0, r4
 8012c12:	b2c0      	uxtb	r0, r0
 8012c14:	bd70      	pop	{r4, r5, r6, pc}
 8012c16:	6869      	ldr	r1, [r5, #4]
 8012c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012c1c:	4630      	mov	r0, r6
 8012c1e:	f004 ffa1 	bl	8017b64 <ucdr_deserialize_string>
 8012c22:	4604      	mov	r4, r0
 8012c24:	e7ee      	b.n	8012c04 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012c26:	1d2b      	adds	r3, r5, #4
 8012c28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012c2c:	f105 0108 	add.w	r1, r5, #8
 8012c30:	4630      	mov	r0, r6
 8012c32:	f7fd f99d 	bl	800ff70 <ucdr_deserialize_sequence_uint8_t>
 8012c36:	4604      	mov	r4, r0
 8012c38:	e7e4      	b.n	8012c04 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012c3a:	bf00      	nop

08012c3c <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8012c3c:	b570      	push	{r4, r5, r6, lr}
 8012c3e:	460d      	mov	r5, r1
 8012c40:	7809      	ldrb	r1, [r1, #0]
 8012c42:	4606      	mov	r6, r0
 8012c44:	f7fb ff6c 	bl	800eb20 <ucdr_serialize_bool>
 8012c48:	782b      	ldrb	r3, [r5, #0]
 8012c4a:	4604      	mov	r4, r0
 8012c4c:	b94b      	cbnz	r3, 8012c62 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8012c4e:	7a29      	ldrb	r1, [r5, #8]
 8012c50:	4630      	mov	r0, r6
 8012c52:	f7fb ff65 	bl	800eb20 <ucdr_serialize_bool>
 8012c56:	7a2b      	ldrb	r3, [r5, #8]
 8012c58:	4004      	ands	r4, r0
 8012c5a:	b2e4      	uxtb	r4, r4
 8012c5c:	b943      	cbnz	r3, 8012c70 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8012c5e:	4620      	mov	r0, r4
 8012c60:	bd70      	pop	{r4, r5, r6, pc}
 8012c62:	6869      	ldr	r1, [r5, #4]
 8012c64:	4630      	mov	r0, r6
 8012c66:	f004 ff6d 	bl	8017b44 <ucdr_serialize_string>
 8012c6a:	4004      	ands	r4, r0
 8012c6c:	b2e4      	uxtb	r4, r4
 8012c6e:	e7ee      	b.n	8012c4e <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8012c70:	68e9      	ldr	r1, [r5, #12]
 8012c72:	4630      	mov	r0, r6
 8012c74:	f004 ff66 	bl	8017b44 <ucdr_serialize_string>
 8012c78:	4004      	ands	r4, r0
 8012c7a:	4620      	mov	r0, r4
 8012c7c:	bd70      	pop	{r4, r5, r6, pc}
 8012c7e:	bf00      	nop

08012c80 <uxr_serialize_OBJK_Topic_Binary>:
 8012c80:	b570      	push	{r4, r5, r6, lr}
 8012c82:	460d      	mov	r5, r1
 8012c84:	6809      	ldr	r1, [r1, #0]
 8012c86:	4606      	mov	r6, r0
 8012c88:	f004 ff5c 	bl	8017b44 <ucdr_serialize_string>
 8012c8c:	7929      	ldrb	r1, [r5, #4]
 8012c8e:	4604      	mov	r4, r0
 8012c90:	4630      	mov	r0, r6
 8012c92:	f7fb ff45 	bl	800eb20 <ucdr_serialize_bool>
 8012c96:	792b      	ldrb	r3, [r5, #4]
 8012c98:	4004      	ands	r4, r0
 8012c9a:	b2e4      	uxtb	r4, r4
 8012c9c:	b943      	cbnz	r3, 8012cb0 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8012c9e:	7b29      	ldrb	r1, [r5, #12]
 8012ca0:	4630      	mov	r0, r6
 8012ca2:	f7fb ff3d 	bl	800eb20 <ucdr_serialize_bool>
 8012ca6:	7b2b      	ldrb	r3, [r5, #12]
 8012ca8:	4004      	ands	r4, r0
 8012caa:	b93b      	cbnz	r3, 8012cbc <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8012cac:	4620      	mov	r0, r4
 8012cae:	bd70      	pop	{r4, r5, r6, pc}
 8012cb0:	68a9      	ldr	r1, [r5, #8]
 8012cb2:	4630      	mov	r0, r6
 8012cb4:	f004 ff46 	bl	8017b44 <ucdr_serialize_string>
 8012cb8:	4004      	ands	r4, r0
 8012cba:	e7f0      	b.n	8012c9e <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8012cbc:	6929      	ldr	r1, [r5, #16]
 8012cbe:	4630      	mov	r0, r6
 8012cc0:	f004 ff40 	bl	8017b44 <ucdr_serialize_string>
 8012cc4:	4004      	ands	r4, r0
 8012cc6:	b2e4      	uxtb	r4, r4
 8012cc8:	4620      	mov	r0, r4
 8012cca:	bd70      	pop	{r4, r5, r6, pc}

08012ccc <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8012ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cd0:	460c      	mov	r4, r1
 8012cd2:	7809      	ldrb	r1, [r1, #0]
 8012cd4:	4606      	mov	r6, r0
 8012cd6:	f7fb ff23 	bl	800eb20 <ucdr_serialize_bool>
 8012cda:	7823      	ldrb	r3, [r4, #0]
 8012cdc:	4605      	mov	r5, r0
 8012cde:	b96b      	cbnz	r3, 8012cfc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8012ce0:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012ce4:	4630      	mov	r0, r6
 8012ce6:	f7fb ff1b 	bl	800eb20 <ucdr_serialize_bool>
 8012cea:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012cee:	4005      	ands	r5, r0
 8012cf0:	b2ed      	uxtb	r5, r5
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d169      	bne.n	8012dca <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8012cf6:	4628      	mov	r0, r5
 8012cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cfc:	6861      	ldr	r1, [r4, #4]
 8012cfe:	4630      	mov	r0, r6
 8012d00:	f7fc f952 	bl	800efa8 <ucdr_serialize_uint32_t>
 8012d04:	6863      	ldr	r3, [r4, #4]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d06b      	beq.n	8012de2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d067      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d0e:	68a1      	ldr	r1, [r4, #8]
 8012d10:	4630      	mov	r0, r6
 8012d12:	f004 ff17 	bl	8017b44 <ucdr_serialize_string>
 8012d16:	6863      	ldr	r3, [r4, #4]
 8012d18:	2b01      	cmp	r3, #1
 8012d1a:	d953      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d1c:	2800      	cmp	r0, #0
 8012d1e:	d05e      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d20:	68e1      	ldr	r1, [r4, #12]
 8012d22:	4630      	mov	r0, r6
 8012d24:	f004 ff0e 	bl	8017b44 <ucdr_serialize_string>
 8012d28:	6863      	ldr	r3, [r4, #4]
 8012d2a:	2b02      	cmp	r3, #2
 8012d2c:	d94a      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d2e:	2800      	cmp	r0, #0
 8012d30:	d055      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d32:	6921      	ldr	r1, [r4, #16]
 8012d34:	4630      	mov	r0, r6
 8012d36:	f004 ff05 	bl	8017b44 <ucdr_serialize_string>
 8012d3a:	6863      	ldr	r3, [r4, #4]
 8012d3c:	2b03      	cmp	r3, #3
 8012d3e:	d941      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d40:	2800      	cmp	r0, #0
 8012d42:	d04c      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d44:	6961      	ldr	r1, [r4, #20]
 8012d46:	4630      	mov	r0, r6
 8012d48:	f004 fefc 	bl	8017b44 <ucdr_serialize_string>
 8012d4c:	6863      	ldr	r3, [r4, #4]
 8012d4e:	2b04      	cmp	r3, #4
 8012d50:	d938      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d52:	2800      	cmp	r0, #0
 8012d54:	d043      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d56:	69a1      	ldr	r1, [r4, #24]
 8012d58:	4630      	mov	r0, r6
 8012d5a:	f004 fef3 	bl	8017b44 <ucdr_serialize_string>
 8012d5e:	6863      	ldr	r3, [r4, #4]
 8012d60:	2b05      	cmp	r3, #5
 8012d62:	d92f      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d64:	2800      	cmp	r0, #0
 8012d66:	d03a      	beq.n	8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d68:	69e1      	ldr	r1, [r4, #28]
 8012d6a:	4630      	mov	r0, r6
 8012d6c:	f004 feea 	bl	8017b44 <ucdr_serialize_string>
 8012d70:	6863      	ldr	r3, [r4, #4]
 8012d72:	2b06      	cmp	r3, #6
 8012d74:	d926      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d76:	b390      	cbz	r0, 8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d78:	6a21      	ldr	r1, [r4, #32]
 8012d7a:	4630      	mov	r0, r6
 8012d7c:	f004 fee2 	bl	8017b44 <ucdr_serialize_string>
 8012d80:	6863      	ldr	r3, [r4, #4]
 8012d82:	2b07      	cmp	r3, #7
 8012d84:	d91e      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d86:	b350      	cbz	r0, 8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d88:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012d8a:	4630      	mov	r0, r6
 8012d8c:	f004 feda 	bl	8017b44 <ucdr_serialize_string>
 8012d90:	6863      	ldr	r3, [r4, #4]
 8012d92:	2b08      	cmp	r3, #8
 8012d94:	d916      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012d96:	b310      	cbz	r0, 8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012d98:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012d9a:	4630      	mov	r0, r6
 8012d9c:	f004 fed2 	bl	8017b44 <ucdr_serialize_string>
 8012da0:	6863      	ldr	r3, [r4, #4]
 8012da2:	2b09      	cmp	r3, #9
 8012da4:	d90e      	bls.n	8012dc4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012da6:	b1d0      	cbz	r0, 8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012da8:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8012dac:	2709      	movs	r7, #9
 8012dae:	e000      	b.n	8012db2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8012db0:	b1a8      	cbz	r0, 8012dde <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012db2:	f858 1b04 	ldr.w	r1, [r8], #4
 8012db6:	4630      	mov	r0, r6
 8012db8:	f004 fec4 	bl	8017b44 <ucdr_serialize_string>
 8012dbc:	6862      	ldr	r2, [r4, #4]
 8012dbe:	3701      	adds	r7, #1
 8012dc0:	4297      	cmp	r7, r2
 8012dc2:	d3f5      	bcc.n	8012db0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8012dc4:	4005      	ands	r5, r0
 8012dc6:	b2ed      	uxtb	r5, r5
 8012dc8:	e78a      	b.n	8012ce0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012dca:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012dcc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012dd0:	4630      	mov	r0, r6
 8012dd2:	f7fd f8bb 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 8012dd6:	4005      	ands	r5, r0
 8012dd8:	4628      	mov	r0, r5
 8012dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dde:	2500      	movs	r5, #0
 8012de0:	e77e      	b.n	8012ce0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012de2:	4028      	ands	r0, r5
 8012de4:	b2c5      	uxtb	r5, r0
 8012de6:	e77b      	b.n	8012ce0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08012de8 <uxr_serialize_OBJK_Publisher_Binary>:
 8012de8:	b570      	push	{r4, r5, r6, lr}
 8012dea:	460d      	mov	r5, r1
 8012dec:	7809      	ldrb	r1, [r1, #0]
 8012dee:	4606      	mov	r6, r0
 8012df0:	f7fb fe96 	bl	800eb20 <ucdr_serialize_bool>
 8012df4:	782b      	ldrb	r3, [r5, #0]
 8012df6:	4604      	mov	r4, r0
 8012df8:	b94b      	cbnz	r3, 8012e0e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8012dfa:	7a29      	ldrb	r1, [r5, #8]
 8012dfc:	4630      	mov	r0, r6
 8012dfe:	f7fb fe8f 	bl	800eb20 <ucdr_serialize_bool>
 8012e02:	7a2b      	ldrb	r3, [r5, #8]
 8012e04:	4004      	ands	r4, r0
 8012e06:	b2e4      	uxtb	r4, r4
 8012e08:	b943      	cbnz	r3, 8012e1c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8012e0a:	4620      	mov	r0, r4
 8012e0c:	bd70      	pop	{r4, r5, r6, pc}
 8012e0e:	6869      	ldr	r1, [r5, #4]
 8012e10:	4630      	mov	r0, r6
 8012e12:	f004 fe97 	bl	8017b44 <ucdr_serialize_string>
 8012e16:	4004      	ands	r4, r0
 8012e18:	b2e4      	uxtb	r4, r4
 8012e1a:	e7ee      	b.n	8012dfa <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8012e1c:	f105 010c 	add.w	r1, r5, #12
 8012e20:	4630      	mov	r0, r6
 8012e22:	f7ff ff53 	bl	8012ccc <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8012e26:	4004      	ands	r4, r0
 8012e28:	4620      	mov	r0, r4
 8012e2a:	bd70      	pop	{r4, r5, r6, pc}

08012e2c <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8012e2c:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8012e30:	4688      	mov	r8, r1
 8012e32:	8809      	ldrh	r1, [r1, #0]
 8012e34:	4681      	mov	r9, r0
 8012e36:	f7fb fecd 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8012e3a:	f898 1002 	ldrb.w	r1, [r8, #2]
 8012e3e:	4606      	mov	r6, r0
 8012e40:	4648      	mov	r0, r9
 8012e42:	f7fb fe6d 	bl	800eb20 <ucdr_serialize_bool>
 8012e46:	f898 3002 	ldrb.w	r3, [r8, #2]
 8012e4a:	4006      	ands	r6, r0
 8012e4c:	b2f5      	uxtb	r5, r6
 8012e4e:	b9eb      	cbnz	r3, 8012e8c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8012e50:	f898 1006 	ldrb.w	r1, [r8, #6]
 8012e54:	4648      	mov	r0, r9
 8012e56:	f7fb fe63 	bl	800eb20 <ucdr_serialize_bool>
 8012e5a:	f898 3006 	ldrb.w	r3, [r8, #6]
 8012e5e:	4005      	ands	r5, r0
 8012e60:	bb7b      	cbnz	r3, 8012ec2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8012e62:	f898 100c 	ldrb.w	r1, [r8, #12]
 8012e66:	4648      	mov	r0, r9
 8012e68:	f7fb fe5a 	bl	800eb20 <ucdr_serialize_bool>
 8012e6c:	f898 300c 	ldrb.w	r3, [r8, #12]
 8012e70:	4005      	ands	r5, r0
 8012e72:	b9f3      	cbnz	r3, 8012eb2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8012e74:	f898 1014 	ldrb.w	r1, [r8, #20]
 8012e78:	4648      	mov	r0, r9
 8012e7a:	f7fb fe51 	bl	800eb20 <ucdr_serialize_bool>
 8012e7e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8012e82:	4005      	ands	r5, r0
 8012e84:	b94b      	cbnz	r3, 8012e9a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8012e86:	4628      	mov	r0, r5
 8012e88:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012e8c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8012e90:	4648      	mov	r0, r9
 8012e92:	f7fb fe9f 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8012e96:	4005      	ands	r5, r0
 8012e98:	e7da      	b.n	8012e50 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8012e9a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8012e9e:	f108 011c 	add.w	r1, r8, #28
 8012ea2:	4648      	mov	r0, r9
 8012ea4:	f7fd f852 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 8012ea8:	4028      	ands	r0, r5
 8012eaa:	b2c5      	uxtb	r5, r0
 8012eac:	4628      	mov	r0, r5
 8012eae:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012eb2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8012eb6:	4648      	mov	r0, r9
 8012eb8:	f7fc f876 	bl	800efa8 <ucdr_serialize_uint32_t>
 8012ebc:	4028      	ands	r0, r5
 8012ebe:	b2c5      	uxtb	r5, r0
 8012ec0:	e7d8      	b.n	8012e74 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8012ec2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8012ec6:	4648      	mov	r0, r9
 8012ec8:	f7fc f86e 	bl	800efa8 <ucdr_serialize_uint32_t>
 8012ecc:	4028      	ands	r0, r5
 8012ece:	b2c5      	uxtb	r5, r0
 8012ed0:	e7c7      	b.n	8012e62 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8012ed2:	bf00      	nop

08012ed4 <uxr_serialize_OBJK_DataWriter_Binary>:
 8012ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ed6:	2202      	movs	r2, #2
 8012ed8:	460d      	mov	r5, r1
 8012eda:	4606      	mov	r6, r0
 8012edc:	f004 fcc0 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8012ee0:	78a9      	ldrb	r1, [r5, #2]
 8012ee2:	4604      	mov	r4, r0
 8012ee4:	4630      	mov	r0, r6
 8012ee6:	f7fb fe1b 	bl	800eb20 <ucdr_serialize_bool>
 8012eea:	78ab      	ldrb	r3, [r5, #2]
 8012eec:	4004      	ands	r4, r0
 8012eee:	b2e4      	uxtb	r4, r4
 8012ef0:	b90b      	cbnz	r3, 8012ef6 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8012ef2:	4620      	mov	r0, r4
 8012ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ef6:	f105 0108 	add.w	r1, r5, #8
 8012efa:	4630      	mov	r0, r6
 8012efc:	f7ff ff96 	bl	8012e2c <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012f00:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8012f04:	4607      	mov	r7, r0
 8012f06:	4630      	mov	r0, r6
 8012f08:	f7fb fe0a 	bl	800eb20 <ucdr_serialize_bool>
 8012f0c:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8012f10:	4038      	ands	r0, r7
 8012f12:	b2c7      	uxtb	r7, r0
 8012f14:	b913      	cbnz	r3, 8012f1c <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8012f16:	403c      	ands	r4, r7
 8012f18:	4620      	mov	r0, r4
 8012f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f1c:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8012f20:	4630      	mov	r0, r6
 8012f22:	f7fc fa97 	bl	800f454 <ucdr_serialize_uint64_t>
 8012f26:	4007      	ands	r7, r0
 8012f28:	e7f5      	b.n	8012f16 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8012f2a:	bf00      	nop

08012f2c <uxr_deserialize_ObjectVariant>:
 8012f2c:	b570      	push	{r4, r5, r6, lr}
 8012f2e:	4605      	mov	r5, r0
 8012f30:	460e      	mov	r6, r1
 8012f32:	f7fb fe39 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012f36:	b168      	cbz	r0, 8012f54 <uxr_deserialize_ObjectVariant+0x28>
 8012f38:	7833      	ldrb	r3, [r6, #0]
 8012f3a:	3b01      	subs	r3, #1
 8012f3c:	4604      	mov	r4, r0
 8012f3e:	2b0d      	cmp	r3, #13
 8012f40:	d809      	bhi.n	8012f56 <uxr_deserialize_ObjectVariant+0x2a>
 8012f42:	e8df f003 	tbb	[pc, r3]
 8012f46:	0a41      	.short	0x0a41
 8012f48:	0a0a2323 	.word	0x0a0a2323
 8012f4c:	10080a0a 	.word	0x10080a0a
 8012f50:	565c1010 	.word	0x565c1010
 8012f54:	2400      	movs	r4, #0
 8012f56:	4620      	mov	r0, r4
 8012f58:	bd70      	pop	{r4, r5, r6, pc}
 8012f5a:	1d31      	adds	r1, r6, #4
 8012f5c:	4628      	mov	r0, r5
 8012f5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f62:	f7ff be41 	b.w	8012be8 <uxr_deserialize_DATAWRITER_Representation>
 8012f66:	1d31      	adds	r1, r6, #4
 8012f68:	4628      	mov	r0, r5
 8012f6a:	f7fb fe1d 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012f6e:	2800      	cmp	r0, #0
 8012f70:	d0f0      	beq.n	8012f54 <uxr_deserialize_ObjectVariant+0x28>
 8012f72:	7933      	ldrb	r3, [r6, #4]
 8012f74:	2b01      	cmp	r3, #1
 8012f76:	d001      	beq.n	8012f7c <uxr_deserialize_ObjectVariant+0x50>
 8012f78:	2b02      	cmp	r3, #2
 8012f7a:	d1ec      	bne.n	8012f56 <uxr_deserialize_ObjectVariant+0x2a>
 8012f7c:	68b1      	ldr	r1, [r6, #8]
 8012f7e:	4628      	mov	r0, r5
 8012f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f88:	f004 bdec 	b.w	8017b64 <ucdr_deserialize_string>
 8012f8c:	1d31      	adds	r1, r6, #4
 8012f8e:	4628      	mov	r0, r5
 8012f90:	f7fb fe0a 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012f94:	4604      	mov	r4, r0
 8012f96:	b170      	cbz	r0, 8012fb6 <uxr_deserialize_ObjectVariant+0x8a>
 8012f98:	7933      	ldrb	r3, [r6, #4]
 8012f9a:	2b02      	cmp	r3, #2
 8012f9c:	d04c      	beq.n	8013038 <uxr_deserialize_ObjectVariant+0x10c>
 8012f9e:	2b03      	cmp	r3, #3
 8012fa0:	d109      	bne.n	8012fb6 <uxr_deserialize_ObjectVariant+0x8a>
 8012fa2:	f106 0308 	add.w	r3, r6, #8
 8012fa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012faa:	f106 010c 	add.w	r1, r6, #12
 8012fae:	4628      	mov	r0, r5
 8012fb0:	f7fc ffde 	bl	800ff70 <ucdr_deserialize_sequence_uint8_t>
 8012fb4:	4604      	mov	r4, r0
 8012fb6:	2202      	movs	r2, #2
 8012fb8:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012fbc:	4628      	mov	r0, r5
 8012fbe:	f004 fcb3 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8012fc2:	4020      	ands	r0, r4
 8012fc4:	b2c4      	uxtb	r4, r0
 8012fc6:	e7c6      	b.n	8012f56 <uxr_deserialize_ObjectVariant+0x2a>
 8012fc8:	1d31      	adds	r1, r6, #4
 8012fca:	4628      	mov	r0, r5
 8012fcc:	f7fb fdec 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8012fd0:	4604      	mov	r4, r0
 8012fd2:	b130      	cbz	r0, 8012fe2 <uxr_deserialize_ObjectVariant+0xb6>
 8012fd4:	7933      	ldrb	r3, [r6, #4]
 8012fd6:	2b02      	cmp	r3, #2
 8012fd8:	d036      	beq.n	8013048 <uxr_deserialize_ObjectVariant+0x11c>
 8012fda:	2b03      	cmp	r3, #3
 8012fdc:	d03c      	beq.n	8013058 <uxr_deserialize_ObjectVariant+0x12c>
 8012fde:	2b01      	cmp	r3, #1
 8012fe0:	d032      	beq.n	8013048 <uxr_deserialize_ObjectVariant+0x11c>
 8012fe2:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012fe6:	4628      	mov	r0, r5
 8012fe8:	f7fc fb84 	bl	800f6f4 <ucdr_deserialize_int16_t>
 8012fec:	4020      	ands	r0, r4
 8012fee:	b2c4      	uxtb	r4, r0
 8012ff0:	e7b1      	b.n	8012f56 <uxr_deserialize_ObjectVariant+0x2a>
 8012ff2:	1d31      	adds	r1, r6, #4
 8012ff4:	4628      	mov	r0, r5
 8012ff6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ffa:	f7ff bcab 	b.w	8012954 <uxr_deserialize_CLIENT_Representation>
 8012ffe:	2204      	movs	r2, #4
 8013000:	18b1      	adds	r1, r6, r2
 8013002:	4628      	mov	r0, r5
 8013004:	f004 fc90 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013008:	2202      	movs	r2, #2
 801300a:	f106 0108 	add.w	r1, r6, #8
 801300e:	4604      	mov	r4, r0
 8013010:	4628      	mov	r0, r5
 8013012:	f004 fc89 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013016:	2202      	movs	r2, #2
 8013018:	4004      	ands	r4, r0
 801301a:	f106 010a 	add.w	r1, r6, #10
 801301e:	4628      	mov	r0, r5
 8013020:	f004 fc82 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013024:	b2e4      	uxtb	r4, r4
 8013026:	4603      	mov	r3, r0
 8013028:	f106 010c 	add.w	r1, r6, #12
 801302c:	4628      	mov	r0, r5
 801302e:	401c      	ands	r4, r3
 8013030:	f7fb fd8c 	bl	800eb4c <ucdr_deserialize_bool>
 8013034:	4004      	ands	r4, r0
 8013036:	e78e      	b.n	8012f56 <uxr_deserialize_ObjectVariant+0x2a>
 8013038:	68b1      	ldr	r1, [r6, #8]
 801303a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801303e:	4628      	mov	r0, r5
 8013040:	f004 fd90 	bl	8017b64 <ucdr_deserialize_string>
 8013044:	4604      	mov	r4, r0
 8013046:	e7b6      	b.n	8012fb6 <uxr_deserialize_ObjectVariant+0x8a>
 8013048:	68b1      	ldr	r1, [r6, #8]
 801304a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801304e:	4628      	mov	r0, r5
 8013050:	f004 fd88 	bl	8017b64 <ucdr_deserialize_string>
 8013054:	4604      	mov	r4, r0
 8013056:	e7c4      	b.n	8012fe2 <uxr_deserialize_ObjectVariant+0xb6>
 8013058:	f106 0308 	add.w	r3, r6, #8
 801305c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013060:	f106 010c 	add.w	r1, r6, #12
 8013064:	4628      	mov	r0, r5
 8013066:	f7fc ff83 	bl	800ff70 <ucdr_deserialize_sequence_uint8_t>
 801306a:	4604      	mov	r4, r0
 801306c:	e7b9      	b.n	8012fe2 <uxr_deserialize_ObjectVariant+0xb6>
 801306e:	bf00      	nop

08013070 <uxr_deserialize_BaseObjectRequest>:
 8013070:	b570      	push	{r4, r5, r6, lr}
 8013072:	2202      	movs	r2, #2
 8013074:	4605      	mov	r5, r0
 8013076:	460e      	mov	r6, r1
 8013078:	f004 fc56 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 801307c:	2202      	movs	r2, #2
 801307e:	4604      	mov	r4, r0
 8013080:	18b1      	adds	r1, r6, r2
 8013082:	4628      	mov	r0, r5
 8013084:	f004 fc50 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013088:	4020      	ands	r0, r4
 801308a:	b2c0      	uxtb	r0, r0
 801308c:	bd70      	pop	{r4, r5, r6, pc}
 801308e:	bf00      	nop

08013090 <uxr_serialize_ActivityInfoVariant>:
 8013090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013094:	460d      	mov	r5, r1
 8013096:	7809      	ldrb	r1, [r1, #0]
 8013098:	4607      	mov	r7, r0
 801309a:	f7fb fd6f 	bl	800eb7c <ucdr_serialize_uint8_t>
 801309e:	4681      	mov	r9, r0
 80130a0:	b138      	cbz	r0, 80130b2 <uxr_serialize_ActivityInfoVariant+0x22>
 80130a2:	782b      	ldrb	r3, [r5, #0]
 80130a4:	2b06      	cmp	r3, #6
 80130a6:	f000 8082 	beq.w	80131ae <uxr_serialize_ActivityInfoVariant+0x11e>
 80130aa:	2b0d      	cmp	r3, #13
 80130ac:	d016      	beq.n	80130dc <uxr_serialize_ActivityInfoVariant+0x4c>
 80130ae:	2b05      	cmp	r3, #5
 80130b0:	d002      	beq.n	80130b8 <uxr_serialize_ActivityInfoVariant+0x28>
 80130b2:	4648      	mov	r0, r9
 80130b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130b8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80130bc:	4638      	mov	r0, r7
 80130be:	f7fc fa99 	bl	800f5f4 <ucdr_serialize_int16_t>
 80130c2:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80130c6:	4681      	mov	r9, r0
 80130c8:	4638      	mov	r0, r7
 80130ca:	f7fc f9c3 	bl	800f454 <ucdr_serialize_uint64_t>
 80130ce:	ea09 0000 	and.w	r0, r9, r0
 80130d2:	fa5f f980 	uxtb.w	r9, r0
 80130d6:	4648      	mov	r0, r9
 80130d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130dc:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80130e0:	4638      	mov	r0, r7
 80130e2:	f7fc fa87 	bl	800f5f4 <ucdr_serialize_int16_t>
 80130e6:	68e9      	ldr	r1, [r5, #12]
 80130e8:	4681      	mov	r9, r0
 80130ea:	4638      	mov	r0, r7
 80130ec:	f7fb ff5c 	bl	800efa8 <ucdr_serialize_uint32_t>
 80130f0:	68eb      	ldr	r3, [r5, #12]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d0eb      	beq.n	80130ce <uxr_serialize_ActivityInfoVariant+0x3e>
 80130f6:	b320      	cbz	r0, 8013142 <uxr_serialize_ActivityInfoVariant+0xb2>
 80130f8:	f105 080c 	add.w	r8, r5, #12
 80130fc:	2600      	movs	r6, #0
 80130fe:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8013102:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8013106:	f89a 1010 	ldrb.w	r1, [sl, #16]
 801310a:	4638      	mov	r0, r7
 801310c:	f7fb fd36 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013110:	2800      	cmp	r0, #0
 8013112:	d053      	beq.n	80131bc <uxr_serialize_ActivityInfoVariant+0x12c>
 8013114:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013118:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 801311c:	0074      	lsls	r4, r6, #1
 801311e:	00c9      	lsls	r1, r1, #3
 8013120:	2b03      	cmp	r3, #3
 8013122:	d854      	bhi.n	80131ce <uxr_serialize_ActivityInfoVariant+0x13e>
 8013124:	e8df f003 	tbb	[pc, r3]
 8013128:	02102132 	.word	0x02102132
 801312c:	4441      	add	r1, r8
 801312e:	4638      	mov	r0, r7
 8013130:	6889      	ldr	r1, [r1, #8]
 8013132:	f004 fd07 	bl	8017b44 <ucdr_serialize_string>
 8013136:	68ea      	ldr	r2, [r5, #12]
 8013138:	3601      	adds	r6, #1
 801313a:	4296      	cmp	r6, r2
 801313c:	d242      	bcs.n	80131c4 <uxr_serialize_ActivityInfoVariant+0x134>
 801313e:	2800      	cmp	r0, #0
 8013140:	d1dd      	bne.n	80130fe <uxr_serialize_ActivityInfoVariant+0x6e>
 8013142:	f04f 0900 	mov.w	r9, #0
 8013146:	e7b4      	b.n	80130b2 <uxr_serialize_ActivityInfoVariant+0x22>
 8013148:	3108      	adds	r1, #8
 801314a:	4441      	add	r1, r8
 801314c:	2210      	movs	r2, #16
 801314e:	4638      	mov	r0, r7
 8013150:	f004 fb86 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013154:	4434      	add	r4, r6
 8013156:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801315a:	4604      	mov	r4, r0
 801315c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801315e:	4638      	mov	r0, r7
 8013160:	f7fb ff22 	bl	800efa8 <ucdr_serialize_uint32_t>
 8013164:	4020      	ands	r0, r4
 8013166:	b2c0      	uxtb	r0, r0
 8013168:	e7e5      	b.n	8013136 <uxr_serialize_ActivityInfoVariant+0xa6>
 801316a:	3108      	adds	r1, #8
 801316c:	4441      	add	r1, r8
 801316e:	2204      	movs	r2, #4
 8013170:	4638      	mov	r0, r7
 8013172:	f004 fb75 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013176:	4434      	add	r4, r6
 8013178:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801317c:	4604      	mov	r4, r0
 801317e:	8b19      	ldrh	r1, [r3, #24]
 8013180:	4638      	mov	r0, r7
 8013182:	f7fb fd27 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8013186:	4020      	ands	r0, r4
 8013188:	b2c0      	uxtb	r0, r0
 801318a:	e7d4      	b.n	8013136 <uxr_serialize_ActivityInfoVariant+0xa6>
 801318c:	3108      	adds	r1, #8
 801318e:	4441      	add	r1, r8
 8013190:	2202      	movs	r2, #2
 8013192:	4638      	mov	r0, r7
 8013194:	f004 fb64 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013198:	4434      	add	r4, r6
 801319a:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801319e:	4604      	mov	r4, r0
 80131a0:	7d99      	ldrb	r1, [r3, #22]
 80131a2:	4638      	mov	r0, r7
 80131a4:	f7fb fcea 	bl	800eb7c <ucdr_serialize_uint8_t>
 80131a8:	4020      	ands	r0, r4
 80131aa:	b2c0      	uxtb	r0, r0
 80131ac:	e7c3      	b.n	8013136 <uxr_serialize_ActivityInfoVariant+0xa6>
 80131ae:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80131b2:	4638      	mov	r0, r7
 80131b4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131b8:	f7fc ba1c 	b.w	800f5f4 <ucdr_serialize_int16_t>
 80131bc:	68ea      	ldr	r2, [r5, #12]
 80131be:	3601      	adds	r6, #1
 80131c0:	42b2      	cmp	r2, r6
 80131c2:	d8be      	bhi.n	8013142 <uxr_serialize_ActivityInfoVariant+0xb2>
 80131c4:	ea09 0900 	and.w	r9, r9, r0
 80131c8:	fa5f f989 	uxtb.w	r9, r9
 80131cc:	e771      	b.n	80130b2 <uxr_serialize_ActivityInfoVariant+0x22>
 80131ce:	68eb      	ldr	r3, [r5, #12]
 80131d0:	3601      	adds	r6, #1
 80131d2:	429e      	cmp	r6, r3
 80131d4:	f10a 0a18 	add.w	sl, sl, #24
 80131d8:	d395      	bcc.n	8013106 <uxr_serialize_ActivityInfoVariant+0x76>
 80131da:	e76a      	b.n	80130b2 <uxr_serialize_ActivityInfoVariant+0x22>

080131dc <uxr_deserialize_BaseObjectReply>:
 80131dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131e0:	2202      	movs	r2, #2
 80131e2:	4606      	mov	r6, r0
 80131e4:	460f      	mov	r7, r1
 80131e6:	f004 fb9f 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80131ea:	2202      	movs	r2, #2
 80131ec:	18b9      	adds	r1, r7, r2
 80131ee:	4605      	mov	r5, r0
 80131f0:	4630      	mov	r0, r6
 80131f2:	f004 fb99 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80131f6:	1d39      	adds	r1, r7, #4
 80131f8:	4680      	mov	r8, r0
 80131fa:	4630      	mov	r0, r6
 80131fc:	f7fb fcd4 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8013200:	1d79      	adds	r1, r7, #5
 8013202:	4604      	mov	r4, r0
 8013204:	4630      	mov	r0, r6
 8013206:	f7fb fccf 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801320a:	ea05 0508 	and.w	r5, r5, r8
 801320e:	402c      	ands	r4, r5
 8013210:	4020      	ands	r0, r4
 8013212:	b2c0      	uxtb	r0, r0
 8013214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013218 <uxr_serialize_ReadSpecification>:
 8013218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801321c:	460e      	mov	r6, r1
 801321e:	7809      	ldrb	r1, [r1, #0]
 8013220:	4607      	mov	r7, r0
 8013222:	f7fb fcab 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013226:	7871      	ldrb	r1, [r6, #1]
 8013228:	4604      	mov	r4, r0
 801322a:	4638      	mov	r0, r7
 801322c:	f7fb fca6 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013230:	78b1      	ldrb	r1, [r6, #2]
 8013232:	4004      	ands	r4, r0
 8013234:	4638      	mov	r0, r7
 8013236:	f7fb fc73 	bl	800eb20 <ucdr_serialize_bool>
 801323a:	78b3      	ldrb	r3, [r6, #2]
 801323c:	b2e4      	uxtb	r4, r4
 801323e:	4004      	ands	r4, r0
 8013240:	b94b      	cbnz	r3, 8013256 <uxr_serialize_ReadSpecification+0x3e>
 8013242:	7a31      	ldrb	r1, [r6, #8]
 8013244:	4638      	mov	r0, r7
 8013246:	f7fb fc6b 	bl	800eb20 <ucdr_serialize_bool>
 801324a:	7a33      	ldrb	r3, [r6, #8]
 801324c:	4004      	ands	r4, r0
 801324e:	b943      	cbnz	r3, 8013262 <uxr_serialize_ReadSpecification+0x4a>
 8013250:	4620      	mov	r0, r4
 8013252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013256:	6871      	ldr	r1, [r6, #4]
 8013258:	4638      	mov	r0, r7
 801325a:	f004 fc73 	bl	8017b44 <ucdr_serialize_string>
 801325e:	4004      	ands	r4, r0
 8013260:	e7ef      	b.n	8013242 <uxr_serialize_ReadSpecification+0x2a>
 8013262:	8971      	ldrh	r1, [r6, #10]
 8013264:	4638      	mov	r0, r7
 8013266:	f7fb fcb5 	bl	800ebd4 <ucdr_serialize_uint16_t>
 801326a:	89b1      	ldrh	r1, [r6, #12]
 801326c:	4605      	mov	r5, r0
 801326e:	4638      	mov	r0, r7
 8013270:	f7fb fcb0 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8013274:	89f1      	ldrh	r1, [r6, #14]
 8013276:	4005      	ands	r5, r0
 8013278:	4638      	mov	r0, r7
 801327a:	f7fb fcab 	bl	800ebd4 <ucdr_serialize_uint16_t>
 801327e:	8a31      	ldrh	r1, [r6, #16]
 8013280:	4680      	mov	r8, r0
 8013282:	4638      	mov	r0, r7
 8013284:	f7fb fca6 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8013288:	b2ed      	uxtb	r5, r5
 801328a:	4025      	ands	r5, r4
 801328c:	ea08 0505 	and.w	r5, r8, r5
 8013290:	ea00 0405 	and.w	r4, r0, r5
 8013294:	4620      	mov	r0, r4
 8013296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801329a:	bf00      	nop

0801329c <uxr_serialize_CREATE_CLIENT_Payload>:
 801329c:	f7ff bb02 	b.w	80128a4 <uxr_serialize_CLIENT_Representation>

080132a0 <uxr_serialize_CREATE_Payload>:
 80132a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132a2:	2202      	movs	r2, #2
 80132a4:	4607      	mov	r7, r0
 80132a6:	460e      	mov	r6, r1
 80132a8:	f004 fada 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80132ac:	2202      	movs	r2, #2
 80132ae:	18b1      	adds	r1, r6, r2
 80132b0:	4605      	mov	r5, r0
 80132b2:	4638      	mov	r0, r7
 80132b4:	f004 fad4 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80132b8:	7931      	ldrb	r1, [r6, #4]
 80132ba:	4604      	mov	r4, r0
 80132bc:	4638      	mov	r0, r7
 80132be:	f7fb fc5d 	bl	800eb7c <ucdr_serialize_uint8_t>
 80132c2:	b170      	cbz	r0, 80132e2 <uxr_serialize_CREATE_Payload+0x42>
 80132c4:	7933      	ldrb	r3, [r6, #4]
 80132c6:	402c      	ands	r4, r5
 80132c8:	3b01      	subs	r3, #1
 80132ca:	b2e4      	uxtb	r4, r4
 80132cc:	2b0d      	cmp	r3, #13
 80132ce:	d809      	bhi.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 80132d0:	e8df f003 	tbb	[pc, r3]
 80132d4:	23230a4c 	.word	0x23230a4c
 80132d8:	0a0a0a0a 	.word	0x0a0a0a0a
 80132dc:	12121208 	.word	0x12121208
 80132e0:	3e45      	.short	0x3e45
 80132e2:	2400      	movs	r4, #0
 80132e4:	4620      	mov	r0, r4
 80132e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132e8:	f106 0108 	add.w	r1, r6, #8
 80132ec:	4638      	mov	r0, r7
 80132ee:	f7ff fbdf 	bl	8012ab0 <uxr_serialize_DATAWRITER_Representation>
 80132f2:	4004      	ands	r4, r0
 80132f4:	4620      	mov	r0, r4
 80132f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132f8:	7a31      	ldrb	r1, [r6, #8]
 80132fa:	4638      	mov	r0, r7
 80132fc:	f7fb fc3e 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013300:	2800      	cmp	r0, #0
 8013302:	d0ee      	beq.n	80132e2 <uxr_serialize_CREATE_Payload+0x42>
 8013304:	7a33      	ldrb	r3, [r6, #8]
 8013306:	2b01      	cmp	r3, #1
 8013308:	d001      	beq.n	801330e <uxr_serialize_CREATE_Payload+0x6e>
 801330a:	2b02      	cmp	r3, #2
 801330c:	d1ea      	bne.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 801330e:	68f1      	ldr	r1, [r6, #12]
 8013310:	4638      	mov	r0, r7
 8013312:	f004 fc17 	bl	8017b44 <ucdr_serialize_string>
 8013316:	4004      	ands	r4, r0
 8013318:	e7e4      	b.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 801331a:	7a31      	ldrb	r1, [r6, #8]
 801331c:	4638      	mov	r0, r7
 801331e:	f7fb fc2d 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013322:	4605      	mov	r5, r0
 8013324:	b158      	cbz	r0, 801333e <uxr_serialize_CREATE_Payload+0x9e>
 8013326:	7a33      	ldrb	r3, [r6, #8]
 8013328:	2b02      	cmp	r3, #2
 801332a:	d034      	beq.n	8013396 <uxr_serialize_CREATE_Payload+0xf6>
 801332c:	2b03      	cmp	r3, #3
 801332e:	d106      	bne.n	801333e <uxr_serialize_CREATE_Payload+0x9e>
 8013330:	68f2      	ldr	r2, [r6, #12]
 8013332:	f106 0110 	add.w	r1, r6, #16
 8013336:	4638      	mov	r0, r7
 8013338:	f7fc fe08 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 801333c:	4605      	mov	r5, r0
 801333e:	2202      	movs	r2, #2
 8013340:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013344:	4638      	mov	r0, r7
 8013346:	f004 fa8b 	bl	8017860 <ucdr_serialize_array_uint8_t>
 801334a:	4028      	ands	r0, r5
 801334c:	4004      	ands	r4, r0
 801334e:	e7c9      	b.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 8013350:	f106 0108 	add.w	r1, r6, #8
 8013354:	4638      	mov	r0, r7
 8013356:	f7ff faa5 	bl	80128a4 <uxr_serialize_CLIENT_Representation>
 801335a:	4004      	ands	r4, r0
 801335c:	e7c2      	b.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 801335e:	f106 0108 	add.w	r1, r6, #8
 8013362:	4638      	mov	r0, r7
 8013364:	f7ff fb5a 	bl	8012a1c <uxr_serialize_AGENT_Representation>
 8013368:	4004      	ands	r4, r0
 801336a:	e7bb      	b.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 801336c:	7a31      	ldrb	r1, [r6, #8]
 801336e:	4638      	mov	r0, r7
 8013370:	f7fb fc04 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013374:	4605      	mov	r5, r0
 8013376:	b130      	cbz	r0, 8013386 <uxr_serialize_CREATE_Payload+0xe6>
 8013378:	7a33      	ldrb	r3, [r6, #8]
 801337a:	2b02      	cmp	r3, #2
 801337c:	d011      	beq.n	80133a2 <uxr_serialize_CREATE_Payload+0x102>
 801337e:	2b03      	cmp	r3, #3
 8013380:	d015      	beq.n	80133ae <uxr_serialize_CREATE_Payload+0x10e>
 8013382:	2b01      	cmp	r3, #1
 8013384:	d00d      	beq.n	80133a2 <uxr_serialize_CREATE_Payload+0x102>
 8013386:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 801338a:	4638      	mov	r0, r7
 801338c:	f7fc f932 	bl	800f5f4 <ucdr_serialize_int16_t>
 8013390:	4028      	ands	r0, r5
 8013392:	4004      	ands	r4, r0
 8013394:	e7a6      	b.n	80132e4 <uxr_serialize_CREATE_Payload+0x44>
 8013396:	68f1      	ldr	r1, [r6, #12]
 8013398:	4638      	mov	r0, r7
 801339a:	f004 fbd3 	bl	8017b44 <ucdr_serialize_string>
 801339e:	4605      	mov	r5, r0
 80133a0:	e7cd      	b.n	801333e <uxr_serialize_CREATE_Payload+0x9e>
 80133a2:	68f1      	ldr	r1, [r6, #12]
 80133a4:	4638      	mov	r0, r7
 80133a6:	f004 fbcd 	bl	8017b44 <ucdr_serialize_string>
 80133aa:	4605      	mov	r5, r0
 80133ac:	e7eb      	b.n	8013386 <uxr_serialize_CREATE_Payload+0xe6>
 80133ae:	68f2      	ldr	r2, [r6, #12]
 80133b0:	f106 0110 	add.w	r1, r6, #16
 80133b4:	4638      	mov	r0, r7
 80133b6:	f7fc fdc9 	bl	800ff4c <ucdr_serialize_sequence_uint8_t>
 80133ba:	4605      	mov	r5, r0
 80133bc:	e7e3      	b.n	8013386 <uxr_serialize_CREATE_Payload+0xe6>
 80133be:	bf00      	nop

080133c0 <uxr_deserialize_GET_INFO_Payload>:
 80133c0:	b570      	push	{r4, r5, r6, lr}
 80133c2:	2202      	movs	r2, #2
 80133c4:	4605      	mov	r5, r0
 80133c6:	460e      	mov	r6, r1
 80133c8:	f004 faae 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80133cc:	2202      	movs	r2, #2
 80133ce:	18b1      	adds	r1, r6, r2
 80133d0:	4604      	mov	r4, r0
 80133d2:	4628      	mov	r0, r5
 80133d4:	f004 faa8 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80133d8:	1d31      	adds	r1, r6, #4
 80133da:	4004      	ands	r4, r0
 80133dc:	4628      	mov	r0, r5
 80133de:	f7fb ff13 	bl	800f208 <ucdr_deserialize_uint32_t>
 80133e2:	b2e4      	uxtb	r4, r4
 80133e4:	4020      	ands	r0, r4
 80133e6:	bd70      	pop	{r4, r5, r6, pc}

080133e8 <uxr_serialize_DELETE_Payload>:
 80133e8:	b570      	push	{r4, r5, r6, lr}
 80133ea:	2202      	movs	r2, #2
 80133ec:	4605      	mov	r5, r0
 80133ee:	460e      	mov	r6, r1
 80133f0:	f004 fa36 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80133f4:	2202      	movs	r2, #2
 80133f6:	4604      	mov	r4, r0
 80133f8:	18b1      	adds	r1, r6, r2
 80133fa:	4628      	mov	r0, r5
 80133fc:	f004 fa30 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013400:	4020      	ands	r0, r4
 8013402:	b2c0      	uxtb	r0, r0
 8013404:	bd70      	pop	{r4, r5, r6, pc}
 8013406:	bf00      	nop

08013408 <uxr_deserialize_STATUS_AGENT_Payload>:
 8013408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801340c:	4605      	mov	r5, r0
 801340e:	460e      	mov	r6, r1
 8013410:	f7fb fbca 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8013414:	1c71      	adds	r1, r6, #1
 8013416:	4604      	mov	r4, r0
 8013418:	4628      	mov	r0, r5
 801341a:	f7fb fbc5 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801341e:	2204      	movs	r2, #4
 8013420:	18b1      	adds	r1, r6, r2
 8013422:	4680      	mov	r8, r0
 8013424:	4628      	mov	r0, r5
 8013426:	f004 fa7f 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 801342a:	f106 0108 	add.w	r1, r6, #8
 801342e:	4607      	mov	r7, r0
 8013430:	2202      	movs	r2, #2
 8013432:	4628      	mov	r0, r5
 8013434:	f004 fa78 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013438:	ea04 0308 	and.w	r3, r4, r8
 801343c:	b2db      	uxtb	r3, r3
 801343e:	ea03 0407 	and.w	r4, r3, r7
 8013442:	2202      	movs	r2, #2
 8013444:	4607      	mov	r7, r0
 8013446:	f106 010a 	add.w	r1, r6, #10
 801344a:	4628      	mov	r0, r5
 801344c:	f004 fa6c 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013450:	f106 010c 	add.w	r1, r6, #12
 8013454:	4603      	mov	r3, r0
 8013456:	4628      	mov	r0, r5
 8013458:	461d      	mov	r5, r3
 801345a:	f7fb fb77 	bl	800eb4c <ucdr_deserialize_bool>
 801345e:	403c      	ands	r4, r7
 8013460:	4025      	ands	r5, r4
 8013462:	4028      	ands	r0, r5
 8013464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013468 <uxr_deserialize_STATUS_Payload>:
 8013468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801346c:	2202      	movs	r2, #2
 801346e:	4606      	mov	r6, r0
 8013470:	460f      	mov	r7, r1
 8013472:	f004 fa59 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013476:	2202      	movs	r2, #2
 8013478:	18b9      	adds	r1, r7, r2
 801347a:	4605      	mov	r5, r0
 801347c:	4630      	mov	r0, r6
 801347e:	f004 fa53 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013482:	1d39      	adds	r1, r7, #4
 8013484:	4680      	mov	r8, r0
 8013486:	4630      	mov	r0, r6
 8013488:	f7fb fb8e 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801348c:	1d79      	adds	r1, r7, #5
 801348e:	4604      	mov	r4, r0
 8013490:	4630      	mov	r0, r6
 8013492:	f7fb fb89 	bl	800eba8 <ucdr_deserialize_uint8_t>
 8013496:	ea05 0508 	and.w	r5, r5, r8
 801349a:	402c      	ands	r4, r5
 801349c:	4020      	ands	r0, r4
 801349e:	b2c0      	uxtb	r0, r0
 80134a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080134a4 <uxr_serialize_INFO_Payload>:
 80134a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134a8:	2202      	movs	r2, #2
 80134aa:	460c      	mov	r4, r1
 80134ac:	4605      	mov	r5, r0
 80134ae:	f004 f9d7 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80134b2:	2202      	movs	r2, #2
 80134b4:	18a1      	adds	r1, r4, r2
 80134b6:	4680      	mov	r8, r0
 80134b8:	4628      	mov	r0, r5
 80134ba:	f004 f9d1 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80134be:	7921      	ldrb	r1, [r4, #4]
 80134c0:	4607      	mov	r7, r0
 80134c2:	4628      	mov	r0, r5
 80134c4:	f7fb fb5a 	bl	800eb7c <ucdr_serialize_uint8_t>
 80134c8:	7961      	ldrb	r1, [r4, #5]
 80134ca:	4606      	mov	r6, r0
 80134cc:	4628      	mov	r0, r5
 80134ce:	f7fb fb55 	bl	800eb7c <ucdr_serialize_uint8_t>
 80134d2:	ea08 0807 	and.w	r8, r8, r7
 80134d6:	ea06 0608 	and.w	r6, r6, r8
 80134da:	4006      	ands	r6, r0
 80134dc:	7a21      	ldrb	r1, [r4, #8]
 80134de:	4628      	mov	r0, r5
 80134e0:	f7fb fb1e 	bl	800eb20 <ucdr_serialize_bool>
 80134e4:	7a23      	ldrb	r3, [r4, #8]
 80134e6:	b2f7      	uxtb	r7, r6
 80134e8:	4606      	mov	r6, r0
 80134ea:	b96b      	cbnz	r3, 8013508 <uxr_serialize_INFO_Payload+0x64>
 80134ec:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 80134f0:	4628      	mov	r0, r5
 80134f2:	f7fb fb15 	bl	800eb20 <ucdr_serialize_bool>
 80134f6:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 80134fa:	4030      	ands	r0, r6
 80134fc:	b2c6      	uxtb	r6, r0
 80134fe:	b983      	cbnz	r3, 8013522 <uxr_serialize_INFO_Payload+0x7e>
 8013500:	ea06 0007 	and.w	r0, r6, r7
 8013504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013508:	7b21      	ldrb	r1, [r4, #12]
 801350a:	4628      	mov	r0, r5
 801350c:	f7fb fb36 	bl	800eb7c <ucdr_serialize_uint8_t>
 8013510:	b188      	cbz	r0, 8013536 <uxr_serialize_INFO_Payload+0x92>
 8013512:	f104 010c 	add.w	r1, r4, #12
 8013516:	4628      	mov	r0, r5
 8013518:	f7ff faf2 	bl	8012b00 <uxr_serialize_ObjectVariant.part.0>
 801351c:	4030      	ands	r0, r6
 801351e:	b2c6      	uxtb	r6, r0
 8013520:	e7e4      	b.n	80134ec <uxr_serialize_INFO_Payload+0x48>
 8013522:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013526:	4628      	mov	r0, r5
 8013528:	f7ff fdb2 	bl	8013090 <uxr_serialize_ActivityInfoVariant>
 801352c:	4006      	ands	r6, r0
 801352e:	ea06 0007 	and.w	r0, r6, r7
 8013532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013536:	4606      	mov	r6, r0
 8013538:	e7d8      	b.n	80134ec <uxr_serialize_INFO_Payload+0x48>
 801353a:	bf00      	nop

0801353c <uxr_serialize_READ_DATA_Payload>:
 801353c:	b570      	push	{r4, r5, r6, lr}
 801353e:	2202      	movs	r2, #2
 8013540:	4605      	mov	r5, r0
 8013542:	460e      	mov	r6, r1
 8013544:	f004 f98c 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013548:	2202      	movs	r2, #2
 801354a:	18b1      	adds	r1, r6, r2
 801354c:	4604      	mov	r4, r0
 801354e:	4628      	mov	r0, r5
 8013550:	f004 f986 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013554:	1d31      	adds	r1, r6, #4
 8013556:	4004      	ands	r4, r0
 8013558:	4628      	mov	r0, r5
 801355a:	f7ff fe5d 	bl	8013218 <uxr_serialize_ReadSpecification>
 801355e:	b2e4      	uxtb	r4, r4
 8013560:	4020      	ands	r0, r4
 8013562:	bd70      	pop	{r4, r5, r6, pc}

08013564 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013564:	b570      	push	{r4, r5, r6, lr}
 8013566:	2202      	movs	r2, #2
 8013568:	4605      	mov	r5, r0
 801356a:	460e      	mov	r6, r1
 801356c:	f004 f978 	bl	8017860 <ucdr_serialize_array_uint8_t>
 8013570:	2202      	movs	r2, #2
 8013572:	4604      	mov	r4, r0
 8013574:	18b1      	adds	r1, r6, r2
 8013576:	4628      	mov	r0, r5
 8013578:	f004 f972 	bl	8017860 <ucdr_serialize_array_uint8_t>
 801357c:	4020      	ands	r0, r4
 801357e:	b2c0      	uxtb	r0, r0
 8013580:	bd70      	pop	{r4, r5, r6, pc}
 8013582:	bf00      	nop

08013584 <uxr_serialize_ACKNACK_Payload>:
 8013584:	b570      	push	{r4, r5, r6, lr}
 8013586:	460c      	mov	r4, r1
 8013588:	460e      	mov	r6, r1
 801358a:	f834 1b02 	ldrh.w	r1, [r4], #2
 801358e:	4605      	mov	r5, r0
 8013590:	f7fb fb20 	bl	800ebd4 <ucdr_serialize_uint16_t>
 8013594:	2202      	movs	r2, #2
 8013596:	4621      	mov	r1, r4
 8013598:	4604      	mov	r4, r0
 801359a:	4628      	mov	r0, r5
 801359c:	f004 f960 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80135a0:	7931      	ldrb	r1, [r6, #4]
 80135a2:	4004      	ands	r4, r0
 80135a4:	4628      	mov	r0, r5
 80135a6:	f7fb fae9 	bl	800eb7c <ucdr_serialize_uint8_t>
 80135aa:	b2e4      	uxtb	r4, r4
 80135ac:	4020      	ands	r0, r4
 80135ae:	bd70      	pop	{r4, r5, r6, pc}

080135b0 <uxr_deserialize_ACKNACK_Payload>:
 80135b0:	b570      	push	{r4, r5, r6, lr}
 80135b2:	4605      	mov	r5, r0
 80135b4:	460e      	mov	r6, r1
 80135b6:	f7fb fc0d 	bl	800edd4 <ucdr_deserialize_uint16_t>
 80135ba:	2202      	movs	r2, #2
 80135bc:	18b1      	adds	r1, r6, r2
 80135be:	4604      	mov	r4, r0
 80135c0:	4628      	mov	r0, r5
 80135c2:	f004 f9b1 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80135c6:	1d31      	adds	r1, r6, #4
 80135c8:	4004      	ands	r4, r0
 80135ca:	4628      	mov	r0, r5
 80135cc:	f7fb faec 	bl	800eba8 <ucdr_deserialize_uint8_t>
 80135d0:	b2e4      	uxtb	r4, r4
 80135d2:	4020      	ands	r0, r4
 80135d4:	bd70      	pop	{r4, r5, r6, pc}
 80135d6:	bf00      	nop

080135d8 <uxr_serialize_HEARTBEAT_Payload>:
 80135d8:	b570      	push	{r4, r5, r6, lr}
 80135da:	460d      	mov	r5, r1
 80135dc:	8809      	ldrh	r1, [r1, #0]
 80135de:	4606      	mov	r6, r0
 80135e0:	f7fb faf8 	bl	800ebd4 <ucdr_serialize_uint16_t>
 80135e4:	8869      	ldrh	r1, [r5, #2]
 80135e6:	4604      	mov	r4, r0
 80135e8:	4630      	mov	r0, r6
 80135ea:	f7fb faf3 	bl	800ebd4 <ucdr_serialize_uint16_t>
 80135ee:	7929      	ldrb	r1, [r5, #4]
 80135f0:	4004      	ands	r4, r0
 80135f2:	4630      	mov	r0, r6
 80135f4:	f7fb fac2 	bl	800eb7c <ucdr_serialize_uint8_t>
 80135f8:	b2e4      	uxtb	r4, r4
 80135fa:	4020      	ands	r0, r4
 80135fc:	bd70      	pop	{r4, r5, r6, pc}
 80135fe:	bf00      	nop

08013600 <uxr_deserialize_HEARTBEAT_Payload>:
 8013600:	b570      	push	{r4, r5, r6, lr}
 8013602:	4605      	mov	r5, r0
 8013604:	460e      	mov	r6, r1
 8013606:	f7fb fbe5 	bl	800edd4 <ucdr_deserialize_uint16_t>
 801360a:	1cb1      	adds	r1, r6, #2
 801360c:	4604      	mov	r4, r0
 801360e:	4628      	mov	r0, r5
 8013610:	f7fb fbe0 	bl	800edd4 <ucdr_deserialize_uint16_t>
 8013614:	1d31      	adds	r1, r6, #4
 8013616:	4004      	ands	r4, r0
 8013618:	4628      	mov	r0, r5
 801361a:	f7fb fac5 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801361e:	b2e4      	uxtb	r4, r4
 8013620:	4020      	ands	r0, r4
 8013622:	bd70      	pop	{r4, r5, r6, pc}

08013624 <uxr_serialize_TIMESTAMP_Payload>:
 8013624:	b570      	push	{r4, r5, r6, lr}
 8013626:	460d      	mov	r5, r1
 8013628:	6809      	ldr	r1, [r1, #0]
 801362a:	4606      	mov	r6, r0
 801362c:	f7fc f8d6 	bl	800f7dc <ucdr_serialize_int32_t>
 8013630:	6869      	ldr	r1, [r5, #4]
 8013632:	4604      	mov	r4, r0
 8013634:	4630      	mov	r0, r6
 8013636:	f7fb fcb7 	bl	800efa8 <ucdr_serialize_uint32_t>
 801363a:	4020      	ands	r0, r4
 801363c:	b2c0      	uxtb	r0, r0
 801363e:	bd70      	pop	{r4, r5, r6, pc}

08013640 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013644:	4605      	mov	r5, r0
 8013646:	460e      	mov	r6, r1
 8013648:	f7fc f960 	bl	800f90c <ucdr_deserialize_int32_t>
 801364c:	1d31      	adds	r1, r6, #4
 801364e:	4607      	mov	r7, r0
 8013650:	4628      	mov	r0, r5
 8013652:	f7fb fdd9 	bl	800f208 <ucdr_deserialize_uint32_t>
 8013656:	f106 0108 	add.w	r1, r6, #8
 801365a:	4680      	mov	r8, r0
 801365c:	4628      	mov	r0, r5
 801365e:	f7fc f955 	bl	800f90c <ucdr_deserialize_int32_t>
 8013662:	f106 010c 	add.w	r1, r6, #12
 8013666:	4604      	mov	r4, r0
 8013668:	4628      	mov	r0, r5
 801366a:	f7fb fdcd 	bl	800f208 <ucdr_deserialize_uint32_t>
 801366e:	ea07 0708 	and.w	r7, r7, r8
 8013672:	403c      	ands	r4, r7
 8013674:	f106 0110 	add.w	r1, r6, #16
 8013678:	4004      	ands	r4, r0
 801367a:	4628      	mov	r0, r5
 801367c:	f7fc f946 	bl	800f90c <ucdr_deserialize_int32_t>
 8013680:	f106 0114 	add.w	r1, r6, #20
 8013684:	4607      	mov	r7, r0
 8013686:	4628      	mov	r0, r5
 8013688:	f7fb fdbe 	bl	800f208 <ucdr_deserialize_uint32_t>
 801368c:	b2e4      	uxtb	r4, r4
 801368e:	403c      	ands	r4, r7
 8013690:	4020      	ands	r0, r4
 8013692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013696:	bf00      	nop

08013698 <uxr_serialize_SampleIdentity>:
 8013698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801369c:	220c      	movs	r2, #12
 801369e:	4604      	mov	r4, r0
 80136a0:	460d      	mov	r5, r1
 80136a2:	f004 f8dd 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80136a6:	2203      	movs	r2, #3
 80136a8:	f105 010c 	add.w	r1, r5, #12
 80136ac:	4607      	mov	r7, r0
 80136ae:	4620      	mov	r0, r4
 80136b0:	f004 f8d6 	bl	8017860 <ucdr_serialize_array_uint8_t>
 80136b4:	7be9      	ldrb	r1, [r5, #15]
 80136b6:	4680      	mov	r8, r0
 80136b8:	4620      	mov	r0, r4
 80136ba:	f7fb fa5f 	bl	800eb7c <ucdr_serialize_uint8_t>
 80136be:	6929      	ldr	r1, [r5, #16]
 80136c0:	4606      	mov	r6, r0
 80136c2:	4620      	mov	r0, r4
 80136c4:	f7fc f88a 	bl	800f7dc <ucdr_serialize_int32_t>
 80136c8:	6969      	ldr	r1, [r5, #20]
 80136ca:	4603      	mov	r3, r0
 80136cc:	4620      	mov	r0, r4
 80136ce:	ea07 0708 	and.w	r7, r7, r8
 80136d2:	461c      	mov	r4, r3
 80136d4:	f7fb fc68 	bl	800efa8 <ucdr_serialize_uint32_t>
 80136d8:	403e      	ands	r6, r7
 80136da:	4034      	ands	r4, r6
 80136dc:	4020      	ands	r0, r4
 80136de:	b2c0      	uxtb	r0, r0
 80136e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080136e4 <uxr_deserialize_SampleIdentity>:
 80136e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136e8:	220c      	movs	r2, #12
 80136ea:	4604      	mov	r4, r0
 80136ec:	460d      	mov	r5, r1
 80136ee:	f004 f91b 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 80136f2:	2203      	movs	r2, #3
 80136f4:	f105 010c 	add.w	r1, r5, #12
 80136f8:	4607      	mov	r7, r0
 80136fa:	4620      	mov	r0, r4
 80136fc:	f004 f914 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8013700:	f105 010f 	add.w	r1, r5, #15
 8013704:	4680      	mov	r8, r0
 8013706:	4620      	mov	r0, r4
 8013708:	f7fb fa4e 	bl	800eba8 <ucdr_deserialize_uint8_t>
 801370c:	f105 0110 	add.w	r1, r5, #16
 8013710:	4606      	mov	r6, r0
 8013712:	4620      	mov	r0, r4
 8013714:	f7fc f8fa 	bl	800f90c <ucdr_deserialize_int32_t>
 8013718:	f105 0114 	add.w	r1, r5, #20
 801371c:	4603      	mov	r3, r0
 801371e:	4620      	mov	r0, r4
 8013720:	ea07 0708 	and.w	r7, r7, r8
 8013724:	461c      	mov	r4, r3
 8013726:	f7fb fd6f 	bl	800f208 <ucdr_deserialize_uint32_t>
 801372a:	403e      	ands	r6, r7
 801372c:	4034      	ands	r4, r6
 801372e:	4020      	ands	r0, r4
 8013730:	b2c0      	uxtb	r0, r0
 8013732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013736:	bf00      	nop

08013738 <rcl_client_get_rmw_handle>:
 8013738:	b118      	cbz	r0, 8013742 <rcl_client_get_rmw_handle+0xa>
 801373a:	6800      	ldr	r0, [r0, #0]
 801373c:	b108      	cbz	r0, 8013742 <rcl_client_get_rmw_handle+0xa>
 801373e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013742:	4770      	bx	lr

08013744 <rcl_send_request>:
 8013744:	b570      	push	{r4, r5, r6, lr}
 8013746:	b082      	sub	sp, #8
 8013748:	b1e8      	cbz	r0, 8013786 <rcl_send_request+0x42>
 801374a:	4604      	mov	r4, r0
 801374c:	6800      	ldr	r0, [r0, #0]
 801374e:	b1d0      	cbz	r0, 8013786 <rcl_send_request+0x42>
 8013750:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013754:	b1bb      	cbz	r3, 8013786 <rcl_send_request+0x42>
 8013756:	460e      	mov	r6, r1
 8013758:	b1d1      	cbz	r1, 8013790 <rcl_send_request+0x4c>
 801375a:	4615      	mov	r5, r2
 801375c:	b1c2      	cbz	r2, 8013790 <rcl_send_request+0x4c>
 801375e:	2105      	movs	r1, #5
 8013760:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013764:	f002 fc28 	bl	8015fb8 <__atomic_load_8>
 8013768:	6823      	ldr	r3, [r4, #0]
 801376a:	e9c5 0100 	strd	r0, r1, [r5]
 801376e:	462a      	mov	r2, r5
 8013770:	4631      	mov	r1, r6
 8013772:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013776:	f003 fb03 	bl	8016d80 <rmw_send_request>
 801377a:	4606      	mov	r6, r0
 801377c:	b160      	cbz	r0, 8013798 <rcl_send_request+0x54>
 801377e:	2601      	movs	r6, #1
 8013780:	4630      	mov	r0, r6
 8013782:	b002      	add	sp, #8
 8013784:	bd70      	pop	{r4, r5, r6, pc}
 8013786:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 801378a:	4630      	mov	r0, r6
 801378c:	b002      	add	sp, #8
 801378e:	bd70      	pop	{r4, r5, r6, pc}
 8013790:	260b      	movs	r6, #11
 8013792:	4630      	mov	r0, r6
 8013794:	b002      	add	sp, #8
 8013796:	bd70      	pop	{r4, r5, r6, pc}
 8013798:	6820      	ldr	r0, [r4, #0]
 801379a:	2105      	movs	r1, #5
 801379c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80137a0:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80137a4:	9100      	str	r1, [sp, #0]
 80137a6:	f002 fc73 	bl	8016090 <__atomic_exchange_8>
 80137aa:	4630      	mov	r0, r6
 80137ac:	b002      	add	sp, #8
 80137ae:	bd70      	pop	{r4, r5, r6, pc}

080137b0 <rcl_take_response>:
 80137b0:	b570      	push	{r4, r5, r6, lr}
 80137b2:	468e      	mov	lr, r1
 80137b4:	460c      	mov	r4, r1
 80137b6:	4616      	mov	r6, r2
 80137b8:	4605      	mov	r5, r0
 80137ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80137be:	b08c      	sub	sp, #48	@ 0x30
 80137c0:	f10d 0c18 	add.w	ip, sp, #24
 80137c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80137c8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80137cc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80137d0:	b35d      	cbz	r5, 801382a <rcl_take_response+0x7a>
 80137d2:	682b      	ldr	r3, [r5, #0]
 80137d4:	b34b      	cbz	r3, 801382a <rcl_take_response+0x7a>
 80137d6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80137da:	b330      	cbz	r0, 801382a <rcl_take_response+0x7a>
 80137dc:	b346      	cbz	r6, 8013830 <rcl_take_response+0x80>
 80137de:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013838 <rcl_take_response+0x88>
 80137e2:	2300      	movs	r3, #0
 80137e4:	f88d 3007 	strb.w	r3, [sp, #7]
 80137e8:	4632      	mov	r2, r6
 80137ea:	f10d 0307 	add.w	r3, sp, #7
 80137ee:	a902      	add	r1, sp, #8
 80137f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80137f4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80137f8:	f003 fbca 	bl	8016f90 <rmw_take_response>
 80137fc:	4605      	mov	r5, r0
 80137fe:	b9c8      	cbnz	r0, 8013834 <rcl_take_response+0x84>
 8013800:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013804:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013808:	2a00      	cmp	r2, #0
 801380a:	bf08      	it	eq
 801380c:	461d      	moveq	r5, r3
 801380e:	f10d 0e18 	add.w	lr, sp, #24
 8013812:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013816:	46a4      	mov	ip, r4
 8013818:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801381c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013820:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013824:	4628      	mov	r0, r5
 8013826:	b00c      	add	sp, #48	@ 0x30
 8013828:	bd70      	pop	{r4, r5, r6, pc}
 801382a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 801382e:	e7ee      	b.n	801380e <rcl_take_response+0x5e>
 8013830:	250b      	movs	r5, #11
 8013832:	e7ec      	b.n	801380e <rcl_take_response+0x5e>
 8013834:	2501      	movs	r5, #1
 8013836:	e7ea      	b.n	801380e <rcl_take_response+0x5e>
	...

08013840 <rcl_client_is_valid>:
 8013840:	b130      	cbz	r0, 8013850 <rcl_client_is_valid+0x10>
 8013842:	6800      	ldr	r0, [r0, #0]
 8013844:	b120      	cbz	r0, 8013850 <rcl_client_is_valid+0x10>
 8013846:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801384a:	3800      	subs	r0, #0
 801384c:	bf18      	it	ne
 801384e:	2001      	movne	r0, #1
 8013850:	4770      	bx	lr
 8013852:	bf00      	nop

08013854 <rcl_convert_rmw_ret_to_rcl_ret>:
 8013854:	280b      	cmp	r0, #11
 8013856:	dc0d      	bgt.n	8013874 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013858:	2800      	cmp	r0, #0
 801385a:	db09      	blt.n	8013870 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801385c:	280b      	cmp	r0, #11
 801385e:	d807      	bhi.n	8013870 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013860:	e8df f000 	tbb	[pc, r0]
 8013864:	07060607 	.word	0x07060607
 8013868:	06060606 	.word	0x06060606
 801386c:	07070606 	.word	0x07070606
 8013870:	2001      	movs	r0, #1
 8013872:	4770      	bx	lr
 8013874:	28cb      	cmp	r0, #203	@ 0xcb
 8013876:	bf18      	it	ne
 8013878:	2001      	movne	r0, #1
 801387a:	4770      	bx	lr

0801387c <rcl_get_zero_initialized_context>:
 801387c:	4a03      	ldr	r2, [pc, #12]	@ (801388c <rcl_get_zero_initialized_context+0x10>)
 801387e:	4603      	mov	r3, r0
 8013880:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013884:	e883 0003 	stmia.w	r3, {r0, r1}
 8013888:	4618      	mov	r0, r3
 801388a:	4770      	bx	lr
 801388c:	0801b17c 	.word	0x0801b17c

08013890 <rcl_context_is_valid>:
 8013890:	b118      	cbz	r0, 801389a <rcl_context_is_valid+0xa>
 8013892:	6840      	ldr	r0, [r0, #4]
 8013894:	3800      	subs	r0, #0
 8013896:	bf18      	it	ne
 8013898:	2001      	movne	r0, #1
 801389a:	4770      	bx	lr

0801389c <__cleanup_context>:
 801389c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138a0:	4606      	mov	r6, r0
 80138a2:	6800      	ldr	r0, [r0, #0]
 80138a4:	2300      	movs	r3, #0
 80138a6:	6073      	str	r3, [r6, #4]
 80138a8:	2800      	cmp	r0, #0
 80138aa:	d049      	beq.n	8013940 <__cleanup_context+0xa4>
 80138ac:	6947      	ldr	r7, [r0, #20]
 80138ae:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80138b2:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80138b6:	b137      	cbz	r7, 80138c6 <__cleanup_context+0x2a>
 80138b8:	3014      	adds	r0, #20
 80138ba:	f7f8 fc1d 	bl	800c0f8 <rcl_init_options_fini>
 80138be:	4607      	mov	r7, r0
 80138c0:	2800      	cmp	r0, #0
 80138c2:	d144      	bne.n	801394e <__cleanup_context+0xb2>
 80138c4:	6830      	ldr	r0, [r6, #0]
 80138c6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80138c8:	b143      	cbz	r3, 80138dc <__cleanup_context+0x40>
 80138ca:	3028      	adds	r0, #40	@ 0x28
 80138cc:	f7fa f80a 	bl	800d8e4 <rmw_context_fini>
 80138d0:	b118      	cbz	r0, 80138da <__cleanup_context+0x3e>
 80138d2:	2f00      	cmp	r7, #0
 80138d4:	d03e      	beq.n	8013954 <__cleanup_context+0xb8>
 80138d6:	f7f9 fd13 	bl	800d300 <rcutils_reset_error>
 80138da:	6830      	ldr	r0, [r6, #0]
 80138dc:	6a03      	ldr	r3, [r0, #32]
 80138de:	b1db      	cbz	r3, 8013918 <__cleanup_context+0x7c>
 80138e0:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 80138e4:	2a01      	cmp	r2, #1
 80138e6:	f17c 0100 	sbcs.w	r1, ip, #0
 80138ea:	db11      	blt.n	8013910 <__cleanup_context+0x74>
 80138ec:	2400      	movs	r4, #0
 80138ee:	4625      	mov	r5, r4
 80138f0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80138f4:	4649      	mov	r1, r9
 80138f6:	b1b8      	cbz	r0, 8013928 <__cleanup_context+0x8c>
 80138f8:	47c0      	blx	r8
 80138fa:	6833      	ldr	r3, [r6, #0]
 80138fc:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8013900:	3401      	adds	r4, #1
 8013902:	f145 0500 	adc.w	r5, r5, #0
 8013906:	4294      	cmp	r4, r2
 8013908:	eb75 010c 	sbcs.w	r1, r5, ip
 801390c:	6a1b      	ldr	r3, [r3, #32]
 801390e:	dbef      	blt.n	80138f0 <__cleanup_context+0x54>
 8013910:	4618      	mov	r0, r3
 8013912:	4649      	mov	r1, r9
 8013914:	47c0      	blx	r8
 8013916:	6830      	ldr	r0, [r6, #0]
 8013918:	4649      	mov	r1, r9
 801391a:	47c0      	blx	r8
 801391c:	2300      	movs	r3, #0
 801391e:	e9c6 3300 	strd	r3, r3, [r6]
 8013922:	4638      	mov	r0, r7
 8013924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013928:	3401      	adds	r4, #1
 801392a:	f145 0500 	adc.w	r5, r5, #0
 801392e:	4294      	cmp	r4, r2
 8013930:	eb75 010c 	sbcs.w	r1, r5, ip
 8013934:	dbdc      	blt.n	80138f0 <__cleanup_context+0x54>
 8013936:	4618      	mov	r0, r3
 8013938:	4649      	mov	r1, r9
 801393a:	47c0      	blx	r8
 801393c:	6830      	ldr	r0, [r6, #0]
 801393e:	e7eb      	b.n	8013918 <__cleanup_context+0x7c>
 8013940:	4607      	mov	r7, r0
 8013942:	2300      	movs	r3, #0
 8013944:	e9c6 3300 	strd	r3, r3, [r6]
 8013948:	4638      	mov	r0, r7
 801394a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801394e:	f7f9 fcd7 	bl	800d300 <rcutils_reset_error>
 8013952:	e7b7      	b.n	80138c4 <__cleanup_context+0x28>
 8013954:	f7ff ff7e 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 8013958:	4607      	mov	r7, r0
 801395a:	e7bc      	b.n	80138d6 <__cleanup_context+0x3a>

0801395c <rcl_init>:
 801395c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013960:	1e05      	subs	r5, r0, #0
 8013962:	b09c      	sub	sp, #112	@ 0x70
 8013964:	460e      	mov	r6, r1
 8013966:	4690      	mov	r8, r2
 8013968:	461f      	mov	r7, r3
 801396a:	f340 8099 	ble.w	8013aa0 <rcl_init+0x144>
 801396e:	2900      	cmp	r1, #0
 8013970:	f000 8099 	beq.w	8013aa6 <rcl_init+0x14a>
 8013974:	f1a1 0e04 	sub.w	lr, r1, #4
 8013978:	f04f 0c00 	mov.w	ip, #0
 801397c:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 8013980:	f10c 0c01 	add.w	ip, ip, #1
 8013984:	2c00      	cmp	r4, #0
 8013986:	f000 808e 	beq.w	8013aa6 <rcl_init+0x14a>
 801398a:	4565      	cmp	r5, ip
 801398c:	d1f6      	bne.n	801397c <rcl_init+0x20>
 801398e:	f1b8 0f00 	cmp.w	r8, #0
 8013992:	f000 8088 	beq.w	8013aa6 <rcl_init+0x14a>
 8013996:	f8d8 4000 	ldr.w	r4, [r8]
 801399a:	2c00      	cmp	r4, #0
 801399c:	f000 8083 	beq.w	8013aa6 <rcl_init+0x14a>
 80139a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80139a2:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80139a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80139aa:	6823      	ldr	r3, [r4, #0]
 80139ac:	f8cc 3000 	str.w	r3, [ip]
 80139b0:	a817      	add	r0, sp, #92	@ 0x5c
 80139b2:	f7f9 fc7f 	bl	800d2b4 <rcutils_allocator_is_valid>
 80139b6:	2800      	cmp	r0, #0
 80139b8:	d075      	beq.n	8013aa6 <rcl_init+0x14a>
 80139ba:	2f00      	cmp	r7, #0
 80139bc:	d073      	beq.n	8013aa6 <rcl_init+0x14a>
 80139be:	683b      	ldr	r3, [r7, #0]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d175      	bne.n	8013ab0 <rcl_init+0x154>
 80139c4:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 80139c8:	2178      	movs	r1, #120	@ 0x78
 80139ca:	2001      	movs	r0, #1
 80139cc:	4798      	blx	r3
 80139ce:	4604      	mov	r4, r0
 80139d0:	6038      	str	r0, [r7, #0]
 80139d2:	2800      	cmp	r0, #0
 80139d4:	f000 80a0 	beq.w	8013b18 <rcl_init+0x1bc>
 80139d8:	a802      	add	r0, sp, #8
 80139da:	f002 fe2d 	bl	8016638 <rmw_get_zero_initialized_context>
 80139de:	a902      	add	r1, sp, #8
 80139e0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80139e4:	2250      	movs	r2, #80	@ 0x50
 80139e6:	ac17      	add	r4, sp, #92	@ 0x5c
 80139e8:	f005 fff3 	bl	80199d2 <memcpy>
 80139ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80139ee:	f8d7 e000 	ldr.w	lr, [r7]
 80139f2:	46f4      	mov	ip, lr
 80139f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80139f8:	6823      	ldr	r3, [r4, #0]
 80139fa:	f8cc 3000 	str.w	r3, [ip]
 80139fe:	f10e 0114 	add.w	r1, lr, #20
 8013a02:	4640      	mov	r0, r8
 8013a04:	f7f8 fba2 	bl	800c14c <rcl_init_options_copy>
 8013a08:	4604      	mov	r4, r0
 8013a0a:	2800      	cmp	r0, #0
 8013a0c:	d144      	bne.n	8013a98 <rcl_init+0x13c>
 8013a0e:	f8d7 9000 	ldr.w	r9, [r7]
 8013a12:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8013a16:	f8c9 0020 	str.w	r0, [r9, #32]
 8013a1a:	f8c9 5018 	str.w	r5, [r9, #24]
 8013a1e:	f8c9 801c 	str.w	r8, [r9, #28]
 8013a22:	2d00      	cmp	r5, #0
 8013a24:	d04b      	beq.n	8013abe <rcl_init+0x162>
 8013a26:	2e00      	cmp	r6, #0
 8013a28:	d049      	beq.n	8013abe <rcl_init+0x162>
 8013a2a:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 8013a2e:	2104      	movs	r1, #4
 8013a30:	4628      	mov	r0, r5
 8013a32:	4798      	blx	r3
 8013a34:	f8c9 0020 	str.w	r0, [r9, #32]
 8013a38:	f8d7 9000 	ldr.w	r9, [r7]
 8013a3c:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8013a40:	46ca      	mov	sl, r9
 8013a42:	b343      	cbz	r3, 8013a96 <rcl_init+0x13a>
 8013a44:	2d01      	cmp	r5, #1
 8013a46:	f178 0300 	sbcs.w	r3, r8, #0
 8013a4a:	db38      	blt.n	8013abe <rcl_init+0x162>
 8013a4c:	2400      	movs	r4, #0
 8013a4e:	3e04      	subs	r6, #4
 8013a50:	46a1      	mov	r9, r4
 8013a52:	e00b      	b.n	8013a6c <rcl_init+0x110>
 8013a54:	6831      	ldr	r1, [r6, #0]
 8013a56:	f005 ffbc 	bl	80199d2 <memcpy>
 8013a5a:	3401      	adds	r4, #1
 8013a5c:	f149 0900 	adc.w	r9, r9, #0
 8013a60:	45c8      	cmp	r8, r9
 8013a62:	bf08      	it	eq
 8013a64:	42a5      	cmpeq	r5, r4
 8013a66:	d028      	beq.n	8013aba <rcl_init+0x15e>
 8013a68:	f8d7 a000 	ldr.w	sl, [r7]
 8013a6c:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8013a70:	f7ec fbe0 	bl	8000234 <strlen>
 8013a74:	1c42      	adds	r2, r0, #1
 8013a76:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013a78:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8013a7a:	f8da a020 	ldr.w	sl, [sl, #32]
 8013a7e:	9201      	str	r2, [sp, #4]
 8013a80:	4610      	mov	r0, r2
 8013a82:	4798      	blx	r3
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8013a8a:	6a1b      	ldr	r3, [r3, #32]
 8013a8c:	9a01      	ldr	r2, [sp, #4]
 8013a8e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013a92:	2800      	cmp	r0, #0
 8013a94:	d1de      	bne.n	8013a54 <rcl_init+0xf8>
 8013a96:	240a      	movs	r4, #10
 8013a98:	4638      	mov	r0, r7
 8013a9a:	f7ff feff 	bl	801389c <__cleanup_context>
 8013a9e:	e003      	b.n	8013aa8 <rcl_init+0x14c>
 8013aa0:	2900      	cmp	r1, #0
 8013aa2:	f43f af74 	beq.w	801398e <rcl_init+0x32>
 8013aa6:	240b      	movs	r4, #11
 8013aa8:	4620      	mov	r0, r4
 8013aaa:	b01c      	add	sp, #112	@ 0x70
 8013aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ab0:	2464      	movs	r4, #100	@ 0x64
 8013ab2:	4620      	mov	r0, r4
 8013ab4:	b01c      	add	sp, #112	@ 0x70
 8013ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aba:	f8d7 9000 	ldr.w	r9, [r7]
 8013abe:	491d      	ldr	r1, [pc, #116]	@ (8013b34 <rcl_init+0x1d8>)
 8013ac0:	680b      	ldr	r3, [r1, #0]
 8013ac2:	3301      	adds	r3, #1
 8013ac4:	d023      	beq.n	8013b0e <rcl_init+0x1b2>
 8013ac6:	600b      	str	r3, [r1, #0]
 8013ac8:	461a      	mov	r2, r3
 8013aca:	2400      	movs	r4, #0
 8013acc:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013ad0:	607b      	str	r3, [r7, #4]
 8013ad2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8013ad4:	6182      	str	r2, [r0, #24]
 8013ad6:	3301      	adds	r3, #1
 8013ad8:	61c4      	str	r4, [r0, #28]
 8013ada:	d01f      	beq.n	8013b1c <rcl_init+0x1c0>
 8013adc:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8013ae0:	b94b      	cbnz	r3, 8013af6 <rcl_init+0x19a>
 8013ae2:	3030      	adds	r0, #48	@ 0x30
 8013ae4:	f000 f828 	bl	8013b38 <rcl_get_localhost_only>
 8013ae8:	4604      	mov	r4, r0
 8013aea:	2800      	cmp	r0, #0
 8013aec:	d1d4      	bne.n	8013a98 <rcl_init+0x13c>
 8013aee:	f8d7 9000 	ldr.w	r9, [r7]
 8013af2:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013af6:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 8013afa:	3018      	adds	r0, #24
 8013afc:	f7f9 fdbc 	bl	800d678 <rmw_init>
 8013b00:	4604      	mov	r4, r0
 8013b02:	2800      	cmp	r0, #0
 8013b04:	d0d0      	beq.n	8013aa8 <rcl_init+0x14c>
 8013b06:	f7ff fea5 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 8013b0a:	4604      	mov	r4, r0
 8013b0c:	e7c4      	b.n	8013a98 <rcl_init+0x13c>
 8013b0e:	2201      	movs	r2, #1
 8013b10:	461c      	mov	r4, r3
 8013b12:	600a      	str	r2, [r1, #0]
 8013b14:	4613      	mov	r3, r2
 8013b16:	e7d9      	b.n	8013acc <rcl_init+0x170>
 8013b18:	240a      	movs	r4, #10
 8013b1a:	e7c5      	b.n	8013aa8 <rcl_init+0x14c>
 8013b1c:	3024      	adds	r0, #36	@ 0x24
 8013b1e:	f004 fd91 	bl	8018644 <rcl_get_default_domain_id>
 8013b22:	4604      	mov	r4, r0
 8013b24:	2800      	cmp	r0, #0
 8013b26:	d1b7      	bne.n	8013a98 <rcl_init+0x13c>
 8013b28:	f8d7 9000 	ldr.w	r9, [r7]
 8013b2c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013b30:	e7d4      	b.n	8013adc <rcl_init+0x180>
 8013b32:	bf00      	nop
 8013b34:	2000af20 	.word	0x2000af20

08013b38 <rcl_get_localhost_only>:
 8013b38:	b510      	push	{r4, lr}
 8013b3a:	b082      	sub	sp, #8
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	9301      	str	r3, [sp, #4]
 8013b40:	b1b8      	cbz	r0, 8013b72 <rcl_get_localhost_only+0x3a>
 8013b42:	4604      	mov	r4, r0
 8013b44:	a901      	add	r1, sp, #4
 8013b46:	480c      	ldr	r0, [pc, #48]	@ (8013b78 <rcl_get_localhost_only+0x40>)
 8013b48:	f002 fada 	bl	8016100 <rcutils_get_env>
 8013b4c:	b110      	cbz	r0, 8013b54 <rcl_get_localhost_only+0x1c>
 8013b4e:	2001      	movs	r0, #1
 8013b50:	b002      	add	sp, #8
 8013b52:	bd10      	pop	{r4, pc}
 8013b54:	9b01      	ldr	r3, [sp, #4]
 8013b56:	b113      	cbz	r3, 8013b5e <rcl_get_localhost_only+0x26>
 8013b58:	781a      	ldrb	r2, [r3, #0]
 8013b5a:	2a31      	cmp	r2, #49	@ 0x31
 8013b5c:	d004      	beq.n	8013b68 <rcl_get_localhost_only+0x30>
 8013b5e:	2302      	movs	r3, #2
 8013b60:	2000      	movs	r0, #0
 8013b62:	7023      	strb	r3, [r4, #0]
 8013b64:	b002      	add	sp, #8
 8013b66:	bd10      	pop	{r4, pc}
 8013b68:	785b      	ldrb	r3, [r3, #1]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d1f7      	bne.n	8013b5e <rcl_get_localhost_only+0x26>
 8013b6e:	2301      	movs	r3, #1
 8013b70:	e7f6      	b.n	8013b60 <rcl_get_localhost_only+0x28>
 8013b72:	200b      	movs	r0, #11
 8013b74:	b002      	add	sp, #8
 8013b76:	bd10      	pop	{r4, pc}
 8013b78:	0801aa5c 	.word	0x0801aa5c

08013b7c <rcl_get_zero_initialized_node>:
 8013b7c:	4a03      	ldr	r2, [pc, #12]	@ (8013b8c <rcl_get_zero_initialized_node+0x10>)
 8013b7e:	4603      	mov	r3, r0
 8013b80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013b84:	e883 0003 	stmia.w	r3, {r0, r1}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	4770      	bx	lr
 8013b8c:	0801b184 	.word	0x0801b184

08013b90 <rcl_node_init>:
 8013b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b94:	b0a9      	sub	sp, #164	@ 0xa4
 8013b96:	4604      	mov	r4, r0
 8013b98:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 8013b9c:	a823      	add	r0, sp, #140	@ 0x8c
 8013b9e:	460e      	mov	r6, r1
 8013ba0:	4615      	mov	r5, r2
 8013ba2:	461f      	mov	r7, r3
 8013ba4:	f004 ffc2 	bl	8018b2c <rcl_guard_condition_get_default_options>
 8013ba8:	f1b8 0f00 	cmp.w	r8, #0
 8013bac:	f000 80e6 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013bb0:	4640      	mov	r0, r8
 8013bb2:	f7f9 fb7f 	bl	800d2b4 <rcutils_allocator_is_valid>
 8013bb6:	2800      	cmp	r0, #0
 8013bb8:	f000 80e0 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013bbc:	2e00      	cmp	r6, #0
 8013bbe:	f000 80dd 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013bc2:	2d00      	cmp	r5, #0
 8013bc4:	f000 80da 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013bc8:	2c00      	cmp	r4, #0
 8013bca:	f000 80d7 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013bce:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013bd2:	f1b9 0f00 	cmp.w	r9, #0
 8013bd6:	f040 80fd 	bne.w	8013dd4 <rcl_node_init+0x244>
 8013bda:	2f00      	cmp	r7, #0
 8013bdc:	f000 80ce 	beq.w	8013d7c <rcl_node_init+0x1ec>
 8013be0:	4638      	mov	r0, r7
 8013be2:	f7ff fe55 	bl	8013890 <rcl_context_is_valid>
 8013be6:	4682      	mov	sl, r0
 8013be8:	2800      	cmp	r0, #0
 8013bea:	f000 80cd 	beq.w	8013d88 <rcl_node_init+0x1f8>
 8013bee:	464a      	mov	r2, r9
 8013bf0:	a922      	add	r1, sp, #136	@ 0x88
 8013bf2:	4630      	mov	r0, r6
 8013bf4:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 8013bf8:	f002 fe9c 	bl	8016934 <rmw_validate_node_name>
 8013bfc:	4681      	mov	r9, r0
 8013bfe:	2800      	cmp	r0, #0
 8013c00:	f040 80be 	bne.w	8013d80 <rcl_node_init+0x1f0>
 8013c04:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013c06:	2800      	cmp	r0, #0
 8013c08:	f040 80f0 	bne.w	8013dec <rcl_node_init+0x25c>
 8013c0c:	4628      	mov	r0, r5
 8013c0e:	f7ec fb11 	bl	8000234 <strlen>
 8013c12:	2800      	cmp	r0, #0
 8013c14:	f040 80bb 	bne.w	8013d8e <rcl_node_init+0x1fe>
 8013c18:	4d7c      	ldr	r5, [pc, #496]	@ (8013e0c <rcl_node_init+0x27c>)
 8013c1a:	a922      	add	r1, sp, #136	@ 0x88
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	4628      	mov	r0, r5
 8013c20:	f002 fe6a 	bl	80168f8 <rmw_validate_namespace>
 8013c24:	4681      	mov	r9, r0
 8013c26:	2800      	cmp	r0, #0
 8013c28:	f040 80aa 	bne.w	8013d80 <rcl_node_init+0x1f0>
 8013c2c:	4682      	mov	sl, r0
 8013c2e:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013c30:	2800      	cmp	r0, #0
 8013c32:	f040 80e0 	bne.w	8013df6 <rcl_node_init+0x266>
 8013c36:	f8d8 3000 	ldr.w	r3, [r8]
 8013c3a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013c3e:	2078      	movs	r0, #120	@ 0x78
 8013c40:	4798      	blx	r3
 8013c42:	4681      	mov	r9, r0
 8013c44:	6060      	str	r0, [r4, #4]
 8013c46:	2800      	cmp	r0, #0
 8013c48:	f000 80ca 	beq.w	8013de0 <rcl_node_init+0x250>
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	2300      	movs	r3, #0
 8013c50:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 8013c54:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 8013c58:	a808      	add	r0, sp, #32
 8013c5a:	f000 f907 	bl	8013e6c <rcl_node_get_default_options>
 8013c5e:	a908      	add	r1, sp, #32
 8013c60:	4648      	mov	r0, r9
 8013c62:	2268      	movs	r2, #104	@ 0x68
 8013c64:	f005 feb5 	bl	80199d2 <memcpy>
 8013c68:	6861      	ldr	r1, [r4, #4]
 8013c6a:	6027      	str	r7, [r4, #0]
 8013c6c:	4640      	mov	r0, r8
 8013c6e:	f000 f90b 	bl	8013e88 <rcl_node_options_copy>
 8013c72:	2800      	cmp	r0, #0
 8013c74:	d158      	bne.n	8013d28 <rcl_node_init+0x198>
 8013c76:	4628      	mov	r0, r5
 8013c78:	f7ec fadc 	bl	8000234 <strlen>
 8013c7c:	4428      	add	r0, r5
 8013c7e:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8013c82:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8013c86:	2b2f      	cmp	r3, #47	@ 0x2f
 8013c88:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013c8c:	9300      	str	r3, [sp, #0]
 8013c8e:	bf0c      	ite	eq
 8013c90:	4b5f      	ldreq	r3, [pc, #380]	@ (8013e10 <rcl_node_init+0x280>)
 8013c92:	4b60      	ldrne	r3, [pc, #384]	@ (8013e14 <rcl_node_init+0x284>)
 8013c94:	9302      	str	r3, [sp, #8]
 8013c96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013c9a:	9301      	str	r3, [sp, #4]
 8013c9c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013ca0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013ca4:	f002 fa44 	bl	8016130 <rcutils_format_string_limit>
 8013ca8:	6823      	ldr	r3, [r4, #0]
 8013caa:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 8013cae:	6818      	ldr	r0, [r3, #0]
 8013cb0:	4631      	mov	r1, r6
 8013cb2:	3028      	adds	r0, #40	@ 0x28
 8013cb4:	462a      	mov	r2, r5
 8013cb6:	6866      	ldr	r6, [r4, #4]
 8013cb8:	f7f9 fec0 	bl	800da3c <rmw_create_node>
 8013cbc:	6863      	ldr	r3, [r4, #4]
 8013cbe:	66b0      	str	r0, [r6, #104]	@ 0x68
 8013cc0:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013cc2:	2800      	cmp	r0, #0
 8013cc4:	d032      	beq.n	8013d2c <rcl_node_init+0x19c>
 8013cc6:	f7f9 ff4d 	bl	800db64 <rmw_node_get_graph_guard_condition>
 8013cca:	4681      	mov	r9, r0
 8013ccc:	b360      	cbz	r0, 8013d28 <rcl_node_init+0x198>
 8013cce:	f8d8 3000 	ldr.w	r3, [r8]
 8013cd2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013cd6:	6866      	ldr	r6, [r4, #4]
 8013cd8:	2008      	movs	r0, #8
 8013cda:	4798      	blx	r3
 8013cdc:	6863      	ldr	r3, [r4, #4]
 8013cde:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8013ce0:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 8013ce4:	f1bb 0f00 	cmp.w	fp, #0
 8013ce8:	d020      	beq.n	8013d2c <rcl_node_init+0x19c>
 8013cea:	a806      	add	r0, sp, #24
 8013cec:	f004 fe42 	bl	8018974 <rcl_get_zero_initialized_guard_condition>
 8013cf0:	a806      	add	r0, sp, #24
 8013cf2:	c803      	ldmia	r0, {r0, r1}
 8013cf4:	6863      	ldr	r3, [r4, #4]
 8013cf6:	46c4      	mov	ip, r8
 8013cf8:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8013cfc:	e88b 0003 	stmia.w	fp, {r0, r1}
 8013d00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d04:	ae23      	add	r6, sp, #140	@ 0x8c
 8013d06:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013d08:	f8dc 3000 	ldr.w	r3, [ip]
 8013d0c:	6033      	str	r3, [r6, #0]
 8013d0e:	ab28      	add	r3, sp, #160	@ 0xa0
 8013d10:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8013d14:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013d18:	4649      	mov	r1, r9
 8013d1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013d1c:	463a      	mov	r2, r7
 8013d1e:	4670      	mov	r0, lr
 8013d20:	f004 fe7e 	bl	8018a20 <rcl_guard_condition_init_from_rmw>
 8013d24:	4681      	mov	r9, r0
 8013d26:	b328      	cbz	r0, 8013d74 <rcl_node_init+0x1e4>
 8013d28:	6863      	ldr	r3, [r4, #4]
 8013d2a:	b1f3      	cbz	r3, 8013d6a <rcl_node_init+0x1da>
 8013d2c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8013d2e:	b128      	cbz	r0, 8013d3c <rcl_node_init+0x1ac>
 8013d30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013d34:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013d38:	4798      	blx	r3
 8013d3a:	6863      	ldr	r3, [r4, #4]
 8013d3c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013d3e:	b110      	cbz	r0, 8013d46 <rcl_node_init+0x1b6>
 8013d40:	f7f9 fe94 	bl	800da6c <rmw_destroy_node>
 8013d44:	6863      	ldr	r3, [r4, #4]
 8013d46:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013d48:	b148      	cbz	r0, 8013d5e <rcl_node_init+0x1ce>
 8013d4a:	f004 fec9 	bl	8018ae0 <rcl_guard_condition_fini>
 8013d4e:	6863      	ldr	r3, [r4, #4]
 8013d50:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013d54:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013d56:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013d5a:	4798      	blx	r3
 8013d5c:	6863      	ldr	r3, [r4, #4]
 8013d5e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013d62:	4618      	mov	r0, r3
 8013d64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013d68:	4798      	blx	r3
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	e9c4 3300 	strd	r3, r3, [r4]
 8013d70:	f04f 0901 	mov.w	r9, #1
 8013d74:	f1ba 0f00 	cmp.w	sl, #0
 8013d78:	d125      	bne.n	8013dc6 <rcl_node_init+0x236>
 8013d7a:	e001      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013d7c:	f04f 090b 	mov.w	r9, #11
 8013d80:	4648      	mov	r0, r9
 8013d82:	b029      	add	sp, #164	@ 0xa4
 8013d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d88:	f04f 0965 	mov.w	r9, #101	@ 0x65
 8013d8c:	e7f8      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013d8e:	782b      	ldrb	r3, [r5, #0]
 8013d90:	2b2f      	cmp	r3, #47	@ 0x2f
 8013d92:	f43f af42 	beq.w	8013c1a <rcl_node_init+0x8a>
 8013d96:	9503      	str	r5, [sp, #12]
 8013d98:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013d9c:	9300      	str	r3, [sp, #0]
 8013d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8013e18 <rcl_node_init+0x288>)
 8013da0:	9302      	str	r3, [sp, #8]
 8013da2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013da6:	9301      	str	r3, [sp, #4]
 8013da8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013dac:	f002 f9c0 	bl	8016130 <rcutils_format_string_limit>
 8013db0:	4605      	mov	r5, r0
 8013db2:	b340      	cbz	r0, 8013e06 <rcl_node_init+0x276>
 8013db4:	2200      	movs	r2, #0
 8013db6:	a922      	add	r1, sp, #136	@ 0x88
 8013db8:	9222      	str	r2, [sp, #136]	@ 0x88
 8013dba:	f002 fd9d 	bl	80168f8 <rmw_validate_namespace>
 8013dbe:	4681      	mov	r9, r0
 8013dc0:	2800      	cmp	r0, #0
 8013dc2:	f43f af34 	beq.w	8013c2e <rcl_node_init+0x9e>
 8013dc6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013dca:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013dce:	4628      	mov	r0, r5
 8013dd0:	4798      	blx	r3
 8013dd2:	e7d5      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013dd4:	f04f 0964 	mov.w	r9, #100	@ 0x64
 8013dd8:	4648      	mov	r0, r9
 8013dda:	b029      	add	sp, #164	@ 0xa4
 8013ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013de0:	f04f 090a 	mov.w	r9, #10
 8013de4:	f1ba 0f00 	cmp.w	sl, #0
 8013de8:	d1ed      	bne.n	8013dc6 <rcl_node_init+0x236>
 8013dea:	e7c9      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013dec:	f002 fdf4 	bl	80169d8 <rmw_node_name_validation_result_string>
 8013df0:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 8013df4:	e7c4      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013df6:	f002 fd91 	bl	801691c <rmw_namespace_validation_result_string>
 8013dfa:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 8013dfe:	f1ba 0f00 	cmp.w	sl, #0
 8013e02:	d1e0      	bne.n	8013dc6 <rcl_node_init+0x236>
 8013e04:	e7bc      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013e06:	f04f 090a 	mov.w	r9, #10
 8013e0a:	e7b9      	b.n	8013d80 <rcl_node_init+0x1f0>
 8013e0c:	0801aa74 	.word	0x0801aa74
 8013e10:	0801a900 	.word	0x0801a900
 8013e14:	0801a8b8 	.word	0x0801a8b8
 8013e18:	0801aa78 	.word	0x0801aa78

08013e1c <rcl_node_is_valid>:
 8013e1c:	b130      	cbz	r0, 8013e2c <rcl_node_is_valid+0x10>
 8013e1e:	6843      	ldr	r3, [r0, #4]
 8013e20:	b123      	cbz	r3, 8013e2c <rcl_node_is_valid+0x10>
 8013e22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013e24:	b113      	cbz	r3, 8013e2c <rcl_node_is_valid+0x10>
 8013e26:	6800      	ldr	r0, [r0, #0]
 8013e28:	f7ff bd32 	b.w	8013890 <rcl_context_is_valid>
 8013e2c:	2000      	movs	r0, #0
 8013e2e:	4770      	bx	lr

08013e30 <rcl_node_get_name>:
 8013e30:	b120      	cbz	r0, 8013e3c <rcl_node_get_name+0xc>
 8013e32:	6840      	ldr	r0, [r0, #4]
 8013e34:	b110      	cbz	r0, 8013e3c <rcl_node_get_name+0xc>
 8013e36:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013e38:	b100      	cbz	r0, 8013e3c <rcl_node_get_name+0xc>
 8013e3a:	6880      	ldr	r0, [r0, #8]
 8013e3c:	4770      	bx	lr
 8013e3e:	bf00      	nop

08013e40 <rcl_node_get_namespace>:
 8013e40:	b120      	cbz	r0, 8013e4c <rcl_node_get_namespace+0xc>
 8013e42:	6840      	ldr	r0, [r0, #4]
 8013e44:	b110      	cbz	r0, 8013e4c <rcl_node_get_namespace+0xc>
 8013e46:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013e48:	b100      	cbz	r0, 8013e4c <rcl_node_get_namespace+0xc>
 8013e4a:	68c0      	ldr	r0, [r0, #12]
 8013e4c:	4770      	bx	lr
 8013e4e:	bf00      	nop

08013e50 <rcl_node_get_options>:
 8013e50:	b128      	cbz	r0, 8013e5e <rcl_node_get_options+0xe>
 8013e52:	6840      	ldr	r0, [r0, #4]
 8013e54:	b118      	cbz	r0, 8013e5e <rcl_node_get_options+0xe>
 8013e56:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	bf08      	it	eq
 8013e5c:	2000      	moveq	r0, #0
 8013e5e:	4770      	bx	lr

08013e60 <rcl_node_get_rmw_handle>:
 8013e60:	b110      	cbz	r0, 8013e68 <rcl_node_get_rmw_handle+0x8>
 8013e62:	6840      	ldr	r0, [r0, #4]
 8013e64:	b100      	cbz	r0, 8013e68 <rcl_node_get_rmw_handle+0x8>
 8013e66:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013e68:	4770      	bx	lr
 8013e6a:	bf00      	nop

08013e6c <rcl_node_get_default_options>:
 8013e6c:	b510      	push	{r4, lr}
 8013e6e:	2268      	movs	r2, #104	@ 0x68
 8013e70:	4604      	mov	r4, r0
 8013e72:	2100      	movs	r1, #0
 8013e74:	f005 fce4 	bl	8019840 <memset>
 8013e78:	4620      	mov	r0, r4
 8013e7a:	f7f9 fa0d 	bl	800d298 <rcutils_get_default_allocator>
 8013e7e:	2301      	movs	r3, #1
 8013e80:	7523      	strb	r3, [r4, #20]
 8013e82:	4620      	mov	r0, r4
 8013e84:	bd10      	pop	{r4, pc}
 8013e86:	bf00      	nop

08013e88 <rcl_node_options_copy>:
 8013e88:	b1d0      	cbz	r0, 8013ec0 <rcl_node_options_copy+0x38>
 8013e8a:	b570      	push	{r4, r5, r6, lr}
 8013e8c:	460c      	mov	r4, r1
 8013e8e:	b1a9      	cbz	r1, 8013ebc <rcl_node_options_copy+0x34>
 8013e90:	4288      	cmp	r0, r1
 8013e92:	4684      	mov	ip, r0
 8013e94:	d012      	beq.n	8013ebc <rcl_node_options_copy+0x34>
 8013e96:	4605      	mov	r5, r0
 8013e98:	8a86      	ldrh	r6, [r0, #20]
 8013e9a:	468e      	mov	lr, r1
 8013e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013e9e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013ea2:	682b      	ldr	r3, [r5, #0]
 8013ea4:	f8ce 3000 	str.w	r3, [lr]
 8013ea8:	f10c 0118 	add.w	r1, ip, #24
 8013eac:	2250      	movs	r2, #80	@ 0x50
 8013eae:	82a6      	strh	r6, [r4, #20]
 8013eb0:	f104 0018 	add.w	r0, r4, #24
 8013eb4:	f005 fd8d 	bl	80199d2 <memcpy>
 8013eb8:	2000      	movs	r0, #0
 8013eba:	bd70      	pop	{r4, r5, r6, pc}
 8013ebc:	200b      	movs	r0, #11
 8013ebe:	bd70      	pop	{r4, r5, r6, pc}
 8013ec0:	200b      	movs	r0, #11
 8013ec2:	4770      	bx	lr

08013ec4 <rcl_node_resolve_name>:
 8013ec4:	b082      	sub	sp, #8
 8013ec6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013eca:	b091      	sub	sp, #68	@ 0x44
 8013ecc:	ac1a      	add	r4, sp, #104	@ 0x68
 8013ece:	e884 000c 	stmia.w	r4, {r2, r3}
 8013ed2:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8013ed6:	2800      	cmp	r0, #0
 8013ed8:	d03b      	beq.n	8013f52 <rcl_node_resolve_name+0x8e>
 8013eda:	460c      	mov	r4, r1
 8013edc:	4605      	mov	r5, r0
 8013ede:	f7ff ffb7 	bl	8013e50 <rcl_node_get_options>
 8013ee2:	2800      	cmp	r0, #0
 8013ee4:	d037      	beq.n	8013f56 <rcl_node_resolve_name+0x92>
 8013ee6:	4628      	mov	r0, r5
 8013ee8:	f7ff ffa2 	bl	8013e30 <rcl_node_get_name>
 8013eec:	4606      	mov	r6, r0
 8013eee:	4628      	mov	r0, r5
 8013ef0:	f7ff ffa6 	bl	8013e40 <rcl_node_get_namespace>
 8013ef4:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8013ef8:	4681      	mov	r9, r0
 8013efa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013efe:	ad0b      	add	r5, sp, #44	@ 0x2c
 8013f00:	46ac      	mov	ip, r5
 8013f02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f06:	f8de 3000 	ldr.w	r3, [lr]
 8013f0a:	f8cc 3000 	str.w	r3, [ip]
 8013f0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013f10:	b1fb      	cbz	r3, 8013f52 <rcl_node_resolve_name+0x8e>
 8013f12:	468a      	mov	sl, r1
 8013f14:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8013f18:	f002 fa62 	bl	80163e0 <rcutils_get_zero_initialized_string_map>
 8013f1c:	ab10      	add	r3, sp, #64	@ 0x40
 8013f1e:	9008      	str	r0, [sp, #32]
 8013f20:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8013f24:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013f28:	2100      	movs	r1, #0
 8013f2a:	e895 000c 	ldmia.w	r5, {r2, r3}
 8013f2e:	a808      	add	r0, sp, #32
 8013f30:	f002 face 	bl	80164d0 <rcutils_string_map_init>
 8013f34:	4607      	mov	r7, r0
 8013f36:	b180      	cbz	r0, 8013f5a <rcl_node_resolve_name+0x96>
 8013f38:	f7f9 f9ca 	bl	800d2d0 <rcutils_get_error_string>
 8013f3c:	f7f9 f9e0 	bl	800d300 <rcutils_reset_error>
 8013f40:	2f0a      	cmp	r7, #10
 8013f42:	bf18      	it	ne
 8013f44:	2701      	movne	r7, #1
 8013f46:	4638      	mov	r0, r7
 8013f48:	b011      	add	sp, #68	@ 0x44
 8013f4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f4e:	b002      	add	sp, #8
 8013f50:	4770      	bx	lr
 8013f52:	270b      	movs	r7, #11
 8013f54:	e7f7      	b.n	8013f46 <rcl_node_resolve_name+0x82>
 8013f56:	2701      	movs	r7, #1
 8013f58:	e7f5      	b.n	8013f46 <rcl_node_resolve_name+0x82>
 8013f5a:	9009      	str	r0, [sp, #36]	@ 0x24
 8013f5c:	9007      	str	r0, [sp, #28]
 8013f5e:	a808      	add	r0, sp, #32
 8013f60:	f004 fd02 	bl	8018968 <rcl_get_default_topic_name_substitutions>
 8013f64:	4607      	mov	r7, r0
 8013f66:	b1a8      	cbz	r0, 8013f94 <rcl_node_resolve_name+0xd0>
 8013f68:	280a      	cmp	r0, #10
 8013f6a:	9c07      	ldr	r4, [sp, #28]
 8013f6c:	d000      	beq.n	8013f70 <rcl_node_resolve_name+0xac>
 8013f6e:	2701      	movs	r7, #1
 8013f70:	a808      	add	r0, sp, #32
 8013f72:	f002 faed 	bl	8016550 <rcutils_string_map_fini>
 8013f76:	2800      	cmp	r0, #0
 8013f78:	d13d      	bne.n	8013ff6 <rcl_node_resolve_name+0x132>
 8013f7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f7c:	4659      	mov	r1, fp
 8013f7e:	47d0      	blx	sl
 8013f80:	4659      	mov	r1, fp
 8013f82:	4620      	mov	r0, r4
 8013f84:	47d0      	blx	sl
 8013f86:	f1b8 0f00 	cmp.w	r8, #0
 8013f8a:	d0dc      	beq.n	8013f46 <rcl_node_resolve_name+0x82>
 8013f8c:	2f67      	cmp	r7, #103	@ 0x67
 8013f8e:	bf08      	it	eq
 8013f90:	2768      	moveq	r7, #104	@ 0x68
 8013f92:	e7d8      	b.n	8013f46 <rcl_node_resolve_name+0x82>
 8013f94:	ab09      	add	r3, sp, #36	@ 0x24
 8013f96:	9305      	str	r3, [sp, #20]
 8013f98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013f9a:	46ec      	mov	ip, sp
 8013f9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013fa0:	682b      	ldr	r3, [r5, #0]
 8013fa2:	f8cc 3000 	str.w	r3, [ip]
 8013fa6:	464a      	mov	r2, r9
 8013fa8:	4631      	mov	r1, r6
 8013faa:	4620      	mov	r0, r4
 8013fac:	ab08      	add	r3, sp, #32
 8013fae:	f004 fb7d 	bl	80186ac <rcl_expand_topic_name>
 8013fb2:	4607      	mov	r7, r0
 8013fb4:	b9b8      	cbnz	r0, 8013fe6 <rcl_node_resolve_name+0x122>
 8013fb6:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8013fb8:	9009      	str	r0, [sp, #36]	@ 0x24
 8013fba:	4602      	mov	r2, r0
 8013fbc:	a90a      	add	r1, sp, #40	@ 0x28
 8013fbe:	4620      	mov	r0, r4
 8013fc0:	f002 fbd6 	bl	8016770 <rmw_validate_full_topic_name>
 8013fc4:	b988      	cbnz	r0, 8013fea <rcl_node_resolve_name+0x126>
 8013fc6:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8013fc8:	b9d5      	cbnz	r5, 8014000 <rcl_node_resolve_name+0x13c>
 8013fca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013fcc:	a808      	add	r0, sp, #32
 8013fce:	601c      	str	r4, [r3, #0]
 8013fd0:	f002 fabe 	bl	8016550 <rcutils_string_map_fini>
 8013fd4:	4607      	mov	r7, r0
 8013fd6:	b1a8      	cbz	r0, 8014004 <rcl_node_resolve_name+0x140>
 8013fd8:	f7f9 f97a 	bl	800d2d0 <rcutils_get_error_string>
 8013fdc:	462c      	mov	r4, r5
 8013fde:	f7f9 f98f 	bl	800d300 <rcutils_reset_error>
 8013fe2:	2701      	movs	r7, #1
 8013fe4:	e7c9      	b.n	8013f7a <rcl_node_resolve_name+0xb6>
 8013fe6:	9c07      	ldr	r4, [sp, #28]
 8013fe8:	e7c2      	b.n	8013f70 <rcl_node_resolve_name+0xac>
 8013fea:	f7f9 f971 	bl	800d2d0 <rcutils_get_error_string>
 8013fee:	2701      	movs	r7, #1
 8013ff0:	f7f9 f986 	bl	800d300 <rcutils_reset_error>
 8013ff4:	e7bc      	b.n	8013f70 <rcl_node_resolve_name+0xac>
 8013ff6:	f7f9 f96b 	bl	800d2d0 <rcutils_get_error_string>
 8013ffa:	f7f9 f981 	bl	800d300 <rcutils_reset_error>
 8013ffe:	e7bc      	b.n	8013f7a <rcl_node_resolve_name+0xb6>
 8014000:	2767      	movs	r7, #103	@ 0x67
 8014002:	e7b5      	b.n	8013f70 <rcl_node_resolve_name+0xac>
 8014004:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014006:	4659      	mov	r1, fp
 8014008:	47d0      	blx	sl
 801400a:	4659      	mov	r1, fp
 801400c:	4638      	mov	r0, r7
 801400e:	47d0      	blx	sl
 8014010:	e799      	b.n	8013f46 <rcl_node_resolve_name+0x82>
 8014012:	bf00      	nop

08014014 <rcl_service_get_rmw_handle>:
 8014014:	b118      	cbz	r0, 801401e <rcl_service_get_rmw_handle+0xa>
 8014016:	6800      	ldr	r0, [r0, #0]
 8014018:	b108      	cbz	r0, 801401e <rcl_service_get_rmw_handle+0xa>
 801401a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801401e:	4770      	bx	lr

08014020 <rcl_take_request>:
 8014020:	b570      	push	{r4, r5, r6, lr}
 8014022:	468e      	mov	lr, r1
 8014024:	460c      	mov	r4, r1
 8014026:	4616      	mov	r6, r2
 8014028:	4605      	mov	r5, r0
 801402a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801402e:	b08c      	sub	sp, #48	@ 0x30
 8014030:	f10d 0c18 	add.w	ip, sp, #24
 8014034:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014038:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801403c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014040:	b30d      	cbz	r5, 8014086 <rcl_take_request+0x66>
 8014042:	682b      	ldr	r3, [r5, #0]
 8014044:	b1fb      	cbz	r3, 8014086 <rcl_take_request+0x66>
 8014046:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801404a:	b1e0      	cbz	r0, 8014086 <rcl_take_request+0x66>
 801404c:	b336      	cbz	r6, 801409c <rcl_take_request+0x7c>
 801404e:	2300      	movs	r3, #0
 8014050:	f88d 3007 	strb.w	r3, [sp, #7]
 8014054:	4632      	mov	r2, r6
 8014056:	f10d 0307 	add.w	r3, sp, #7
 801405a:	a902      	add	r1, sp, #8
 801405c:	f002 fede 	bl	8016e1c <rmw_take_request>
 8014060:	4605      	mov	r5, r0
 8014062:	b198      	cbz	r0, 801408c <rcl_take_request+0x6c>
 8014064:	280a      	cmp	r0, #10
 8014066:	bf18      	it	ne
 8014068:	2501      	movne	r5, #1
 801406a:	f10d 0e18 	add.w	lr, sp, #24
 801406e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014072:	46a4      	mov	ip, r4
 8014074:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014078:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801407c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014080:	4628      	mov	r0, r5
 8014082:	b00c      	add	sp, #48	@ 0x30
 8014084:	bd70      	pop	{r4, r5, r6, pc}
 8014086:	f44f 7516 	mov.w	r5, #600	@ 0x258
 801408a:	e7ee      	b.n	801406a <rcl_take_request+0x4a>
 801408c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8014090:	f240 2359 	movw	r3, #601	@ 0x259
 8014094:	2a00      	cmp	r2, #0
 8014096:	bf08      	it	eq
 8014098:	461d      	moveq	r5, r3
 801409a:	e7e6      	b.n	801406a <rcl_take_request+0x4a>
 801409c:	250b      	movs	r5, #11
 801409e:	e7e4      	b.n	801406a <rcl_take_request+0x4a>

080140a0 <rcl_send_response>:
 80140a0:	b170      	cbz	r0, 80140c0 <rcl_send_response+0x20>
 80140a2:	6800      	ldr	r0, [r0, #0]
 80140a4:	b160      	cbz	r0, 80140c0 <rcl_send_response+0x20>
 80140a6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80140aa:	b148      	cbz	r0, 80140c0 <rcl_send_response+0x20>
 80140ac:	b159      	cbz	r1, 80140c6 <rcl_send_response+0x26>
 80140ae:	b510      	push	{r4, lr}
 80140b0:	b15a      	cbz	r2, 80140ca <rcl_send_response+0x2a>
 80140b2:	f002 ff11 	bl	8016ed8 <rmw_send_response>
 80140b6:	b110      	cbz	r0, 80140be <rcl_send_response+0x1e>
 80140b8:	2802      	cmp	r0, #2
 80140ba:	bf18      	it	ne
 80140bc:	2001      	movne	r0, #1
 80140be:	bd10      	pop	{r4, pc}
 80140c0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80140c4:	4770      	bx	lr
 80140c6:	200b      	movs	r0, #11
 80140c8:	4770      	bx	lr
 80140ca:	200b      	movs	r0, #11
 80140cc:	bd10      	pop	{r4, pc}
 80140ce:	bf00      	nop

080140d0 <rcl_service_is_valid>:
 80140d0:	b130      	cbz	r0, 80140e0 <rcl_service_is_valid+0x10>
 80140d2:	6800      	ldr	r0, [r0, #0]
 80140d4:	b120      	cbz	r0, 80140e0 <rcl_service_is_valid+0x10>
 80140d6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80140da:	3800      	subs	r0, #0
 80140dc:	bf18      	it	ne
 80140de:	2001      	movne	r0, #1
 80140e0:	4770      	bx	lr
 80140e2:	bf00      	nop

080140e4 <rcl_take>:
 80140e4:	2800      	cmp	r0, #0
 80140e6:	d04a      	beq.n	801417e <rcl_take+0x9a>
 80140e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140ec:	4604      	mov	r4, r0
 80140ee:	6800      	ldr	r0, [r0, #0]
 80140f0:	b0a4      	sub	sp, #144	@ 0x90
 80140f2:	2800      	cmp	r0, #0
 80140f4:	d03b      	beq.n	801416e <rcl_take+0x8a>
 80140f6:	461f      	mov	r7, r3
 80140f8:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d036      	beq.n	801416e <rcl_take+0x8a>
 8014100:	460e      	mov	r6, r1
 8014102:	2900      	cmp	r1, #0
 8014104:	d039      	beq.n	801417a <rcl_take+0x96>
 8014106:	4615      	mov	r5, r2
 8014108:	2a00      	cmp	r2, #0
 801410a:	d03c      	beq.n	8014186 <rcl_take+0xa2>
 801410c:	a802      	add	r0, sp, #8
 801410e:	f002 fb27 	bl	8016760 <rmw_get_zero_initialized_message_info>
 8014112:	f10d 0c08 	add.w	ip, sp, #8
 8014116:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801411a:	46ae      	mov	lr, r5
 801411c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014120:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014124:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014128:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801412c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014130:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8014134:	f04f 0800 	mov.w	r8, #0
 8014138:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 801413c:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 8014140:	6822      	ldr	r2, [r4, #0]
 8014142:	462b      	mov	r3, r5
 8014144:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 8014148:	9700      	str	r7, [sp, #0]
 801414a:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 801414e:	4631      	mov	r1, r6
 8014150:	f002 ff68 	bl	8017024 <rmw_take_with_info>
 8014154:	4603      	mov	r3, r0
 8014156:	b9c0      	cbnz	r0, 801418a <rcl_take+0xa6>
 8014158:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 801415c:	f240 1291 	movw	r2, #401	@ 0x191
 8014160:	2900      	cmp	r1, #0
 8014162:	bf08      	it	eq
 8014164:	4613      	moveq	r3, r2
 8014166:	4618      	mov	r0, r3
 8014168:	b024      	add	sp, #144	@ 0x90
 801416a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801416e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014172:	4618      	mov	r0, r3
 8014174:	b024      	add	sp, #144	@ 0x90
 8014176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801417a:	230b      	movs	r3, #11
 801417c:	e7f3      	b.n	8014166 <rcl_take+0x82>
 801417e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014182:	4618      	mov	r0, r3
 8014184:	4770      	bx	lr
 8014186:	ad14      	add	r5, sp, #80	@ 0x50
 8014188:	e7c0      	b.n	801410c <rcl_take+0x28>
 801418a:	f7ff fb63 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 801418e:	4603      	mov	r3, r0
 8014190:	e7e9      	b.n	8014166 <rcl_take+0x82>
 8014192:	bf00      	nop

08014194 <rcl_subscription_get_rmw_handle>:
 8014194:	b118      	cbz	r0, 801419e <rcl_subscription_get_rmw_handle+0xa>
 8014196:	6800      	ldr	r0, [r0, #0]
 8014198:	b108      	cbz	r0, 801419e <rcl_subscription_get_rmw_handle+0xa>
 801419a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 801419e:	4770      	bx	lr

080141a0 <rcl_subscription_is_valid>:
 80141a0:	b130      	cbz	r0, 80141b0 <rcl_subscription_is_valid+0x10>
 80141a2:	6800      	ldr	r0, [r0, #0]
 80141a4:	b120      	cbz	r0, 80141b0 <rcl_subscription_is_valid+0x10>
 80141a6:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 80141aa:	3800      	subs	r0, #0
 80141ac:	bf18      	it	ne
 80141ae:	2001      	movne	r0, #1
 80141b0:	4770      	bx	lr
 80141b2:	bf00      	nop

080141b4 <rcl_get_system_time>:
 80141b4:	4608      	mov	r0, r1
 80141b6:	f7f9 b8bf 	b.w	800d338 <rcutils_system_time_now>
 80141ba:	bf00      	nop

080141bc <rcl_get_steady_time>:
 80141bc:	4608      	mov	r0, r1
 80141be:	f7f9 b8e3 	b.w	800d388 <rcutils_steady_time_now>
 80141c2:	bf00      	nop

080141c4 <rcl_get_ros_time>:
 80141c4:	7a03      	ldrb	r3, [r0, #8]
 80141c6:	b510      	push	{r4, lr}
 80141c8:	460c      	mov	r4, r1
 80141ca:	b133      	cbz	r3, 80141da <rcl_get_ros_time+0x16>
 80141cc:	2105      	movs	r1, #5
 80141ce:	f001 fef3 	bl	8015fb8 <__atomic_load_8>
 80141d2:	e9c4 0100 	strd	r0, r1, [r4]
 80141d6:	2000      	movs	r0, #0
 80141d8:	bd10      	pop	{r4, pc}
 80141da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80141de:	4608      	mov	r0, r1
 80141e0:	f7f9 b8aa 	b.w	800d338 <rcutils_system_time_now>

080141e4 <rcl_clock_init>:
 80141e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141e6:	4605      	mov	r5, r0
 80141e8:	4610      	mov	r0, r2
 80141ea:	4614      	mov	r4, r2
 80141ec:	460e      	mov	r6, r1
 80141ee:	f7f9 f861 	bl	800d2b4 <rcutils_allocator_is_valid>
 80141f2:	b128      	cbz	r0, 8014200 <rcl_clock_init+0x1c>
 80141f4:	2d03      	cmp	r5, #3
 80141f6:	d803      	bhi.n	8014200 <rcl_clock_init+0x1c>
 80141f8:	e8df f005 	tbb	[pc, r5]
 80141fc:	06532e1d 	.word	0x06532e1d
 8014200:	f04f 0c0b 	mov.w	ip, #11
 8014204:	4660      	mov	r0, ip
 8014206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014208:	2e00      	cmp	r6, #0
 801420a:	d0f9      	beq.n	8014200 <rcl_clock_init+0x1c>
 801420c:	2c00      	cmp	r4, #0
 801420e:	d0f7      	beq.n	8014200 <rcl_clock_init+0x1c>
 8014210:	2300      	movs	r3, #0
 8014212:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014216:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 80142cc <rcl_clock_init+0xe8>
 801421a:	6133      	str	r3, [r6, #16]
 801421c:	f106 0514 	add.w	r5, r6, #20
 8014220:	469c      	mov	ip, r3
 8014222:	2703      	movs	r7, #3
 8014224:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014226:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014228:	6823      	ldr	r3, [r4, #0]
 801422a:	602b      	str	r3, [r5, #0]
 801422c:	7037      	strb	r7, [r6, #0]
 801422e:	f8c6 e00c 	str.w	lr, [r6, #12]
 8014232:	4660      	mov	r0, ip
 8014234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014236:	2e00      	cmp	r6, #0
 8014238:	d0e2      	beq.n	8014200 <rcl_clock_init+0x1c>
 801423a:	2300      	movs	r3, #0
 801423c:	7033      	strb	r3, [r6, #0]
 801423e:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014242:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8014246:	469c      	mov	ip, r3
 8014248:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801424a:	f106 0514 	add.w	r5, r6, #20
 801424e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014250:	6823      	ldr	r3, [r4, #0]
 8014252:	602b      	str	r3, [r5, #0]
 8014254:	4660      	mov	r0, ip
 8014256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014258:	2e00      	cmp	r6, #0
 801425a:	d0d1      	beq.n	8014200 <rcl_clock_init+0x1c>
 801425c:	2c00      	cmp	r4, #0
 801425e:	d0cf      	beq.n	8014200 <rcl_clock_init+0x1c>
 8014260:	2700      	movs	r7, #0
 8014262:	7037      	strb	r7, [r6, #0]
 8014264:	46a4      	mov	ip, r4
 8014266:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801426a:	f106 0514 	add.w	r5, r6, #20
 801426e:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8014272:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8014276:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014278:	f8dc 3000 	ldr.w	r3, [ip]
 801427c:	602b      	str	r3, [r5, #0]
 801427e:	6921      	ldr	r1, [r4, #16]
 8014280:	6823      	ldr	r3, [r4, #0]
 8014282:	2010      	movs	r0, #16
 8014284:	4798      	blx	r3
 8014286:	6130      	str	r0, [r6, #16]
 8014288:	b1d0      	cbz	r0, 80142c0 <rcl_clock_init+0xdc>
 801428a:	2200      	movs	r2, #0
 801428c:	2300      	movs	r3, #0
 801428e:	e9c0 2300 	strd	r2, r3, [r0]
 8014292:	2301      	movs	r3, #1
 8014294:	7207      	strb	r7, [r0, #8]
 8014296:	4a0c      	ldr	r2, [pc, #48]	@ (80142c8 <rcl_clock_init+0xe4>)
 8014298:	7033      	strb	r3, [r6, #0]
 801429a:	46bc      	mov	ip, r7
 801429c:	60f2      	str	r2, [r6, #12]
 801429e:	4660      	mov	r0, ip
 80142a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80142a2:	2e00      	cmp	r6, #0
 80142a4:	d0ac      	beq.n	8014200 <rcl_clock_init+0x1c>
 80142a6:	2c00      	cmp	r4, #0
 80142a8:	d0aa      	beq.n	8014200 <rcl_clock_init+0x1c>
 80142aa:	2300      	movs	r3, #0
 80142ac:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80142b0:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 80142d0 <rcl_clock_init+0xec>
 80142b4:	6133      	str	r3, [r6, #16]
 80142b6:	f106 0514 	add.w	r5, r6, #20
 80142ba:	469c      	mov	ip, r3
 80142bc:	2702      	movs	r7, #2
 80142be:	e7b1      	b.n	8014224 <rcl_clock_init+0x40>
 80142c0:	f04f 0c0a 	mov.w	ip, #10
 80142c4:	e79e      	b.n	8014204 <rcl_clock_init+0x20>
 80142c6:	bf00      	nop
 80142c8:	080141c5 	.word	0x080141c5
 80142cc:	080141bd 	.word	0x080141bd
 80142d0:	080141b5 	.word	0x080141b5

080142d4 <rcl_clock_get_now>:
 80142d4:	b140      	cbz	r0, 80142e8 <rcl_clock_get_now+0x14>
 80142d6:	b139      	cbz	r1, 80142e8 <rcl_clock_get_now+0x14>
 80142d8:	7803      	ldrb	r3, [r0, #0]
 80142da:	b11b      	cbz	r3, 80142e4 <rcl_clock_get_now+0x10>
 80142dc:	68c3      	ldr	r3, [r0, #12]
 80142de:	b10b      	cbz	r3, 80142e4 <rcl_clock_get_now+0x10>
 80142e0:	6900      	ldr	r0, [r0, #16]
 80142e2:	4718      	bx	r3
 80142e4:	2001      	movs	r0, #1
 80142e6:	4770      	bx	lr
 80142e8:	200b      	movs	r0, #11
 80142ea:	4770      	bx	lr

080142ec <rcl_clock_add_jump_callback>:
 80142ec:	b082      	sub	sp, #8
 80142ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142f2:	a906      	add	r1, sp, #24
 80142f4:	e881 000c 	stmia.w	r1, {r2, r3}
 80142f8:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80142fc:	b320      	cbz	r0, 8014348 <rcl_clock_add_jump_callback+0x5c>
 80142fe:	4604      	mov	r4, r0
 8014300:	3014      	adds	r0, #20
 8014302:	f7f8 ffd7 	bl	800d2b4 <rcutils_allocator_is_valid>
 8014306:	b1f8      	cbz	r0, 8014348 <rcl_clock_add_jump_callback+0x5c>
 8014308:	b1f6      	cbz	r6, 8014348 <rcl_clock_add_jump_callback+0x5c>
 801430a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801430c:	2b00      	cmp	r3, #0
 801430e:	db1b      	blt.n	8014348 <rcl_clock_add_jump_callback+0x5c>
 8014310:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014314:	2a01      	cmp	r2, #1
 8014316:	f173 0300 	sbcs.w	r3, r3, #0
 801431a:	da15      	bge.n	8014348 <rcl_clock_add_jump_callback+0x5c>
 801431c:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8014320:	2f00      	cmp	r7, #0
 8014322:	d042      	beq.n	80143aa <rcl_clock_add_jump_callback+0xbe>
 8014324:	2300      	movs	r3, #0
 8014326:	4602      	mov	r2, r0
 8014328:	e003      	b.n	8014332 <rcl_clock_add_jump_callback+0x46>
 801432a:	42bb      	cmp	r3, r7
 801432c:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8014330:	d011      	beq.n	8014356 <rcl_clock_add_jump_callback+0x6a>
 8014332:	6811      	ldr	r1, [r2, #0]
 8014334:	42b1      	cmp	r1, r6
 8014336:	f103 0301 	add.w	r3, r3, #1
 801433a:	d1f6      	bne.n	801432a <rcl_clock_add_jump_callback+0x3e>
 801433c:	6a11      	ldr	r1, [r2, #32]
 801433e:	42a9      	cmp	r1, r5
 8014340:	d1f3      	bne.n	801432a <rcl_clock_add_jump_callback+0x3e>
 8014342:	f04f 0e01 	mov.w	lr, #1
 8014346:	e001      	b.n	801434c <rcl_clock_add_jump_callback+0x60>
 8014348:	f04f 0e0b 	mov.w	lr, #11
 801434c:	4670      	mov	r0, lr
 801434e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014352:	b002      	add	sp, #8
 8014354:	4770      	bx	lr
 8014356:	3301      	adds	r3, #1
 8014358:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801435c:	00d9      	lsls	r1, r3, #3
 801435e:	69e3      	ldr	r3, [r4, #28]
 8014360:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014362:	4798      	blx	r3
 8014364:	b1f0      	cbz	r0, 80143a4 <rcl_clock_add_jump_callback+0xb8>
 8014366:	68a3      	ldr	r3, [r4, #8]
 8014368:	6060      	str	r0, [r4, #4]
 801436a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801436e:	f10d 0c18 	add.w	ip, sp, #24
 8014372:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 8014376:	f103 0801 	add.w	r8, r3, #1
 801437a:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 801437e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014382:	f106 0708 	add.w	r7, r6, #8
 8014386:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014388:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801438c:	f04f 0e00 	mov.w	lr, #0
 8014390:	e887 0003 	stmia.w	r7, {r0, r1}
 8014394:	6235      	str	r5, [r6, #32]
 8014396:	4670      	mov	r0, lr
 8014398:	f8c4 8008 	str.w	r8, [r4, #8]
 801439c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80143a0:	b002      	add	sp, #8
 80143a2:	4770      	bx	lr
 80143a4:	f04f 0e0a 	mov.w	lr, #10
 80143a8:	e7d0      	b.n	801434c <rcl_clock_add_jump_callback+0x60>
 80143aa:	2128      	movs	r1, #40	@ 0x28
 80143ac:	e7d7      	b.n	801435e <rcl_clock_add_jump_callback+0x72>
 80143ae:	bf00      	nop

080143b0 <rcl_clock_remove_jump_callback>:
 80143b0:	2800      	cmp	r0, #0
 80143b2:	d057      	beq.n	8014464 <rcl_clock_remove_jump_callback+0xb4>
 80143b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80143b8:	4605      	mov	r5, r0
 80143ba:	3014      	adds	r0, #20
 80143bc:	4688      	mov	r8, r1
 80143be:	4692      	mov	sl, r2
 80143c0:	f7f8 ff78 	bl	800d2b4 <rcutils_allocator_is_valid>
 80143c4:	2800      	cmp	r0, #0
 80143c6:	d03b      	beq.n	8014440 <rcl_clock_remove_jump_callback+0x90>
 80143c8:	f1b8 0f00 	cmp.w	r8, #0
 80143cc:	d038      	beq.n	8014440 <rcl_clock_remove_jump_callback+0x90>
 80143ce:	68ae      	ldr	r6, [r5, #8]
 80143d0:	b166      	cbz	r6, 80143ec <rcl_clock_remove_jump_callback+0x3c>
 80143d2:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80143d6:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80143da:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80143de:	464c      	mov	r4, r9
 80143e0:	6823      	ldr	r3, [r4, #0]
 80143e2:	4543      	cmp	r3, r8
 80143e4:	d005      	beq.n	80143f2 <rcl_clock_remove_jump_callback+0x42>
 80143e6:	3428      	adds	r4, #40	@ 0x28
 80143e8:	42a7      	cmp	r7, r4
 80143ea:	d1f9      	bne.n	80143e0 <rcl_clock_remove_jump_callback+0x30>
 80143ec:	2001      	movs	r0, #1
 80143ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143f2:	6a23      	ldr	r3, [r4, #32]
 80143f4:	3428      	adds	r4, #40	@ 0x28
 80143f6:	42bc      	cmp	r4, r7
 80143f8:	d02d      	beq.n	8014456 <rcl_clock_remove_jump_callback+0xa6>
 80143fa:	4553      	cmp	r3, sl
 80143fc:	d1f0      	bne.n	80143e0 <rcl_clock_remove_jump_callback+0x30>
 80143fe:	46a6      	mov	lr, r4
 8014400:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014404:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8014408:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801440c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014410:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014414:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014418:	3428      	adds	r4, #40	@ 0x28
 801441a:	42a7      	cmp	r7, r4
 801441c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014420:	d1ed      	bne.n	80143fe <rcl_clock_remove_jump_callback+0x4e>
 8014422:	3e01      	subs	r6, #1
 8014424:	60ae      	str	r6, [r5, #8]
 8014426:	b176      	cbz	r6, 8014446 <rcl_clock_remove_jump_callback+0x96>
 8014428:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 801442c:	69eb      	ldr	r3, [r5, #28]
 801442e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014430:	00f1      	lsls	r1, r6, #3
 8014432:	4648      	mov	r0, r9
 8014434:	4798      	blx	r3
 8014436:	b1b8      	cbz	r0, 8014468 <rcl_clock_remove_jump_callback+0xb8>
 8014438:	6068      	str	r0, [r5, #4]
 801443a:	2000      	movs	r0, #0
 801443c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014440:	200b      	movs	r0, #11
 8014442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014446:	4648      	mov	r0, r9
 8014448:	69ab      	ldr	r3, [r5, #24]
 801444a:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 801444c:	4798      	blx	r3
 801444e:	606e      	str	r6, [r5, #4]
 8014450:	4630      	mov	r0, r6
 8014452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014456:	4553      	cmp	r3, sl
 8014458:	d1c8      	bne.n	80143ec <rcl_clock_remove_jump_callback+0x3c>
 801445a:	3e01      	subs	r6, #1
 801445c:	60ae      	str	r6, [r5, #8]
 801445e:	2e00      	cmp	r6, #0
 8014460:	d1e2      	bne.n	8014428 <rcl_clock_remove_jump_callback+0x78>
 8014462:	e7f0      	b.n	8014446 <rcl_clock_remove_jump_callback+0x96>
 8014464:	200b      	movs	r0, #11
 8014466:	4770      	bx	lr
 8014468:	200a      	movs	r0, #10
 801446a:	e7ea      	b.n	8014442 <rcl_clock_remove_jump_callback+0x92>

0801446c <_rcl_timer_time_jump>:
 801446c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014470:	4605      	mov	r5, r0
 8014472:	b084      	sub	sp, #16
 8014474:	4614      	mov	r4, r2
 8014476:	b131      	cbz	r1, 8014486 <_rcl_timer_time_jump+0x1a>
 8014478:	7803      	ldrb	r3, [r0, #0]
 801447a:	3b02      	subs	r3, #2
 801447c:	2b01      	cmp	r3, #1
 801447e:	d93f      	bls.n	8014500 <_rcl_timer_time_jump+0x94>
 8014480:	b004      	add	sp, #16
 8014482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014486:	6813      	ldr	r3, [r2, #0]
 8014488:	a902      	add	r1, sp, #8
 801448a:	6818      	ldr	r0, [r3, #0]
 801448c:	f7ff ff22 	bl	80142d4 <rcl_clock_get_now>
 8014490:	2800      	cmp	r0, #0
 8014492:	d1f5      	bne.n	8014480 <_rcl_timer_time_jump+0x14>
 8014494:	6820      	ldr	r0, [r4, #0]
 8014496:	2105      	movs	r1, #5
 8014498:	3020      	adds	r0, #32
 801449a:	f001 fd8d 	bl	8015fb8 <__atomic_load_8>
 801449e:	6823      	ldr	r3, [r4, #0]
 80144a0:	4681      	mov	r9, r0
 80144a2:	4688      	mov	r8, r1
 80144a4:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80144a8:	2105      	movs	r1, #5
 80144aa:	f001 fd85 	bl	8015fb8 <__atomic_load_8>
 80144ae:	4607      	mov	r7, r0
 80144b0:	6820      	ldr	r0, [r4, #0]
 80144b2:	460e      	mov	r6, r1
 80144b4:	3018      	adds	r0, #24
 80144b6:	2105      	movs	r1, #5
 80144b8:	f001 fd7e 	bl	8015fb8 <__atomic_load_8>
 80144bc:	782b      	ldrb	r3, [r5, #0]
 80144be:	9a02      	ldr	r2, [sp, #8]
 80144c0:	3b02      	subs	r3, #2
 80144c2:	2b01      	cmp	r3, #1
 80144c4:	460d      	mov	r5, r1
 80144c6:	9b03      	ldr	r3, [sp, #12]
 80144c8:	4682      	mov	sl, r0
 80144ca:	d937      	bls.n	801453c <_rcl_timer_time_jump+0xd0>
 80144cc:	42ba      	cmp	r2, r7
 80144ce:	eb73 0106 	sbcs.w	r1, r3, r6
 80144d2:	da5f      	bge.n	8014594 <_rcl_timer_time_jump+0x128>
 80144d4:	454a      	cmp	r2, r9
 80144d6:	eb73 0108 	sbcs.w	r1, r3, r8
 80144da:	dad1      	bge.n	8014480 <_rcl_timer_time_jump+0x14>
 80144dc:	6820      	ldr	r0, [r4, #0]
 80144de:	eb1a 0202 	adds.w	r2, sl, r2
 80144e2:	eb43 0305 	adc.w	r3, r3, r5
 80144e6:	2505      	movs	r5, #5
 80144e8:	3028      	adds	r0, #40	@ 0x28
 80144ea:	9500      	str	r5, [sp, #0]
 80144ec:	f001 fd9a 	bl	8016024 <__atomic_store_8>
 80144f0:	6820      	ldr	r0, [r4, #0]
 80144f2:	9500      	str	r5, [sp, #0]
 80144f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80144f8:	3020      	adds	r0, #32
 80144fa:	f001 fd93 	bl	8016024 <__atomic_store_8>
 80144fe:	e7bf      	b.n	8014480 <_rcl_timer_time_jump+0x14>
 8014500:	6813      	ldr	r3, [r2, #0]
 8014502:	a902      	add	r1, sp, #8
 8014504:	6818      	ldr	r0, [r3, #0]
 8014506:	f7ff fee5 	bl	80142d4 <rcl_clock_get_now>
 801450a:	2800      	cmp	r0, #0
 801450c:	d1b8      	bne.n	8014480 <_rcl_timer_time_jump+0x14>
 801450e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014512:	4313      	orrs	r3, r2
 8014514:	d0b4      	beq.n	8014480 <_rcl_timer_time_jump+0x14>
 8014516:	6820      	ldr	r0, [r4, #0]
 8014518:	2105      	movs	r1, #5
 801451a:	3028      	adds	r0, #40	@ 0x28
 801451c:	f001 fd4c 	bl	8015fb8 <__atomic_load_8>
 8014520:	9d02      	ldr	r5, [sp, #8]
 8014522:	9b03      	ldr	r3, [sp, #12]
 8014524:	4602      	mov	r2, r0
 8014526:	6820      	ldr	r0, [r4, #0]
 8014528:	1b52      	subs	r2, r2, r5
 801452a:	f04f 0405 	mov.w	r4, #5
 801452e:	9400      	str	r4, [sp, #0]
 8014530:	eb61 0303 	sbc.w	r3, r1, r3
 8014534:	3030      	adds	r0, #48	@ 0x30
 8014536:	f001 fd75 	bl	8016024 <__atomic_store_8>
 801453a:	e7a1      	b.n	8014480 <_rcl_timer_time_jump+0x14>
 801453c:	4313      	orrs	r3, r2
 801453e:	d09f      	beq.n	8014480 <_rcl_timer_time_jump+0x14>
 8014540:	6820      	ldr	r0, [r4, #0]
 8014542:	f04f 0805 	mov.w	r8, #5
 8014546:	2300      	movs	r3, #0
 8014548:	f8cd 8000 	str.w	r8, [sp]
 801454c:	3030      	adds	r0, #48	@ 0x30
 801454e:	2200      	movs	r2, #0
 8014550:	f001 fd9e 	bl	8016090 <__atomic_exchange_8>
 8014554:	ea51 0300 	orrs.w	r3, r1, r0
 8014558:	4606      	mov	r6, r0
 801455a:	460f      	mov	r7, r1
 801455c:	d090      	beq.n	8014480 <_rcl_timer_time_jump+0x14>
 801455e:	9a02      	ldr	r2, [sp, #8]
 8014560:	9b03      	ldr	r3, [sp, #12]
 8014562:	f8cd 8000 	str.w	r8, [sp]
 8014566:	1a12      	subs	r2, r2, r0
 8014568:	6820      	ldr	r0, [r4, #0]
 801456a:	eb63 0301 	sbc.w	r3, r3, r1
 801456e:	eb12 020a 	adds.w	r2, r2, sl
 8014572:	eb43 0305 	adc.w	r3, r3, r5
 8014576:	3028      	adds	r0, #40	@ 0x28
 8014578:	f001 fd54 	bl	8016024 <__atomic_store_8>
 801457c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014580:	f8cd 8000 	str.w	r8, [sp]
 8014584:	6820      	ldr	r0, [r4, #0]
 8014586:	1b92      	subs	r2, r2, r6
 8014588:	eb63 0307 	sbc.w	r3, r3, r7
 801458c:	3020      	adds	r0, #32
 801458e:	f001 fd49 	bl	8016024 <__atomic_store_8>
 8014592:	e775      	b.n	8014480 <_rcl_timer_time_jump+0x14>
 8014594:	6820      	ldr	r0, [r4, #0]
 8014596:	3008      	adds	r0, #8
 8014598:	f004 fae4 	bl	8018b64 <rcl_trigger_guard_condition>
 801459c:	e770      	b.n	8014480 <_rcl_timer_time_jump+0x14>
 801459e:	bf00      	nop

080145a0 <rcl_get_zero_initialized_timer>:
 80145a0:	4b01      	ldr	r3, [pc, #4]	@ (80145a8 <rcl_get_zero_initialized_timer+0x8>)
 80145a2:	6818      	ldr	r0, [r3, #0]
 80145a4:	4770      	bx	lr
 80145a6:	bf00      	nop
 80145a8:	0801b18c 	.word	0x0801b18c
 80145ac:	00000000 	.word	0x00000000

080145b0 <rcl_timer_init>:
 80145b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145b4:	b0aa      	sub	sp, #168	@ 0xa8
 80145b6:	4604      	mov	r4, r0
 80145b8:	a835      	add	r0, sp, #212	@ 0xd4
 80145ba:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 80145be:	460d      	mov	r5, r1
 80145c0:	4692      	mov	sl, r2
 80145c2:	f7f8 fe77 	bl	800d2b4 <rcutils_allocator_is_valid>
 80145c6:	2800      	cmp	r0, #0
 80145c8:	d064      	beq.n	8014694 <rcl_timer_init+0xe4>
 80145ca:	2c00      	cmp	r4, #0
 80145cc:	d062      	beq.n	8014694 <rcl_timer_init+0xe4>
 80145ce:	2d00      	cmp	r5, #0
 80145d0:	d060      	beq.n	8014694 <rcl_timer_init+0xe4>
 80145d2:	2f00      	cmp	r7, #0
 80145d4:	db5e      	blt.n	8014694 <rcl_timer_init+0xe4>
 80145d6:	6823      	ldr	r3, [r4, #0]
 80145d8:	b123      	cbz	r3, 80145e4 <rcl_timer_init+0x34>
 80145da:	2664      	movs	r6, #100	@ 0x64
 80145dc:	4630      	mov	r0, r6
 80145de:	b02a      	add	sp, #168	@ 0xa8
 80145e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145e4:	a908      	add	r1, sp, #32
 80145e6:	4628      	mov	r0, r5
 80145e8:	f7ff fe74 	bl	80142d4 <rcl_clock_get_now>
 80145ec:	4606      	mov	r6, r0
 80145ee:	2800      	cmp	r0, #0
 80145f0:	d1f4      	bne.n	80145dc <rcl_timer_init+0x2c>
 80145f2:	ae06      	add	r6, sp, #24
 80145f4:	4630      	mov	r0, r6
 80145f6:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 80145fa:	f004 f9bb 	bl	8018974 <rcl_get_zero_initialized_guard_condition>
 80145fe:	e896 0003 	ldmia.w	r6, {r0, r1}
 8014602:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 8014606:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014608:	e889 0003 	stmia.w	r9, {r0, r1}
 801460c:	4630      	mov	r0, r6
 801460e:	f004 fa8d 	bl	8018b2c <rcl_guard_condition_get_default_options>
 8014612:	ab0d      	add	r3, sp, #52	@ 0x34
 8014614:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014618:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801461c:	4651      	mov	r1, sl
 801461e:	e896 000c 	ldmia.w	r6, {r2, r3}
 8014622:	4648      	mov	r0, r9
 8014624:	f004 f9b0 	bl	8018988 <rcl_guard_condition_init>
 8014628:	4606      	mov	r6, r0
 801462a:	2800      	cmp	r0, #0
 801462c:	d1d6      	bne.n	80145dc <rcl_timer_init+0x2c>
 801462e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014630:	781b      	ldrb	r3, [r3, #0]
 8014632:	2b01      	cmp	r3, #1
 8014634:	d033      	beq.n	801469e <rcl_timer_init+0xee>
 8014636:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8014638:	911a      	str	r1, [sp, #104]	@ 0x68
 801463a:	4642      	mov	r2, r8
 801463c:	463b      	mov	r3, r7
 801463e:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8014642:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014646:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80146f8 <rcl_timer_init+0x148>
 801464a:	eb12 0008 	adds.w	r0, r2, r8
 801464e:	eb47 0103 	adc.w	r1, r7, r3
 8014652:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 8014656:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 801465a:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 801465e:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 8014662:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014666:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 801466a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801466e:	f8de 3000 	ldr.w	r3, [lr]
 8014672:	f8cc 3000 	str.w	r3, [ip]
 8014676:	f04f 0a00 	mov.w	sl, #0
 801467a:	4619      	mov	r1, r3
 801467c:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 8014680:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8014682:	2050      	movs	r0, #80	@ 0x50
 8014684:	4798      	blx	r3
 8014686:	6020      	str	r0, [r4, #0]
 8014688:	b358      	cbz	r0, 80146e2 <rcl_timer_init+0x132>
 801468a:	2250      	movs	r2, #80	@ 0x50
 801468c:	a916      	add	r1, sp, #88	@ 0x58
 801468e:	f005 f9a0 	bl	80199d2 <memcpy>
 8014692:	e7a3      	b.n	80145dc <rcl_timer_init+0x2c>
 8014694:	260b      	movs	r6, #11
 8014696:	4630      	mov	r0, r6
 8014698:	b02a      	add	sp, #168	@ 0xa8
 801469a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801469e:	2001      	movs	r0, #1
 80146a0:	2100      	movs	r1, #0
 80146a2:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 80146a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80146aa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80146ae:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 80146b2:	4a13      	ldr	r2, [pc, #76]	@ (8014700 <rcl_timer_init+0x150>)
 80146b4:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80146b8:	9405      	str	r4, [sp, #20]
 80146ba:	9204      	str	r2, [sp, #16]
 80146bc:	ab12      	add	r3, sp, #72	@ 0x48
 80146be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80146c0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80146c4:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80146c8:	e89c 000c 	ldmia.w	ip, {r2, r3}
 80146cc:	4628      	mov	r0, r5
 80146ce:	f7ff fe0d 	bl	80142ec <rcl_clock_add_jump_callback>
 80146d2:	4682      	mov	sl, r0
 80146d4:	2800      	cmp	r0, #0
 80146d6:	d0ae      	beq.n	8014636 <rcl_timer_init+0x86>
 80146d8:	4648      	mov	r0, r9
 80146da:	f004 fa01 	bl	8018ae0 <rcl_guard_condition_fini>
 80146de:	4656      	mov	r6, sl
 80146e0:	e77c      	b.n	80145dc <rcl_timer_init+0x2c>
 80146e2:	4648      	mov	r0, r9
 80146e4:	f004 f9fc 	bl	8018ae0 <rcl_guard_condition_fini>
 80146e8:	4905      	ldr	r1, [pc, #20]	@ (8014700 <rcl_timer_init+0x150>)
 80146ea:	4622      	mov	r2, r4
 80146ec:	4628      	mov	r0, r5
 80146ee:	f7ff fe5f 	bl	80143b0 <rcl_clock_remove_jump_callback>
 80146f2:	260a      	movs	r6, #10
 80146f4:	e772      	b.n	80145dc <rcl_timer_init+0x2c>
 80146f6:	bf00      	nop
	...
 8014700:	0801446d 	.word	0x0801446d

08014704 <rcl_timer_call>:
 8014704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014708:	b087      	sub	sp, #28
 801470a:	2800      	cmp	r0, #0
 801470c:	d06d      	beq.n	80147ea <rcl_timer_call+0xe6>
 801470e:	6803      	ldr	r3, [r0, #0]
 8014710:	4604      	mov	r4, r0
 8014712:	2b00      	cmp	r3, #0
 8014714:	d063      	beq.n	80147de <rcl_timer_call+0xda>
 8014716:	f3bf 8f5b 	dmb	ish
 801471a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801471e:	f3bf 8f5b 	dmb	ish
 8014722:	2b00      	cmp	r3, #0
 8014724:	d150      	bne.n	80147c8 <rcl_timer_call+0xc4>
 8014726:	6803      	ldr	r3, [r0, #0]
 8014728:	a904      	add	r1, sp, #16
 801472a:	6818      	ldr	r0, [r3, #0]
 801472c:	f7ff fdd2 	bl	80142d4 <rcl_clock_get_now>
 8014730:	4605      	mov	r5, r0
 8014732:	2800      	cmp	r0, #0
 8014734:	d14a      	bne.n	80147cc <rcl_timer_call+0xc8>
 8014736:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801473a:	2b00      	cmp	r3, #0
 801473c:	db4a      	blt.n	80147d4 <rcl_timer_call+0xd0>
 801473e:	6820      	ldr	r0, [r4, #0]
 8014740:	f04f 0a05 	mov.w	sl, #5
 8014744:	f8cd a000 	str.w	sl, [sp]
 8014748:	3020      	adds	r0, #32
 801474a:	f001 fca1 	bl	8016090 <__atomic_exchange_8>
 801474e:	6823      	ldr	r3, [r4, #0]
 8014750:	f3bf 8f5b 	dmb	ish
 8014754:	4680      	mov	r8, r0
 8014756:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801475a:	f3bf 8f5b 	dmb	ish
 801475e:	6820      	ldr	r0, [r4, #0]
 8014760:	4689      	mov	r9, r1
 8014762:	3028      	adds	r0, #40	@ 0x28
 8014764:	4651      	mov	r1, sl
 8014766:	f001 fc27 	bl	8015fb8 <__atomic_load_8>
 801476a:	4606      	mov	r6, r0
 801476c:	6820      	ldr	r0, [r4, #0]
 801476e:	460f      	mov	r7, r1
 8014770:	3018      	adds	r0, #24
 8014772:	4651      	mov	r1, sl
 8014774:	f001 fc20 	bl	8015fb8 <__atomic_load_8>
 8014778:	1836      	adds	r6, r6, r0
 801477a:	4602      	mov	r2, r0
 801477c:	4682      	mov	sl, r0
 801477e:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 8014782:	eb47 0701 	adc.w	r7, r7, r1
 8014786:	4286      	cmp	r6, r0
 8014788:	460b      	mov	r3, r1
 801478a:	eb77 010c 	sbcs.w	r1, r7, ip
 801478e:	da04      	bge.n	801479a <rcl_timer_call+0x96>
 8014790:	ea53 0102 	orrs.w	r1, r3, r2
 8014794:	d12e      	bne.n	80147f4 <rcl_timer_call+0xf0>
 8014796:	4606      	mov	r6, r0
 8014798:	4667      	mov	r7, ip
 801479a:	6820      	ldr	r0, [r4, #0]
 801479c:	2105      	movs	r1, #5
 801479e:	4632      	mov	r2, r6
 80147a0:	463b      	mov	r3, r7
 80147a2:	3028      	adds	r0, #40	@ 0x28
 80147a4:	9100      	str	r1, [sp, #0]
 80147a6:	f001 fc3d 	bl	8016024 <__atomic_store_8>
 80147aa:	f1bb 0f00 	cmp.w	fp, #0
 80147ae:	d00d      	beq.n	80147cc <rcl_timer_call+0xc8>
 80147b0:	9a04      	ldr	r2, [sp, #16]
 80147b2:	9b05      	ldr	r3, [sp, #20]
 80147b4:	ebb2 0208 	subs.w	r2, r2, r8
 80147b8:	4620      	mov	r0, r4
 80147ba:	eb63 0309 	sbc.w	r3, r3, r9
 80147be:	47d8      	blx	fp
 80147c0:	4628      	mov	r0, r5
 80147c2:	b007      	add	sp, #28
 80147c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147c8:	f240 3521 	movw	r5, #801	@ 0x321
 80147cc:	4628      	mov	r0, r5
 80147ce:	b007      	add	sp, #28
 80147d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147d4:	2501      	movs	r5, #1
 80147d6:	4628      	mov	r0, r5
 80147d8:	b007      	add	sp, #28
 80147da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147de:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80147e2:	4628      	mov	r0, r5
 80147e4:	b007      	add	sp, #28
 80147e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147ea:	250b      	movs	r5, #11
 80147ec:	4628      	mov	r0, r5
 80147ee:	b007      	add	sp, #28
 80147f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147f4:	1b80      	subs	r0, r0, r6
 80147f6:	eb6c 0107 	sbc.w	r1, ip, r7
 80147fa:	3801      	subs	r0, #1
 80147fc:	f161 0100 	sbc.w	r1, r1, #0
 8014800:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014804:	f7eb ff30 	bl	8000668 <__aeabi_ldivmod>
 8014808:	9b02      	ldr	r3, [sp, #8]
 801480a:	3001      	adds	r0, #1
 801480c:	f141 0100 	adc.w	r1, r1, #0
 8014810:	fb00 f303 	mul.w	r3, r0, r3
 8014814:	fb01 330a 	mla	r3, r1, sl, r3
 8014818:	fba0 0a0a 	umull	r0, sl, r0, sl
 801481c:	1986      	adds	r6, r0, r6
 801481e:	4453      	add	r3, sl
 8014820:	eb43 0707 	adc.w	r7, r3, r7
 8014824:	e7b9      	b.n	801479a <rcl_timer_call+0x96>
 8014826:	bf00      	nop

08014828 <rcl_timer_is_ready>:
 8014828:	b570      	push	{r4, r5, r6, lr}
 801482a:	b082      	sub	sp, #8
 801482c:	b378      	cbz	r0, 801488e <rcl_timer_is_ready+0x66>
 801482e:	6803      	ldr	r3, [r0, #0]
 8014830:	4604      	mov	r4, r0
 8014832:	b383      	cbz	r3, 8014896 <rcl_timer_is_ready+0x6e>
 8014834:	460d      	mov	r5, r1
 8014836:	b351      	cbz	r1, 801488e <rcl_timer_is_ready+0x66>
 8014838:	f3bf 8f5b 	dmb	ish
 801483c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014840:	f3bf 8f5b 	dmb	ish
 8014844:	b953      	cbnz	r3, 801485c <rcl_timer_is_ready+0x34>
 8014846:	6803      	ldr	r3, [r0, #0]
 8014848:	4669      	mov	r1, sp
 801484a:	6818      	ldr	r0, [r3, #0]
 801484c:	f7ff fd42 	bl	80142d4 <rcl_clock_get_now>
 8014850:	4606      	mov	r6, r0
 8014852:	b140      	cbz	r0, 8014866 <rcl_timer_is_ready+0x3e>
 8014854:	f240 3321 	movw	r3, #801	@ 0x321
 8014858:	4298      	cmp	r0, r3
 801485a:	d101      	bne.n	8014860 <rcl_timer_is_ready+0x38>
 801485c:	2600      	movs	r6, #0
 801485e:	702e      	strb	r6, [r5, #0]
 8014860:	4630      	mov	r0, r6
 8014862:	b002      	add	sp, #8
 8014864:	bd70      	pop	{r4, r5, r6, pc}
 8014866:	6820      	ldr	r0, [r4, #0]
 8014868:	2105      	movs	r1, #5
 801486a:	3028      	adds	r0, #40	@ 0x28
 801486c:	f001 fba4 	bl	8015fb8 <__atomic_load_8>
 8014870:	9b00      	ldr	r3, [sp, #0]
 8014872:	1ac0      	subs	r0, r0, r3
 8014874:	9b01      	ldr	r3, [sp, #4]
 8014876:	eb61 0103 	sbc.w	r1, r1, r3
 801487a:	2801      	cmp	r0, #1
 801487c:	f171 0300 	sbcs.w	r3, r1, #0
 8014880:	bfb4      	ite	lt
 8014882:	2301      	movlt	r3, #1
 8014884:	2300      	movge	r3, #0
 8014886:	4630      	mov	r0, r6
 8014888:	702b      	strb	r3, [r5, #0]
 801488a:	b002      	add	sp, #8
 801488c:	bd70      	pop	{r4, r5, r6, pc}
 801488e:	260b      	movs	r6, #11
 8014890:	4630      	mov	r0, r6
 8014892:	b002      	add	sp, #8
 8014894:	bd70      	pop	{r4, r5, r6, pc}
 8014896:	f44f 7648 	mov.w	r6, #800	@ 0x320
 801489a:	e7e1      	b.n	8014860 <rcl_timer_is_ready+0x38>

0801489c <rcl_timer_get_time_until_next_call>:
 801489c:	b570      	push	{r4, r5, r6, lr}
 801489e:	b082      	sub	sp, #8
 80148a0:	b330      	cbz	r0, 80148f0 <rcl_timer_get_time_until_next_call+0x54>
 80148a2:	6803      	ldr	r3, [r0, #0]
 80148a4:	4604      	mov	r4, r0
 80148a6:	b33b      	cbz	r3, 80148f8 <rcl_timer_get_time_until_next_call+0x5c>
 80148a8:	460d      	mov	r5, r1
 80148aa:	b309      	cbz	r1, 80148f0 <rcl_timer_get_time_until_next_call+0x54>
 80148ac:	f3bf 8f5b 	dmb	ish
 80148b0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80148b4:	f3bf 8f5b 	dmb	ish
 80148b8:	b9ab      	cbnz	r3, 80148e6 <rcl_timer_get_time_until_next_call+0x4a>
 80148ba:	6803      	ldr	r3, [r0, #0]
 80148bc:	4669      	mov	r1, sp
 80148be:	6818      	ldr	r0, [r3, #0]
 80148c0:	f7ff fd08 	bl	80142d4 <rcl_clock_get_now>
 80148c4:	4606      	mov	r6, r0
 80148c6:	b958      	cbnz	r0, 80148e0 <rcl_timer_get_time_until_next_call+0x44>
 80148c8:	6820      	ldr	r0, [r4, #0]
 80148ca:	2105      	movs	r1, #5
 80148cc:	3028      	adds	r0, #40	@ 0x28
 80148ce:	f001 fb73 	bl	8015fb8 <__atomic_load_8>
 80148d2:	9b00      	ldr	r3, [sp, #0]
 80148d4:	1ac0      	subs	r0, r0, r3
 80148d6:	9b01      	ldr	r3, [sp, #4]
 80148d8:	6028      	str	r0, [r5, #0]
 80148da:	eb61 0103 	sbc.w	r1, r1, r3
 80148de:	6069      	str	r1, [r5, #4]
 80148e0:	4630      	mov	r0, r6
 80148e2:	b002      	add	sp, #8
 80148e4:	bd70      	pop	{r4, r5, r6, pc}
 80148e6:	f240 3621 	movw	r6, #801	@ 0x321
 80148ea:	4630      	mov	r0, r6
 80148ec:	b002      	add	sp, #8
 80148ee:	bd70      	pop	{r4, r5, r6, pc}
 80148f0:	260b      	movs	r6, #11
 80148f2:	4630      	mov	r0, r6
 80148f4:	b002      	add	sp, #8
 80148f6:	bd70      	pop	{r4, r5, r6, pc}
 80148f8:	f44f 7648 	mov.w	r6, #800	@ 0x320
 80148fc:	e7f0      	b.n	80148e0 <rcl_timer_get_time_until_next_call+0x44>
 80148fe:	bf00      	nop

08014900 <rcl_timer_get_guard_condition>:
 8014900:	b130      	cbz	r0, 8014910 <rcl_timer_get_guard_condition+0x10>
 8014902:	6800      	ldr	r0, [r0, #0]
 8014904:	b120      	cbz	r0, 8014910 <rcl_timer_get_guard_condition+0x10>
 8014906:	68c3      	ldr	r3, [r0, #12]
 8014908:	b10b      	cbz	r3, 801490e <rcl_timer_get_guard_condition+0xe>
 801490a:	3008      	adds	r0, #8
 801490c:	4770      	bx	lr
 801490e:	4618      	mov	r0, r3
 8014910:	4770      	bx	lr
 8014912:	bf00      	nop

08014914 <rcl_get_zero_initialized_wait_set>:
 8014914:	b510      	push	{r4, lr}
 8014916:	4c08      	ldr	r4, [pc, #32]	@ (8014938 <rcl_get_zero_initialized_wait_set+0x24>)
 8014918:	4686      	mov	lr, r0
 801491a:	4684      	mov	ip, r0
 801491c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801491e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014924:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014928:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801492a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801492e:	6823      	ldr	r3, [r4, #0]
 8014930:	f8cc 3000 	str.w	r3, [ip]
 8014934:	4670      	mov	r0, lr
 8014936:	bd10      	pop	{r4, pc}
 8014938:	0801b190 	.word	0x0801b190

0801493c <rcl_wait_set_is_valid>:
 801493c:	b118      	cbz	r0, 8014946 <rcl_wait_set_is_valid+0xa>
 801493e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014940:	3800      	subs	r0, #0
 8014942:	bf18      	it	ne
 8014944:	2001      	movne	r0, #1
 8014946:	4770      	bx	lr

08014948 <rcl_wait_set_fini>:
 8014948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801494c:	b082      	sub	sp, #8
 801494e:	2800      	cmp	r0, #0
 8014950:	f000 8095 	beq.w	8014a7e <rcl_wait_set_fini+0x136>
 8014954:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8014956:	4604      	mov	r4, r0
 8014958:	2e00      	cmp	r6, #0
 801495a:	f000 808c 	beq.w	8014a76 <rcl_wait_set_fini+0x12e>
 801495e:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8014960:	f002 fd36 	bl	80173d0 <rmw_destroy_wait_set>
 8014964:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014966:	1e06      	subs	r6, r0, #0
 8014968:	bf18      	it	ne
 801496a:	f44f 7661 	movne.w	r6, #900	@ 0x384
 801496e:	2d00      	cmp	r5, #0
 8014970:	f000 8081 	beq.w	8014a76 <rcl_wait_set_fini+0x12e>
 8014974:	6820      	ldr	r0, [r4, #0]
 8014976:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801497a:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801497c:	2700      	movs	r7, #0
 801497e:	6067      	str	r7, [r4, #4]
 8014980:	602f      	str	r7, [r5, #0]
 8014982:	b120      	cbz	r0, 801498e <rcl_wait_set_fini+0x46>
 8014984:	9101      	str	r1, [sp, #4]
 8014986:	47c0      	blx	r8
 8014988:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801498a:	9901      	ldr	r1, [sp, #4]
 801498c:	6027      	str	r7, [r4, #0]
 801498e:	68a8      	ldr	r0, [r5, #8]
 8014990:	b120      	cbz	r0, 801499c <rcl_wait_set_fini+0x54>
 8014992:	47c0      	blx	r8
 8014994:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014996:	2300      	movs	r3, #0
 8014998:	e9c5 3301 	strd	r3, r3, [r5, #4]
 801499c:	68a0      	ldr	r0, [r4, #8]
 801499e:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80149a0:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149a2:	f04f 0800 	mov.w	r8, #0
 80149a6:	f8c4 800c 	str.w	r8, [r4, #12]
 80149aa:	f8c5 800c 	str.w	r8, [r5, #12]
 80149ae:	b128      	cbz	r0, 80149bc <rcl_wait_set_fini+0x74>
 80149b0:	47b8      	blx	r7
 80149b2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149b4:	f8c4 8008 	str.w	r8, [r4, #8]
 80149b8:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80149ba:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149bc:	6968      	ldr	r0, [r5, #20]
 80149be:	f04f 0800 	mov.w	r8, #0
 80149c2:	f8c5 8010 	str.w	r8, [r5, #16]
 80149c6:	b128      	cbz	r0, 80149d4 <rcl_wait_set_fini+0x8c>
 80149c8:	47b8      	blx	r7
 80149ca:	f8c5 8014 	str.w	r8, [r5, #20]
 80149ce:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149d0:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80149d2:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149d4:	6920      	ldr	r0, [r4, #16]
 80149d6:	f04f 0800 	mov.w	r8, #0
 80149da:	f8c4 8014 	str.w	r8, [r4, #20]
 80149de:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 80149e2:	b128      	cbz	r0, 80149f0 <rcl_wait_set_fini+0xa8>
 80149e4:	47b8      	blx	r7
 80149e6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80149e8:	f8c4 8010 	str.w	r8, [r4, #16]
 80149ec:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80149ee:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80149f0:	69a0      	ldr	r0, [r4, #24]
 80149f2:	f04f 0800 	mov.w	r8, #0
 80149f6:	f8c4 801c 	str.w	r8, [r4, #28]
 80149fa:	f8c5 8018 	str.w	r8, [r5, #24]
 80149fe:	b128      	cbz	r0, 8014a0c <rcl_wait_set_fini+0xc4>
 8014a00:	9101      	str	r1, [sp, #4]
 8014a02:	47b8      	blx	r7
 8014a04:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a06:	9901      	ldr	r1, [sp, #4]
 8014a08:	f8c4 8018 	str.w	r8, [r4, #24]
 8014a0c:	6a28      	ldr	r0, [r5, #32]
 8014a0e:	b120      	cbz	r0, 8014a1a <rcl_wait_set_fini+0xd2>
 8014a10:	47b8      	blx	r7
 8014a12:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a14:	2300      	movs	r3, #0
 8014a16:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8014a1a:	6a20      	ldr	r0, [r4, #32]
 8014a1c:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014a20:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014a22:	2700      	movs	r7, #0
 8014a24:	6267      	str	r7, [r4, #36]	@ 0x24
 8014a26:	626f      	str	r7, [r5, #36]	@ 0x24
 8014a28:	b120      	cbz	r0, 8014a34 <rcl_wait_set_fini+0xec>
 8014a2a:	9101      	str	r1, [sp, #4]
 8014a2c:	47c0      	blx	r8
 8014a2e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a30:	9901      	ldr	r1, [sp, #4]
 8014a32:	6227      	str	r7, [r4, #32]
 8014a34:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8014a36:	b120      	cbz	r0, 8014a42 <rcl_wait_set_fini+0xfa>
 8014a38:	47c0      	blx	r8
 8014a3a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014a42:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014a44:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014a48:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014a4a:	2700      	movs	r7, #0
 8014a4c:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8014a4e:	632f      	str	r7, [r5, #48]	@ 0x30
 8014a50:	b120      	cbz	r0, 8014a5c <rcl_wait_set_fini+0x114>
 8014a52:	9101      	str	r1, [sp, #4]
 8014a54:	47c0      	blx	r8
 8014a56:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a58:	9901      	ldr	r1, [sp, #4]
 8014a5a:	62a7      	str	r7, [r4, #40]	@ 0x28
 8014a5c:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014a5e:	b120      	cbz	r0, 8014a6a <rcl_wait_set_fini+0x122>
 8014a60:	47c0      	blx	r8
 8014a62:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a64:	2300      	movs	r3, #0
 8014a66:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 8014a6a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8014a6c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014a6e:	4628      	mov	r0, r5
 8014a70:	4798      	blx	r3
 8014a72:	2300      	movs	r3, #0
 8014a74:	6323      	str	r3, [r4, #48]	@ 0x30
 8014a76:	4630      	mov	r0, r6
 8014a78:	b002      	add	sp, #8
 8014a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a7e:	260b      	movs	r6, #11
 8014a80:	4630      	mov	r0, r6
 8014a82:	b002      	add	sp, #8
 8014a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014a88 <rcl_wait_set_add_subscription>:
 8014a88:	b318      	cbz	r0, 8014ad2 <rcl_wait_set_add_subscription+0x4a>
 8014a8a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014a8c:	b570      	push	{r4, r5, r6, lr}
 8014a8e:	4604      	mov	r4, r0
 8014a90:	b30b      	cbz	r3, 8014ad6 <rcl_wait_set_add_subscription+0x4e>
 8014a92:	b319      	cbz	r1, 8014adc <rcl_wait_set_add_subscription+0x54>
 8014a94:	681d      	ldr	r5, [r3, #0]
 8014a96:	6840      	ldr	r0, [r0, #4]
 8014a98:	4285      	cmp	r5, r0
 8014a9a:	d217      	bcs.n	8014acc <rcl_wait_set_add_subscription+0x44>
 8014a9c:	6820      	ldr	r0, [r4, #0]
 8014a9e:	1c6e      	adds	r6, r5, #1
 8014aa0:	601e      	str	r6, [r3, #0]
 8014aa2:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014aa6:	b102      	cbz	r2, 8014aaa <rcl_wait_set_add_subscription+0x22>
 8014aa8:	6015      	str	r5, [r2, #0]
 8014aaa:	4608      	mov	r0, r1
 8014aac:	f7ff fb72 	bl	8014194 <rcl_subscription_get_rmw_handle>
 8014ab0:	b150      	cbz	r0, 8014ac8 <rcl_wait_set_add_subscription+0x40>
 8014ab2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ab4:	6842      	ldr	r2, [r0, #4]
 8014ab6:	689b      	ldr	r3, [r3, #8]
 8014ab8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014abc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014abe:	6853      	ldr	r3, [r2, #4]
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	2000      	movs	r0, #0
 8014ac4:	6053      	str	r3, [r2, #4]
 8014ac6:	bd70      	pop	{r4, r5, r6, pc}
 8014ac8:	2001      	movs	r0, #1
 8014aca:	bd70      	pop	{r4, r5, r6, pc}
 8014acc:	f240 3086 	movw	r0, #902	@ 0x386
 8014ad0:	bd70      	pop	{r4, r5, r6, pc}
 8014ad2:	200b      	movs	r0, #11
 8014ad4:	4770      	bx	lr
 8014ad6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014ada:	bd70      	pop	{r4, r5, r6, pc}
 8014adc:	200b      	movs	r0, #11
 8014ade:	bd70      	pop	{r4, r5, r6, pc}

08014ae0 <rcl_wait_set_clear>:
 8014ae0:	2800      	cmp	r0, #0
 8014ae2:	d073      	beq.n	8014bcc <rcl_wait_set_clear+0xec>
 8014ae4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014ae6:	b510      	push	{r4, lr}
 8014ae8:	4604      	mov	r4, r0
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d070      	beq.n	8014bd0 <rcl_wait_set_clear+0xf0>
 8014aee:	6800      	ldr	r0, [r0, #0]
 8014af0:	b138      	cbz	r0, 8014b02 <rcl_wait_set_clear+0x22>
 8014af2:	6862      	ldr	r2, [r4, #4]
 8014af4:	2100      	movs	r1, #0
 8014af6:	0092      	lsls	r2, r2, #2
 8014af8:	f004 fea2 	bl	8019840 <memset>
 8014afc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014afe:	2200      	movs	r2, #0
 8014b00:	601a      	str	r2, [r3, #0]
 8014b02:	68a0      	ldr	r0, [r4, #8]
 8014b04:	b138      	cbz	r0, 8014b16 <rcl_wait_set_clear+0x36>
 8014b06:	68e2      	ldr	r2, [r4, #12]
 8014b08:	2100      	movs	r1, #0
 8014b0a:	0092      	lsls	r2, r2, #2
 8014b0c:	f004 fe98 	bl	8019840 <memset>
 8014b10:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b12:	2200      	movs	r2, #0
 8014b14:	60da      	str	r2, [r3, #12]
 8014b16:	69a0      	ldr	r0, [r4, #24]
 8014b18:	b138      	cbz	r0, 8014b2a <rcl_wait_set_clear+0x4a>
 8014b1a:	69e2      	ldr	r2, [r4, #28]
 8014b1c:	2100      	movs	r1, #0
 8014b1e:	0092      	lsls	r2, r2, #2
 8014b20:	f004 fe8e 	bl	8019840 <memset>
 8014b24:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b26:	2200      	movs	r2, #0
 8014b28:	619a      	str	r2, [r3, #24]
 8014b2a:	6a20      	ldr	r0, [r4, #32]
 8014b2c:	b138      	cbz	r0, 8014b3e <rcl_wait_set_clear+0x5e>
 8014b2e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014b30:	2100      	movs	r1, #0
 8014b32:	0092      	lsls	r2, r2, #2
 8014b34:	f004 fe84 	bl	8019840 <memset>
 8014b38:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	625a      	str	r2, [r3, #36]	@ 0x24
 8014b3e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014b40:	b138      	cbz	r0, 8014b52 <rcl_wait_set_clear+0x72>
 8014b42:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014b44:	2100      	movs	r1, #0
 8014b46:	0092      	lsls	r2, r2, #2
 8014b48:	f004 fe7a 	bl	8019840 <memset>
 8014b4c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b4e:	2200      	movs	r2, #0
 8014b50:	631a      	str	r2, [r3, #48]	@ 0x30
 8014b52:	6920      	ldr	r0, [r4, #16]
 8014b54:	b138      	cbz	r0, 8014b66 <rcl_wait_set_clear+0x86>
 8014b56:	6962      	ldr	r2, [r4, #20]
 8014b58:	2100      	movs	r1, #0
 8014b5a:	0092      	lsls	r2, r2, #2
 8014b5c:	f004 fe70 	bl	8019840 <memset>
 8014b60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b62:	2200      	movs	r2, #0
 8014b64:	641a      	str	r2, [r3, #64]	@ 0x40
 8014b66:	6898      	ldr	r0, [r3, #8]
 8014b68:	b138      	cbz	r0, 8014b7a <rcl_wait_set_clear+0x9a>
 8014b6a:	685a      	ldr	r2, [r3, #4]
 8014b6c:	2100      	movs	r1, #0
 8014b6e:	0092      	lsls	r2, r2, #2
 8014b70:	f004 fe66 	bl	8019840 <memset>
 8014b74:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b76:	2200      	movs	r2, #0
 8014b78:	605a      	str	r2, [r3, #4]
 8014b7a:	6958      	ldr	r0, [r3, #20]
 8014b7c:	b138      	cbz	r0, 8014b8e <rcl_wait_set_clear+0xae>
 8014b7e:	691a      	ldr	r2, [r3, #16]
 8014b80:	2100      	movs	r1, #0
 8014b82:	0092      	lsls	r2, r2, #2
 8014b84:	f004 fe5c 	bl	8019840 <memset>
 8014b88:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b8a:	2200      	movs	r2, #0
 8014b8c:	611a      	str	r2, [r3, #16]
 8014b8e:	6a18      	ldr	r0, [r3, #32]
 8014b90:	b138      	cbz	r0, 8014ba2 <rcl_wait_set_clear+0xc2>
 8014b92:	69da      	ldr	r2, [r3, #28]
 8014b94:	2100      	movs	r1, #0
 8014b96:	0092      	lsls	r2, r2, #2
 8014b98:	f004 fe52 	bl	8019840 <memset>
 8014b9c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b9e:	2200      	movs	r2, #0
 8014ba0:	61da      	str	r2, [r3, #28]
 8014ba2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014ba4:	b138      	cbz	r0, 8014bb6 <rcl_wait_set_clear+0xd6>
 8014ba6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014ba8:	2100      	movs	r1, #0
 8014baa:	0092      	lsls	r2, r2, #2
 8014bac:	f004 fe48 	bl	8019840 <memset>
 8014bb0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014bb2:	2200      	movs	r2, #0
 8014bb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8014bb6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014bb8:	b138      	cbz	r0, 8014bca <rcl_wait_set_clear+0xea>
 8014bba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014bbc:	2100      	movs	r1, #0
 8014bbe:	0092      	lsls	r2, r2, #2
 8014bc0:	f004 fe3e 	bl	8019840 <memset>
 8014bc4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014bc6:	2000      	movs	r0, #0
 8014bc8:	6358      	str	r0, [r3, #52]	@ 0x34
 8014bca:	bd10      	pop	{r4, pc}
 8014bcc:	200b      	movs	r0, #11
 8014bce:	4770      	bx	lr
 8014bd0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014bd4:	bd10      	pop	{r4, pc}
 8014bd6:	bf00      	nop

08014bd8 <rcl_wait_set_resize>:
 8014bd8:	2800      	cmp	r0, #0
 8014bda:	f000 8185 	beq.w	8014ee8 <rcl_wait_set_resize+0x310>
 8014bde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014be2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8014be4:	b083      	sub	sp, #12
 8014be6:	4605      	mov	r5, r0
 8014be8:	2c00      	cmp	r4, #0
 8014bea:	f000 817f 	beq.w	8014eec <rcl_wait_set_resize+0x314>
 8014bee:	f04f 0900 	mov.w	r9, #0
 8014bf2:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8014bf6:	461f      	mov	r7, r3
 8014bf8:	4688      	mov	r8, r1
 8014bfa:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8014bfe:	4616      	mov	r6, r2
 8014c00:	f8c0 9004 	str.w	r9, [r0, #4]
 8014c04:	f8c4 9000 	str.w	r9, [r4]
 8014c08:	2900      	cmp	r1, #0
 8014c0a:	f000 80bd 	beq.w	8014d88 <rcl_wait_set_resize+0x1b0>
 8014c0e:	008c      	lsls	r4, r1, #2
 8014c10:	6800      	ldr	r0, [r0, #0]
 8014c12:	9301      	str	r3, [sp, #4]
 8014c14:	4652      	mov	r2, sl
 8014c16:	4621      	mov	r1, r4
 8014c18:	4798      	blx	r3
 8014c1a:	9b01      	ldr	r3, [sp, #4]
 8014c1c:	6028      	str	r0, [r5, #0]
 8014c1e:	2800      	cmp	r0, #0
 8014c20:	f000 80cb 	beq.w	8014dba <rcl_wait_set_resize+0x1e2>
 8014c24:	4622      	mov	r2, r4
 8014c26:	4649      	mov	r1, r9
 8014c28:	9301      	str	r3, [sp, #4]
 8014c2a:	f004 fe09 	bl	8019840 <memset>
 8014c2e:	f8c5 8004 	str.w	r8, [r5, #4]
 8014c32:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8014c36:	9b01      	ldr	r3, [sp, #4]
 8014c38:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8014c3c:	f8c8 9004 	str.w	r9, [r8, #4]
 8014c40:	4652      	mov	r2, sl
 8014c42:	4621      	mov	r1, r4
 8014c44:	4798      	blx	r3
 8014c46:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014c48:	f8c8 0008 	str.w	r0, [r8, #8]
 8014c4c:	689b      	ldr	r3, [r3, #8]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	f000 80ac 	beq.w	8014dac <rcl_wait_set_resize+0x1d4>
 8014c54:	4622      	mov	r2, r4
 8014c56:	4649      	mov	r1, r9
 8014c58:	4618      	mov	r0, r3
 8014c5a:	f004 fdf1 	bl	8019840 <memset>
 8014c5e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c60:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014c64:	f04f 0800 	mov.w	r8, #0
 8014c68:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8014c6c:	f8c5 800c 	str.w	r8, [r5, #12]
 8014c70:	f8c4 800c 	str.w	r8, [r4, #12]
 8014c74:	2e00      	cmp	r6, #0
 8014c76:	f040 80a4 	bne.w	8014dc2 <rcl_wait_set_resize+0x1ea>
 8014c7a:	68a8      	ldr	r0, [r5, #8]
 8014c7c:	b128      	cbz	r0, 8014c8a <rcl_wait_set_resize+0xb2>
 8014c7e:	4649      	mov	r1, r9
 8014c80:	4790      	blx	r2
 8014c82:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c84:	60ae      	str	r6, [r5, #8]
 8014c86:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014c8a:	f04f 0800 	mov.w	r8, #0
 8014c8e:	19f6      	adds	r6, r6, r7
 8014c90:	f8c4 8010 	str.w	r8, [r4, #16]
 8014c94:	f040 80ac 	bne.w	8014df0 <rcl_wait_set_resize+0x218>
 8014c98:	6960      	ldr	r0, [r4, #20]
 8014c9a:	b130      	cbz	r0, 8014caa <rcl_wait_set_resize+0xd2>
 8014c9c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8014c9e:	4649      	mov	r1, r9
 8014ca0:	4798      	blx	r3
 8014ca2:	6166      	str	r6, [r4, #20]
 8014ca4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ca6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014caa:	2600      	movs	r6, #0
 8014cac:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014cb0:	616e      	str	r6, [r5, #20]
 8014cb2:	6426      	str	r6, [r4, #64]	@ 0x40
 8014cb4:	2f00      	cmp	r7, #0
 8014cb6:	f040 80ad 	bne.w	8014e14 <rcl_wait_set_resize+0x23c>
 8014cba:	6928      	ldr	r0, [r5, #16]
 8014cbc:	b138      	cbz	r0, 8014cce <rcl_wait_set_resize+0xf6>
 8014cbe:	4649      	mov	r1, r9
 8014cc0:	47d0      	blx	sl
 8014cc2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cc4:	612f      	str	r7, [r5, #16]
 8014cc6:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014cca:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014cce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014cd0:	2600      	movs	r6, #0
 8014cd2:	61ee      	str	r6, [r5, #28]
 8014cd4:	61a6      	str	r6, [r4, #24]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	f040 80af 	bne.w	8014e3a <rcl_wait_set_resize+0x262>
 8014cdc:	69a8      	ldr	r0, [r5, #24]
 8014cde:	b120      	cbz	r0, 8014cea <rcl_wait_set_resize+0x112>
 8014ce0:	4649      	mov	r1, r9
 8014ce2:	47d0      	blx	sl
 8014ce4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ce6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ce8:	61ab      	str	r3, [r5, #24]
 8014cea:	6a20      	ldr	r0, [r4, #32]
 8014cec:	b128      	cbz	r0, 8014cfa <rcl_wait_set_resize+0x122>
 8014cee:	4649      	mov	r1, r9
 8014cf0:	47d0      	blx	sl
 8014cf2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014cfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014cfc:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014cfe:	2600      	movs	r6, #0
 8014d00:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014d04:	626e      	str	r6, [r5, #36]	@ 0x24
 8014d06:	6266      	str	r6, [r4, #36]	@ 0x24
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	f000 80b6 	beq.w	8014e7a <rcl_wait_set_resize+0x2a2>
 8014d0e:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8014d12:	6a28      	ldr	r0, [r5, #32]
 8014d14:	463a      	mov	r2, r7
 8014d16:	4651      	mov	r1, sl
 8014d18:	47c8      	blx	r9
 8014d1a:	6228      	str	r0, [r5, #32]
 8014d1c:	2800      	cmp	r0, #0
 8014d1e:	d04c      	beq.n	8014dba <rcl_wait_set_resize+0x1e2>
 8014d20:	4652      	mov	r2, sl
 8014d22:	4631      	mov	r1, r6
 8014d24:	f004 fd8c 	bl	8019840 <memset>
 8014d28:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014d2c:	626b      	str	r3, [r5, #36]	@ 0x24
 8014d2e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014d30:	62a6      	str	r6, [r4, #40]	@ 0x28
 8014d32:	463a      	mov	r2, r7
 8014d34:	4651      	mov	r1, sl
 8014d36:	47c8      	blx	r9
 8014d38:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014d3a:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014d3c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8014d3e:	2c00      	cmp	r4, #0
 8014d40:	f000 80f0 	beq.w	8014f24 <rcl_wait_set_resize+0x34c>
 8014d44:	4620      	mov	r0, r4
 8014d46:	4652      	mov	r2, sl
 8014d48:	4631      	mov	r1, r6
 8014d4a:	f004 fd79 	bl	8019840 <memset>
 8014d4e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d52:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014d54:	2600      	movs	r6, #0
 8014d56:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014d5a:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8014d5c:	6326      	str	r6, [r4, #48]	@ 0x30
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	f040 809d 	bne.w	8014e9e <rcl_wait_set_resize+0x2c6>
 8014d64:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014d66:	b120      	cbz	r0, 8014d72 <rcl_wait_set_resize+0x19a>
 8014d68:	4639      	mov	r1, r7
 8014d6a:	47c0      	blx	r8
 8014d6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d6e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d70:	62ab      	str	r3, [r5, #40]	@ 0x28
 8014d72:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014d74:	b310      	cbz	r0, 8014dbc <rcl_wait_set_resize+0x1e4>
 8014d76:	4639      	mov	r1, r7
 8014d78:	47c0      	blx	r8
 8014d7a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014d7c:	2000      	movs	r0, #0
 8014d7e:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8014d82:	b003      	add	sp, #12
 8014d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d88:	6800      	ldr	r0, [r0, #0]
 8014d8a:	b120      	cbz	r0, 8014d96 <rcl_wait_set_resize+0x1be>
 8014d8c:	4651      	mov	r1, sl
 8014d8e:	47d8      	blx	fp
 8014d90:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d92:	f8c5 8000 	str.w	r8, [r5]
 8014d96:	68a0      	ldr	r0, [r4, #8]
 8014d98:	2800      	cmp	r0, #0
 8014d9a:	f43f af61 	beq.w	8014c60 <rcl_wait_set_resize+0x88>
 8014d9e:	4651      	mov	r1, sl
 8014da0:	47d8      	blx	fp
 8014da2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014da4:	2300      	movs	r3, #0
 8014da6:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8014daa:	e759      	b.n	8014c60 <rcl_wait_set_resize+0x88>
 8014dac:	6828      	ldr	r0, [r5, #0]
 8014dae:	9301      	str	r3, [sp, #4]
 8014db0:	4651      	mov	r1, sl
 8014db2:	47d8      	blx	fp
 8014db4:	9b01      	ldr	r3, [sp, #4]
 8014db6:	e9c5 3300 	strd	r3, r3, [r5]
 8014dba:	200a      	movs	r0, #10
 8014dbc:	b003      	add	sp, #12
 8014dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dc2:	00b4      	lsls	r4, r6, #2
 8014dc4:	68a8      	ldr	r0, [r5, #8]
 8014dc6:	464a      	mov	r2, r9
 8014dc8:	4621      	mov	r1, r4
 8014dca:	4798      	blx	r3
 8014dcc:	60a8      	str	r0, [r5, #8]
 8014dce:	2800      	cmp	r0, #0
 8014dd0:	d0f3      	beq.n	8014dba <rcl_wait_set_resize+0x1e2>
 8014dd2:	4622      	mov	r2, r4
 8014dd4:	4641      	mov	r1, r8
 8014dd6:	f004 fd33 	bl	8019840 <memset>
 8014dda:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ddc:	60ee      	str	r6, [r5, #12]
 8014dde:	f04f 0800 	mov.w	r8, #0
 8014de2:	19f6      	adds	r6, r6, r7
 8014de4:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014de8:	f8c4 8010 	str.w	r8, [r4, #16]
 8014dec:	f43f af54 	beq.w	8014c98 <rcl_wait_set_resize+0xc0>
 8014df0:	00b6      	lsls	r6, r6, #2
 8014df2:	464a      	mov	r2, r9
 8014df4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014df6:	6960      	ldr	r0, [r4, #20]
 8014df8:	4631      	mov	r1, r6
 8014dfa:	4798      	blx	r3
 8014dfc:	4681      	mov	r9, r0
 8014dfe:	6160      	str	r0, [r4, #20]
 8014e00:	2800      	cmp	r0, #0
 8014e02:	d076      	beq.n	8014ef2 <rcl_wait_set_resize+0x31a>
 8014e04:	4632      	mov	r2, r6
 8014e06:	4641      	mov	r1, r8
 8014e08:	f004 fd1a 	bl	8019840 <memset>
 8014e0c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e0e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014e12:	e74a      	b.n	8014caa <rcl_wait_set_resize+0xd2>
 8014e14:	00bc      	lsls	r4, r7, #2
 8014e16:	6928      	ldr	r0, [r5, #16]
 8014e18:	464a      	mov	r2, r9
 8014e1a:	4621      	mov	r1, r4
 8014e1c:	47c0      	blx	r8
 8014e1e:	6128      	str	r0, [r5, #16]
 8014e20:	2800      	cmp	r0, #0
 8014e22:	d0ca      	beq.n	8014dba <rcl_wait_set_resize+0x1e2>
 8014e24:	4622      	mov	r2, r4
 8014e26:	4631      	mov	r1, r6
 8014e28:	f004 fd0a 	bl	8019840 <memset>
 8014e2c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e2e:	616f      	str	r7, [r5, #20]
 8014e30:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014e34:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014e38:	e749      	b.n	8014cce <rcl_wait_set_resize+0xf6>
 8014e3a:	009c      	lsls	r4, r3, #2
 8014e3c:	69a8      	ldr	r0, [r5, #24]
 8014e3e:	464a      	mov	r2, r9
 8014e40:	4621      	mov	r1, r4
 8014e42:	47c0      	blx	r8
 8014e44:	61a8      	str	r0, [r5, #24]
 8014e46:	2800      	cmp	r0, #0
 8014e48:	d0b7      	beq.n	8014dba <rcl_wait_set_resize+0x1e2>
 8014e4a:	4622      	mov	r2, r4
 8014e4c:	4631      	mov	r1, r6
 8014e4e:	f004 fcf7 	bl	8019840 <memset>
 8014e52:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8014e54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014e56:	61eb      	str	r3, [r5, #28]
 8014e58:	6a38      	ldr	r0, [r7, #32]
 8014e5a:	61fe      	str	r6, [r7, #28]
 8014e5c:	464a      	mov	r2, r9
 8014e5e:	4621      	mov	r1, r4
 8014e60:	47c0      	blx	r8
 8014e62:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e64:	6238      	str	r0, [r7, #32]
 8014e66:	6a1f      	ldr	r7, [r3, #32]
 8014e68:	2f00      	cmp	r7, #0
 8014e6a:	d054      	beq.n	8014f16 <rcl_wait_set_resize+0x33e>
 8014e6c:	4622      	mov	r2, r4
 8014e6e:	4631      	mov	r1, r6
 8014e70:	4638      	mov	r0, r7
 8014e72:	f004 fce5 	bl	8019840 <memset>
 8014e76:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e78:	e73f      	b.n	8014cfa <rcl_wait_set_resize+0x122>
 8014e7a:	6a28      	ldr	r0, [r5, #32]
 8014e7c:	b120      	cbz	r0, 8014e88 <rcl_wait_set_resize+0x2b0>
 8014e7e:	4639      	mov	r1, r7
 8014e80:	47c0      	blx	r8
 8014e82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014e84:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e86:	622b      	str	r3, [r5, #32]
 8014e88:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014e8a:	2800      	cmp	r0, #0
 8014e8c:	f43f af60 	beq.w	8014d50 <rcl_wait_set_resize+0x178>
 8014e90:	4639      	mov	r1, r7
 8014e92:	47c0      	blx	r8
 8014e94:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e96:	2300      	movs	r3, #0
 8014e98:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8014e9c:	e758      	b.n	8014d50 <rcl_wait_set_resize+0x178>
 8014e9e:	009c      	lsls	r4, r3, #2
 8014ea0:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014ea2:	463a      	mov	r2, r7
 8014ea4:	4621      	mov	r1, r4
 8014ea6:	47c8      	blx	r9
 8014ea8:	62a8      	str	r0, [r5, #40]	@ 0x28
 8014eaa:	2800      	cmp	r0, #0
 8014eac:	d085      	beq.n	8014dba <rcl_wait_set_resize+0x1e2>
 8014eae:	4622      	mov	r2, r4
 8014eb0:	4631      	mov	r1, r6
 8014eb2:	f004 fcc5 	bl	8019840 <memset>
 8014eb6:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8014eba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ebc:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8014ebe:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8014ec2:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8014ec6:	463a      	mov	r2, r7
 8014ec8:	4621      	mov	r1, r4
 8014eca:	47c8      	blx	r9
 8014ecc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014ece:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8014ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ed4:	b36b      	cbz	r3, 8014f32 <rcl_wait_set_resize+0x35a>
 8014ed6:	4622      	mov	r2, r4
 8014ed8:	4631      	mov	r1, r6
 8014eda:	4618      	mov	r0, r3
 8014edc:	f004 fcb0 	bl	8019840 <memset>
 8014ee0:	4630      	mov	r0, r6
 8014ee2:	b003      	add	sp, #12
 8014ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ee8:	200b      	movs	r0, #11
 8014eea:	4770      	bx	lr
 8014eec:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014ef0:	e764      	b.n	8014dbc <rcl_wait_set_resize+0x1e4>
 8014ef2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014ef4:	68a8      	ldr	r0, [r5, #8]
 8014ef6:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014efa:	4798      	blx	r3
 8014efc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014efe:	6928      	ldr	r0, [r5, #16]
 8014f00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014f02:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014f04:	f8c5 900c 	str.w	r9, [r5, #12]
 8014f08:	f8c5 9008 	str.w	r9, [r5, #8]
 8014f0c:	4790      	blx	r2
 8014f0e:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8014f12:	200a      	movs	r0, #10
 8014f14:	e752      	b.n	8014dbc <rcl_wait_set_resize+0x1e4>
 8014f16:	69a8      	ldr	r0, [r5, #24]
 8014f18:	4649      	mov	r1, r9
 8014f1a:	47d0      	blx	sl
 8014f1c:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8014f20:	200a      	movs	r0, #10
 8014f22:	e74b      	b.n	8014dbc <rcl_wait_set_resize+0x1e4>
 8014f24:	6a28      	ldr	r0, [r5, #32]
 8014f26:	4639      	mov	r1, r7
 8014f28:	47c0      	blx	r8
 8014f2a:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8014f2e:	200a      	movs	r0, #10
 8014f30:	e744      	b.n	8014dbc <rcl_wait_set_resize+0x1e4>
 8014f32:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014f34:	9301      	str	r3, [sp, #4]
 8014f36:	4639      	mov	r1, r7
 8014f38:	47c0      	blx	r8
 8014f3a:	9b01      	ldr	r3, [sp, #4]
 8014f3c:	200a      	movs	r0, #10
 8014f3e:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014f42:	e73b      	b.n	8014dbc <rcl_wait_set_resize+0x1e4>

08014f44 <rcl_wait_set_init>:
 8014f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f48:	b084      	sub	sp, #16
 8014f4a:	4604      	mov	r4, r0
 8014f4c:	a810      	add	r0, sp, #64	@ 0x40
 8014f4e:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8014f52:	460f      	mov	r7, r1
 8014f54:	4690      	mov	r8, r2
 8014f56:	4699      	mov	r9, r3
 8014f58:	f7f8 f9ac 	bl	800d2b4 <rcutils_allocator_is_valid>
 8014f5c:	2800      	cmp	r0, #0
 8014f5e:	d06b      	beq.n	8015038 <rcl_wait_set_init+0xf4>
 8014f60:	2c00      	cmp	r4, #0
 8014f62:	d069      	beq.n	8015038 <rcl_wait_set_init+0xf4>
 8014f64:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014f66:	b125      	cbz	r5, 8014f72 <rcl_wait_set_init+0x2e>
 8014f68:	2564      	movs	r5, #100	@ 0x64
 8014f6a:	4628      	mov	r0, r5
 8014f6c:	b004      	add	sp, #16
 8014f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f72:	f1ba 0f00 	cmp.w	sl, #0
 8014f76:	d05f      	beq.n	8015038 <rcl_wait_set_init+0xf4>
 8014f78:	4650      	mov	r0, sl
 8014f7a:	f7fe fc89 	bl	8013890 <rcl_context_is_valid>
 8014f7e:	2800      	cmp	r0, #0
 8014f80:	d067      	beq.n	8015052 <rcl_wait_set_init+0x10e>
 8014f82:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014f84:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8014f86:	205c      	movs	r0, #92	@ 0x5c
 8014f88:	4798      	blx	r3
 8014f8a:	6320      	str	r0, [r4, #48]	@ 0x30
 8014f8c:	2800      	cmp	r0, #0
 8014f8e:	d062      	beq.n	8015056 <rcl_wait_set_init+0x112>
 8014f90:	4629      	mov	r1, r5
 8014f92:	225c      	movs	r2, #92	@ 0x5c
 8014f94:	f004 fc54 	bl	8019840 <memset>
 8014f98:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8014f9c:	eb03 0e02 	add.w	lr, r3, r2
 8014fa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014fa2:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8014fa4:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014fa8:	449e      	add	lr, r3
 8014faa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014fae:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8014fb2:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8014fb6:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8014fba:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8014fbe:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8014fc2:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8014fc6:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8014fca:	f8da a000 	ldr.w	sl, [sl]
 8014fce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014fd0:	44c6      	add	lr, r8
 8014fd2:	f8dc 3000 	ldr.w	r3, [ip]
 8014fd6:	602b      	str	r3, [r5, #0]
 8014fd8:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8014fdc:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8014fe0:	f002 f9ec 	bl	80173bc <rmw_create_wait_set>
 8014fe4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fe6:	63f0      	str	r0, [r6, #60]	@ 0x3c
 8014fe8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014fea:	b350      	cbz	r0, 8015042 <rcl_wait_set_init+0xfe>
 8014fec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fee:	9302      	str	r3, [sp, #8]
 8014ff0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ff2:	9301      	str	r3, [sp, #4]
 8014ff4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ff6:	9300      	str	r3, [sp, #0]
 8014ff8:	4642      	mov	r2, r8
 8014ffa:	464b      	mov	r3, r9
 8014ffc:	4639      	mov	r1, r7
 8014ffe:	4620      	mov	r0, r4
 8015000:	f7ff fdea 	bl	8014bd8 <rcl_wait_set_resize>
 8015004:	4605      	mov	r5, r0
 8015006:	2800      	cmp	r0, #0
 8015008:	d0af      	beq.n	8014f6a <rcl_wait_set_init+0x26>
 801500a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801500c:	bb2b      	cbnz	r3, 801505a <rcl_wait_set_init+0x116>
 801500e:	2600      	movs	r6, #0
 8015010:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8015014:	9600      	str	r6, [sp, #0]
 8015016:	4633      	mov	r3, r6
 8015018:	4632      	mov	r2, r6
 801501a:	4631      	mov	r1, r6
 801501c:	4620      	mov	r0, r4
 801501e:	f7ff fddb 	bl	8014bd8 <rcl_wait_set_resize>
 8015022:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015024:	2800      	cmp	r0, #0
 8015026:	d0a0      	beq.n	8014f6a <rcl_wait_set_init+0x26>
 8015028:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 801502a:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 801502c:	4798      	blx	r3
 801502e:	4628      	mov	r0, r5
 8015030:	6326      	str	r6, [r4, #48]	@ 0x30
 8015032:	b004      	add	sp, #16
 8015034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015038:	250b      	movs	r5, #11
 801503a:	4628      	mov	r0, r5
 801503c:	b004      	add	sp, #16
 801503e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015042:	2501      	movs	r5, #1
 8015044:	f002 f9c4 	bl	80173d0 <rmw_destroy_wait_set>
 8015048:	2800      	cmp	r0, #0
 801504a:	bf18      	it	ne
 801504c:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8015050:	e7dd      	b.n	801500e <rcl_wait_set_init+0xca>
 8015052:	2565      	movs	r5, #101	@ 0x65
 8015054:	e789      	b.n	8014f6a <rcl_wait_set_init+0x26>
 8015056:	250a      	movs	r5, #10
 8015058:	e787      	b.n	8014f6a <rcl_wait_set_init+0x26>
 801505a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801505c:	e7f2      	b.n	8015044 <rcl_wait_set_init+0x100>
 801505e:	bf00      	nop

08015060 <rcl_wait_set_add_guard_condition>:
 8015060:	b318      	cbz	r0, 80150aa <rcl_wait_set_add_guard_condition+0x4a>
 8015062:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015064:	b570      	push	{r4, r5, r6, lr}
 8015066:	4604      	mov	r4, r0
 8015068:	b30b      	cbz	r3, 80150ae <rcl_wait_set_add_guard_condition+0x4e>
 801506a:	b319      	cbz	r1, 80150b4 <rcl_wait_set_add_guard_condition+0x54>
 801506c:	68dd      	ldr	r5, [r3, #12]
 801506e:	68c0      	ldr	r0, [r0, #12]
 8015070:	4285      	cmp	r5, r0
 8015072:	d217      	bcs.n	80150a4 <rcl_wait_set_add_guard_condition+0x44>
 8015074:	68a0      	ldr	r0, [r4, #8]
 8015076:	1c6e      	adds	r6, r5, #1
 8015078:	60de      	str	r6, [r3, #12]
 801507a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801507e:	b102      	cbz	r2, 8015082 <rcl_wait_set_add_guard_condition+0x22>
 8015080:	6015      	str	r5, [r2, #0]
 8015082:	4608      	mov	r0, r1
 8015084:	f003 fd7e 	bl	8018b84 <rcl_guard_condition_get_rmw_handle>
 8015088:	b150      	cbz	r0, 80150a0 <rcl_wait_set_add_guard_condition+0x40>
 801508a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801508c:	6842      	ldr	r2, [r0, #4]
 801508e:	695b      	ldr	r3, [r3, #20]
 8015090:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015094:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015096:	6913      	ldr	r3, [r2, #16]
 8015098:	3301      	adds	r3, #1
 801509a:	2000      	movs	r0, #0
 801509c:	6113      	str	r3, [r2, #16]
 801509e:	bd70      	pop	{r4, r5, r6, pc}
 80150a0:	2001      	movs	r0, #1
 80150a2:	bd70      	pop	{r4, r5, r6, pc}
 80150a4:	f240 3086 	movw	r0, #902	@ 0x386
 80150a8:	bd70      	pop	{r4, r5, r6, pc}
 80150aa:	200b      	movs	r0, #11
 80150ac:	4770      	bx	lr
 80150ae:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80150b2:	bd70      	pop	{r4, r5, r6, pc}
 80150b4:	200b      	movs	r0, #11
 80150b6:	bd70      	pop	{r4, r5, r6, pc}

080150b8 <rcl_wait_set_add_timer>:
 80150b8:	b328      	cbz	r0, 8015106 <rcl_wait_set_add_timer+0x4e>
 80150ba:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80150bc:	b570      	push	{r4, r5, r6, lr}
 80150be:	4604      	mov	r4, r0
 80150c0:	b31b      	cbz	r3, 801510a <rcl_wait_set_add_timer+0x52>
 80150c2:	b329      	cbz	r1, 8015110 <rcl_wait_set_add_timer+0x58>
 80150c4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80150c6:	6965      	ldr	r5, [r4, #20]
 80150c8:	42a8      	cmp	r0, r5
 80150ca:	d219      	bcs.n	8015100 <rcl_wait_set_add_timer+0x48>
 80150cc:	6925      	ldr	r5, [r4, #16]
 80150ce:	1c46      	adds	r6, r0, #1
 80150d0:	641e      	str	r6, [r3, #64]	@ 0x40
 80150d2:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80150d6:	b102      	cbz	r2, 80150da <rcl_wait_set_add_timer+0x22>
 80150d8:	6010      	str	r0, [r2, #0]
 80150da:	4608      	mov	r0, r1
 80150dc:	f7ff fc10 	bl	8014900 <rcl_timer_get_guard_condition>
 80150e0:	b168      	cbz	r0, 80150fe <rcl_wait_set_add_timer+0x46>
 80150e2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80150e4:	68e3      	ldr	r3, [r4, #12]
 80150e6:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80150e8:	3b01      	subs	r3, #1
 80150ea:	441d      	add	r5, r3
 80150ec:	f003 fd4a 	bl	8018b84 <rcl_guard_condition_get_rmw_handle>
 80150f0:	b180      	cbz	r0, 8015114 <rcl_wait_set_add_timer+0x5c>
 80150f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150f4:	6842      	ldr	r2, [r0, #4]
 80150f6:	695b      	ldr	r3, [r3, #20]
 80150f8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80150fc:	2000      	movs	r0, #0
 80150fe:	bd70      	pop	{r4, r5, r6, pc}
 8015100:	f240 3086 	movw	r0, #902	@ 0x386
 8015104:	bd70      	pop	{r4, r5, r6, pc}
 8015106:	200b      	movs	r0, #11
 8015108:	4770      	bx	lr
 801510a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801510e:	bd70      	pop	{r4, r5, r6, pc}
 8015110:	200b      	movs	r0, #11
 8015112:	bd70      	pop	{r4, r5, r6, pc}
 8015114:	2001      	movs	r0, #1
 8015116:	bd70      	pop	{r4, r5, r6, pc}

08015118 <rcl_wait_set_add_client>:
 8015118:	b318      	cbz	r0, 8015162 <rcl_wait_set_add_client+0x4a>
 801511a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801511c:	b570      	push	{r4, r5, r6, lr}
 801511e:	4604      	mov	r4, r0
 8015120:	b30b      	cbz	r3, 8015166 <rcl_wait_set_add_client+0x4e>
 8015122:	b319      	cbz	r1, 801516c <rcl_wait_set_add_client+0x54>
 8015124:	699d      	ldr	r5, [r3, #24]
 8015126:	69c0      	ldr	r0, [r0, #28]
 8015128:	4285      	cmp	r5, r0
 801512a:	d217      	bcs.n	801515c <rcl_wait_set_add_client+0x44>
 801512c:	69a0      	ldr	r0, [r4, #24]
 801512e:	1c6e      	adds	r6, r5, #1
 8015130:	619e      	str	r6, [r3, #24]
 8015132:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015136:	b102      	cbz	r2, 801513a <rcl_wait_set_add_client+0x22>
 8015138:	6015      	str	r5, [r2, #0]
 801513a:	4608      	mov	r0, r1
 801513c:	f7fe fafc 	bl	8013738 <rcl_client_get_rmw_handle>
 8015140:	b150      	cbz	r0, 8015158 <rcl_wait_set_add_client+0x40>
 8015142:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015144:	6842      	ldr	r2, [r0, #4]
 8015146:	6a1b      	ldr	r3, [r3, #32]
 8015148:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801514c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801514e:	69d3      	ldr	r3, [r2, #28]
 8015150:	3301      	adds	r3, #1
 8015152:	2000      	movs	r0, #0
 8015154:	61d3      	str	r3, [r2, #28]
 8015156:	bd70      	pop	{r4, r5, r6, pc}
 8015158:	2001      	movs	r0, #1
 801515a:	bd70      	pop	{r4, r5, r6, pc}
 801515c:	f240 3086 	movw	r0, #902	@ 0x386
 8015160:	bd70      	pop	{r4, r5, r6, pc}
 8015162:	200b      	movs	r0, #11
 8015164:	4770      	bx	lr
 8015166:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801516a:	bd70      	pop	{r4, r5, r6, pc}
 801516c:	200b      	movs	r0, #11
 801516e:	bd70      	pop	{r4, r5, r6, pc}

08015170 <rcl_wait_set_add_service>:
 8015170:	b318      	cbz	r0, 80151ba <rcl_wait_set_add_service+0x4a>
 8015172:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015174:	b570      	push	{r4, r5, r6, lr}
 8015176:	4604      	mov	r4, r0
 8015178:	b30b      	cbz	r3, 80151be <rcl_wait_set_add_service+0x4e>
 801517a:	b319      	cbz	r1, 80151c4 <rcl_wait_set_add_service+0x54>
 801517c:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801517e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015180:	4285      	cmp	r5, r0
 8015182:	d217      	bcs.n	80151b4 <rcl_wait_set_add_service+0x44>
 8015184:	6a20      	ldr	r0, [r4, #32]
 8015186:	1c6e      	adds	r6, r5, #1
 8015188:	625e      	str	r6, [r3, #36]	@ 0x24
 801518a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801518e:	b102      	cbz	r2, 8015192 <rcl_wait_set_add_service+0x22>
 8015190:	6015      	str	r5, [r2, #0]
 8015192:	4608      	mov	r0, r1
 8015194:	f7fe ff3e 	bl	8014014 <rcl_service_get_rmw_handle>
 8015198:	b150      	cbz	r0, 80151b0 <rcl_wait_set_add_service+0x40>
 801519a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801519c:	6842      	ldr	r2, [r0, #4]
 801519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151a0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80151a4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80151a6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80151a8:	3301      	adds	r3, #1
 80151aa:	2000      	movs	r0, #0
 80151ac:	6293      	str	r3, [r2, #40]	@ 0x28
 80151ae:	bd70      	pop	{r4, r5, r6, pc}
 80151b0:	2001      	movs	r0, #1
 80151b2:	bd70      	pop	{r4, r5, r6, pc}
 80151b4:	f240 3086 	movw	r0, #902	@ 0x386
 80151b8:	bd70      	pop	{r4, r5, r6, pc}
 80151ba:	200b      	movs	r0, #11
 80151bc:	4770      	bx	lr
 80151be:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80151c2:	bd70      	pop	{r4, r5, r6, pc}
 80151c4:	200b      	movs	r0, #11
 80151c6:	bd70      	pop	{r4, r5, r6, pc}

080151c8 <rcl_wait>:
 80151c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151cc:	ed2d 8b02 	vpush	{d8}
 80151d0:	b08d      	sub	sp, #52	@ 0x34
 80151d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80151d6:	2800      	cmp	r0, #0
 80151d8:	f000 8143 	beq.w	8015462 <rcl_wait+0x29a>
 80151dc:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80151de:	4605      	mov	r5, r0
 80151e0:	2e00      	cmp	r6, #0
 80151e2:	f000 8112 	beq.w	801540a <rcl_wait+0x242>
 80151e6:	6843      	ldr	r3, [r0, #4]
 80151e8:	b983      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151ea:	68eb      	ldr	r3, [r5, #12]
 80151ec:	b973      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151ee:	696b      	ldr	r3, [r5, #20]
 80151f0:	b963      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151f2:	69eb      	ldr	r3, [r5, #28]
 80151f4:	b953      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151f6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80151f8:	b943      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151fa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80151fc:	b933      	cbnz	r3, 801520c <rcl_wait+0x44>
 80151fe:	f240 3085 	movw	r0, #901	@ 0x385
 8015202:	b00d      	add	sp, #52	@ 0x34
 8015204:	ecbd 8b02 	vpop	{d8}
 8015208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801520c:	9b04      	ldr	r3, [sp, #16]
 801520e:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8015210:	2b01      	cmp	r3, #1
 8015212:	9b05      	ldr	r3, [sp, #20]
 8015214:	f173 0300 	sbcs.w	r3, r3, #0
 8015218:	f2c0 80f0 	blt.w	80153fc <rcl_wait+0x234>
 801521c:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015220:	4643      	mov	r3, r8
 8015222:	2a00      	cmp	r2, #0
 8015224:	f000 8133 	beq.w	801548e <rcl_wait+0x2c6>
 8015228:	2400      	movs	r4, #0
 801522a:	4613      	mov	r3, r2
 801522c:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 80154a0 <rcl_wait+0x2d8>
 8015230:	46a2      	mov	sl, r4
 8015232:	46a3      	mov	fp, r4
 8015234:	f240 3921 	movw	r9, #801	@ 0x321
 8015238:	4632      	mov	r2, r6
 801523a:	e014      	b.n	8015266 <rcl_wait+0x9e>
 801523c:	2800      	cmp	r0, #0
 801523e:	d1e0      	bne.n	8015202 <rcl_wait+0x3a>
 8015240:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015244:	4542      	cmp	r2, r8
 8015246:	eb73 0107 	sbcs.w	r1, r3, r7
 801524a:	da03      	bge.n	8015254 <rcl_wait+0x8c>
 801524c:	4690      	mov	r8, r2
 801524e:	461f      	mov	r7, r3
 8015250:	f04f 0b01 	mov.w	fp, #1
 8015254:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8015256:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015258:	3401      	adds	r4, #1
 801525a:	f14a 0a00 	adc.w	sl, sl, #0
 801525e:	429c      	cmp	r4, r3
 8015260:	f17a 0100 	sbcs.w	r1, sl, #0
 8015264:	d228      	bcs.n	80152b8 <rcl_wait+0xf0>
 8015266:	6928      	ldr	r0, [r5, #16]
 8015268:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801526c:	a908      	add	r1, sp, #32
 801526e:	00a6      	lsls	r6, r4, #2
 8015270:	2800      	cmp	r0, #0
 8015272:	d0f1      	beq.n	8015258 <rcl_wait+0x90>
 8015274:	68eb      	ldr	r3, [r5, #12]
 8015276:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801527a:	4423      	add	r3, r4
 801527c:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8015280:	f1be 0f00 	cmp.w	lr, #0
 8015284:	d006      	beq.n	8015294 <rcl_wait+0xcc>
 8015286:	6913      	ldr	r3, [r2, #16]
 8015288:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801528c:	3301      	adds	r3, #1
 801528e:	6113      	str	r3, [r2, #16]
 8015290:	692b      	ldr	r3, [r5, #16]
 8015292:	5998      	ldr	r0, [r3, r6]
 8015294:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015298:	f7ff fb00 	bl	801489c <rcl_timer_get_time_until_next_call>
 801529c:	4548      	cmp	r0, r9
 801529e:	d1cd      	bne.n	801523c <rcl_wait+0x74>
 80152a0:	692b      	ldr	r3, [r5, #16]
 80152a2:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80152a4:	2100      	movs	r1, #0
 80152a6:	5199      	str	r1, [r3, r6]
 80152a8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80152aa:	3401      	adds	r4, #1
 80152ac:	f14a 0a00 	adc.w	sl, sl, #0
 80152b0:	429c      	cmp	r4, r3
 80152b2:	f17a 0100 	sbcs.w	r1, sl, #0
 80152b6:	d3d6      	bcc.n	8015266 <rcl_wait+0x9e>
 80152b8:	4616      	mov	r6, r2
 80152ba:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80152be:	4313      	orrs	r3, r2
 80152c0:	46d9      	mov	r9, fp
 80152c2:	f040 80a9 	bne.w	8015418 <rcl_wait+0x250>
 80152c6:	2300      	movs	r3, #0
 80152c8:	2200      	movs	r2, #0
 80152ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80152ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80152d2:	ab08      	add	r3, sp, #32
 80152d4:	9302      	str	r3, [sp, #8]
 80152d6:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 80152d8:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 80152dc:	e9cd 3200 	strd	r3, r2, [sp]
 80152e0:	f106 0110 	add.w	r1, r6, #16
 80152e4:	f106 031c 	add.w	r3, r6, #28
 80152e8:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 80152ec:	1d30      	adds	r0, r6, #4
 80152ee:	f001 feed 	bl	80170cc <rmw_wait>
 80152f2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80152f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80152f6:	4680      	mov	r8, r0
 80152f8:	b1ca      	cbz	r2, 801532e <rcl_wait+0x166>
 80152fa:	2400      	movs	r4, #0
 80152fc:	4627      	mov	r7, r4
 80152fe:	692a      	ldr	r2, [r5, #16]
 8015300:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8015304:	f10d 011f 	add.w	r1, sp, #31
 8015308:	00a6      	lsls	r6, r4, #2
 801530a:	b160      	cbz	r0, 8015326 <rcl_wait+0x15e>
 801530c:	f88d 701f 	strb.w	r7, [sp, #31]
 8015310:	f7ff fa8a 	bl	8014828 <rcl_timer_is_ready>
 8015314:	2800      	cmp	r0, #0
 8015316:	f47f af74 	bne.w	8015202 <rcl_wait+0x3a>
 801531a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801531e:	b90b      	cbnz	r3, 8015324 <rcl_wait+0x15c>
 8015320:	692a      	ldr	r2, [r5, #16]
 8015322:	5193      	str	r3, [r2, r6]
 8015324:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015328:	3401      	adds	r4, #1
 801532a:	42a2      	cmp	r2, r4
 801532c:	d8e7      	bhi.n	80152fe <rcl_wait+0x136>
 801532e:	f038 0002 	bics.w	r0, r8, #2
 8015332:	f040 8090 	bne.w	8015456 <rcl_wait+0x28e>
 8015336:	686e      	ldr	r6, [r5, #4]
 8015338:	4602      	mov	r2, r0
 801533a:	b91e      	cbnz	r6, 8015344 <rcl_wait+0x17c>
 801533c:	e00d      	b.n	801535a <rcl_wait+0x192>
 801533e:	3201      	adds	r2, #1
 8015340:	42b2      	cmp	r2, r6
 8015342:	d00a      	beq.n	801535a <rcl_wait+0x192>
 8015344:	6899      	ldr	r1, [r3, #8]
 8015346:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801534a:	2900      	cmp	r1, #0
 801534c:	d1f7      	bne.n	801533e <rcl_wait+0x176>
 801534e:	682c      	ldr	r4, [r5, #0]
 8015350:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015354:	3201      	adds	r2, #1
 8015356:	42b2      	cmp	r2, r6
 8015358:	d1f4      	bne.n	8015344 <rcl_wait+0x17c>
 801535a:	68ee      	ldr	r6, [r5, #12]
 801535c:	2200      	movs	r2, #0
 801535e:	b91e      	cbnz	r6, 8015368 <rcl_wait+0x1a0>
 8015360:	e00d      	b.n	801537e <rcl_wait+0x1b6>
 8015362:	3201      	adds	r2, #1
 8015364:	42b2      	cmp	r2, r6
 8015366:	d00a      	beq.n	801537e <rcl_wait+0x1b6>
 8015368:	6959      	ldr	r1, [r3, #20]
 801536a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801536e:	2900      	cmp	r1, #0
 8015370:	d1f7      	bne.n	8015362 <rcl_wait+0x19a>
 8015372:	68ac      	ldr	r4, [r5, #8]
 8015374:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015378:	3201      	adds	r2, #1
 801537a:	42b2      	cmp	r2, r6
 801537c:	d1f4      	bne.n	8015368 <rcl_wait+0x1a0>
 801537e:	69ee      	ldr	r6, [r5, #28]
 8015380:	2200      	movs	r2, #0
 8015382:	b91e      	cbnz	r6, 801538c <rcl_wait+0x1c4>
 8015384:	e00d      	b.n	80153a2 <rcl_wait+0x1da>
 8015386:	3201      	adds	r2, #1
 8015388:	42b2      	cmp	r2, r6
 801538a:	d00a      	beq.n	80153a2 <rcl_wait+0x1da>
 801538c:	6a19      	ldr	r1, [r3, #32]
 801538e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015392:	2900      	cmp	r1, #0
 8015394:	d1f7      	bne.n	8015386 <rcl_wait+0x1be>
 8015396:	69ac      	ldr	r4, [r5, #24]
 8015398:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801539c:	3201      	adds	r2, #1
 801539e:	42b2      	cmp	r2, r6
 80153a0:	d1f4      	bne.n	801538c <rcl_wait+0x1c4>
 80153a2:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 80153a4:	2200      	movs	r2, #0
 80153a6:	b91e      	cbnz	r6, 80153b0 <rcl_wait+0x1e8>
 80153a8:	e00d      	b.n	80153c6 <rcl_wait+0x1fe>
 80153aa:	3201      	adds	r2, #1
 80153ac:	4296      	cmp	r6, r2
 80153ae:	d00a      	beq.n	80153c6 <rcl_wait+0x1fe>
 80153b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80153b2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80153b6:	2900      	cmp	r1, #0
 80153b8:	d1f7      	bne.n	80153aa <rcl_wait+0x1e2>
 80153ba:	6a2c      	ldr	r4, [r5, #32]
 80153bc:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80153c0:	3201      	adds	r2, #1
 80153c2:	4296      	cmp	r6, r2
 80153c4:	d1f4      	bne.n	80153b0 <rcl_wait+0x1e8>
 80153c6:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 80153c8:	2200      	movs	r2, #0
 80153ca:	b91e      	cbnz	r6, 80153d4 <rcl_wait+0x20c>
 80153cc:	e00d      	b.n	80153ea <rcl_wait+0x222>
 80153ce:	3201      	adds	r2, #1
 80153d0:	42b2      	cmp	r2, r6
 80153d2:	d00a      	beq.n	80153ea <rcl_wait+0x222>
 80153d4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80153d6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80153da:	2900      	cmp	r1, #0
 80153dc:	d1f7      	bne.n	80153ce <rcl_wait+0x206>
 80153de:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80153e0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80153e4:	3201      	adds	r2, #1
 80153e6:	42b2      	cmp	r2, r6
 80153e8:	d1f4      	bne.n	80153d4 <rcl_wait+0x20c>
 80153ea:	f1b8 0f02 	cmp.w	r8, #2
 80153ee:	f47f af08 	bne.w	8015202 <rcl_wait+0x3a>
 80153f2:	464b      	mov	r3, r9
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	bf08      	it	eq
 80153f8:	2002      	moveq	r0, #2
 80153fa:	e702      	b.n	8015202 <rcl_wait+0x3a>
 80153fc:	2a00      	cmp	r2, #0
 80153fe:	d03a      	beq.n	8015476 <rcl_wait+0x2ae>
 8015400:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015404:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015408:	e70e      	b.n	8015228 <rcl_wait+0x60>
 801540a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801540e:	b00d      	add	sp, #52	@ 0x34
 8015410:	ecbd 8b02 	vpop	{d8}
 8015414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015418:	9b04      	ldr	r3, [sp, #16]
 801541a:	2b01      	cmp	r3, #1
 801541c:	9b05      	ldr	r3, [sp, #20]
 801541e:	f173 0300 	sbcs.w	r3, r3, #0
 8015422:	db24      	blt.n	801546e <rcl_wait+0x2a6>
 8015424:	2f00      	cmp	r7, #0
 8015426:	bfbc      	itt	lt
 8015428:	f04f 0800 	movlt.w	r8, #0
 801542c:	4647      	movlt	r7, r8
 801542e:	a31e      	add	r3, pc, #120	@ (adr r3, 80154a8 <rcl_wait+0x2e0>)
 8015430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015434:	4640      	mov	r0, r8
 8015436:	4639      	mov	r1, r7
 8015438:	f7eb f916 	bl	8000668 <__aeabi_ldivmod>
 801543c:	a31a      	add	r3, pc, #104	@ (adr r3, 80154a8 <rcl_wait+0x2e0>)
 801543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015442:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015446:	4640      	mov	r0, r8
 8015448:	4639      	mov	r1, r7
 801544a:	f7eb f90d 	bl	8000668 <__aeabi_ldivmod>
 801544e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015452:	ab08      	add	r3, sp, #32
 8015454:	e73e      	b.n	80152d4 <rcl_wait+0x10c>
 8015456:	2001      	movs	r0, #1
 8015458:	b00d      	add	sp, #52	@ 0x34
 801545a:	ecbd 8b02 	vpop	{d8}
 801545e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015462:	200b      	movs	r0, #11
 8015464:	b00d      	add	sp, #52	@ 0x34
 8015466:	ecbd 8b02 	vpop	{d8}
 801546a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801546e:	465b      	mov	r3, fp
 8015470:	2b00      	cmp	r3, #0
 8015472:	d1d7      	bne.n	8015424 <rcl_wait+0x25c>
 8015474:	e72e      	b.n	80152d4 <rcl_wait+0x10c>
 8015476:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801547a:	430b      	orrs	r3, r1
 801547c:	bf08      	it	eq
 801547e:	4691      	moveq	r9, r2
 8015480:	f43f af21 	beq.w	80152c6 <rcl_wait+0xfe>
 8015484:	9b04      	ldr	r3, [sp, #16]
 8015486:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801548a:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801548e:	2b01      	cmp	r3, #1
 8015490:	9b05      	ldr	r3, [sp, #20]
 8015492:	f173 0300 	sbcs.w	r3, r3, #0
 8015496:	f04f 0300 	mov.w	r3, #0
 801549a:	4699      	mov	r9, r3
 801549c:	dac2      	bge.n	8015424 <rcl_wait+0x25c>
 801549e:	e719      	b.n	80152d4 <rcl_wait+0x10c>
 80154a0:	ffffffff 	.word	0xffffffff
 80154a4:	7fffffff 	.word	0x7fffffff
 80154a8:	3b9aca00 	.word	0x3b9aca00
 80154ac:	00000000 	.word	0x00000000

080154b0 <rcl_action_take_goal_response>:
 80154b0:	2800      	cmp	r0, #0
 80154b2:	d039      	beq.n	8015528 <rcl_action_take_goal_response+0x78>
 80154b4:	b570      	push	{r4, r5, r6, lr}
 80154b6:	4604      	mov	r4, r0
 80154b8:	6800      	ldr	r0, [r0, #0]
 80154ba:	b380      	cbz	r0, 801551e <rcl_action_take_goal_response+0x6e>
 80154bc:	460d      	mov	r5, r1
 80154be:	4616      	mov	r6, r2
 80154c0:	f7fe f9be 	bl	8013840 <rcl_client_is_valid>
 80154c4:	b330      	cbz	r0, 8015514 <rcl_action_take_goal_response+0x64>
 80154c6:	6820      	ldr	r0, [r4, #0]
 80154c8:	3004      	adds	r0, #4
 80154ca:	f7fe f9b9 	bl	8013840 <rcl_client_is_valid>
 80154ce:	b308      	cbz	r0, 8015514 <rcl_action_take_goal_response+0x64>
 80154d0:	6820      	ldr	r0, [r4, #0]
 80154d2:	3008      	adds	r0, #8
 80154d4:	f7fe f9b4 	bl	8013840 <rcl_client_is_valid>
 80154d8:	b1e0      	cbz	r0, 8015514 <rcl_action_take_goal_response+0x64>
 80154da:	6820      	ldr	r0, [r4, #0]
 80154dc:	300c      	adds	r0, #12
 80154de:	f7fe fe5f 	bl	80141a0 <rcl_subscription_is_valid>
 80154e2:	b1b8      	cbz	r0, 8015514 <rcl_action_take_goal_response+0x64>
 80154e4:	6820      	ldr	r0, [r4, #0]
 80154e6:	3010      	adds	r0, #16
 80154e8:	f7fe fe5a 	bl	80141a0 <rcl_subscription_is_valid>
 80154ec:	b190      	cbz	r0, 8015514 <rcl_action_take_goal_response+0x64>
 80154ee:	b1cd      	cbz	r5, 8015524 <rcl_action_take_goal_response+0x74>
 80154f0:	b1c6      	cbz	r6, 8015524 <rcl_action_take_goal_response+0x74>
 80154f2:	6820      	ldr	r0, [r4, #0]
 80154f4:	4632      	mov	r2, r6
 80154f6:	4629      	mov	r1, r5
 80154f8:	f7fe f95a 	bl	80137b0 <rcl_take_response>
 80154fc:	b148      	cbz	r0, 8015512 <rcl_action_take_goal_response+0x62>
 80154fe:	280a      	cmp	r0, #10
 8015500:	d007      	beq.n	8015512 <rcl_action_take_goal_response+0x62>
 8015502:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015506:	f640 0337 	movw	r3, #2103	@ 0x837
 801550a:	4290      	cmp	r0, r2
 801550c:	bf0c      	ite	eq
 801550e:	4618      	moveq	r0, r3
 8015510:	2001      	movne	r0, #1
 8015512:	bd70      	pop	{r4, r5, r6, pc}
 8015514:	f7f7 fef4 	bl	800d300 <rcutils_reset_error>
 8015518:	f640 0036 	movw	r0, #2102	@ 0x836
 801551c:	bd70      	pop	{r4, r5, r6, pc}
 801551e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015522:	bd70      	pop	{r4, r5, r6, pc}
 8015524:	200b      	movs	r0, #11
 8015526:	bd70      	pop	{r4, r5, r6, pc}
 8015528:	f640 0036 	movw	r0, #2102	@ 0x836
 801552c:	4770      	bx	lr
 801552e:	bf00      	nop

08015530 <rcl_action_send_result_request>:
 8015530:	b390      	cbz	r0, 8015598 <rcl_action_send_result_request+0x68>
 8015532:	b570      	push	{r4, r5, r6, lr}
 8015534:	4604      	mov	r4, r0
 8015536:	6800      	ldr	r0, [r0, #0]
 8015538:	b348      	cbz	r0, 801558e <rcl_action_send_result_request+0x5e>
 801553a:	460d      	mov	r5, r1
 801553c:	4616      	mov	r6, r2
 801553e:	f7fe f97f 	bl	8013840 <rcl_client_is_valid>
 8015542:	b1f8      	cbz	r0, 8015584 <rcl_action_send_result_request+0x54>
 8015544:	6820      	ldr	r0, [r4, #0]
 8015546:	3004      	adds	r0, #4
 8015548:	f7fe f97a 	bl	8013840 <rcl_client_is_valid>
 801554c:	b1d0      	cbz	r0, 8015584 <rcl_action_send_result_request+0x54>
 801554e:	6820      	ldr	r0, [r4, #0]
 8015550:	3008      	adds	r0, #8
 8015552:	f7fe f975 	bl	8013840 <rcl_client_is_valid>
 8015556:	b1a8      	cbz	r0, 8015584 <rcl_action_send_result_request+0x54>
 8015558:	6820      	ldr	r0, [r4, #0]
 801555a:	300c      	adds	r0, #12
 801555c:	f7fe fe20 	bl	80141a0 <rcl_subscription_is_valid>
 8015560:	b180      	cbz	r0, 8015584 <rcl_action_send_result_request+0x54>
 8015562:	6820      	ldr	r0, [r4, #0]
 8015564:	3010      	adds	r0, #16
 8015566:	f7fe fe1b 	bl	80141a0 <rcl_subscription_is_valid>
 801556a:	b158      	cbz	r0, 8015584 <rcl_action_send_result_request+0x54>
 801556c:	b195      	cbz	r5, 8015594 <rcl_action_send_result_request+0x64>
 801556e:	b18e      	cbz	r6, 8015594 <rcl_action_send_result_request+0x64>
 8015570:	6820      	ldr	r0, [r4, #0]
 8015572:	4632      	mov	r2, r6
 8015574:	4629      	mov	r1, r5
 8015576:	3008      	adds	r0, #8
 8015578:	f7fe f8e4 	bl	8013744 <rcl_send_request>
 801557c:	3800      	subs	r0, #0
 801557e:	bf18      	it	ne
 8015580:	2001      	movne	r0, #1
 8015582:	bd70      	pop	{r4, r5, r6, pc}
 8015584:	f7f7 febc 	bl	800d300 <rcutils_reset_error>
 8015588:	f640 0036 	movw	r0, #2102	@ 0x836
 801558c:	bd70      	pop	{r4, r5, r6, pc}
 801558e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015592:	bd70      	pop	{r4, r5, r6, pc}
 8015594:	200b      	movs	r0, #11
 8015596:	bd70      	pop	{r4, r5, r6, pc}
 8015598:	f640 0036 	movw	r0, #2102	@ 0x836
 801559c:	4770      	bx	lr
 801559e:	bf00      	nop

080155a0 <rcl_action_take_result_response>:
 80155a0:	2800      	cmp	r0, #0
 80155a2:	d03a      	beq.n	801561a <rcl_action_take_result_response+0x7a>
 80155a4:	b570      	push	{r4, r5, r6, lr}
 80155a6:	4604      	mov	r4, r0
 80155a8:	6800      	ldr	r0, [r0, #0]
 80155aa:	b388      	cbz	r0, 8015610 <rcl_action_take_result_response+0x70>
 80155ac:	460d      	mov	r5, r1
 80155ae:	4616      	mov	r6, r2
 80155b0:	f7fe f946 	bl	8013840 <rcl_client_is_valid>
 80155b4:	b338      	cbz	r0, 8015606 <rcl_action_take_result_response+0x66>
 80155b6:	6820      	ldr	r0, [r4, #0]
 80155b8:	3004      	adds	r0, #4
 80155ba:	f7fe f941 	bl	8013840 <rcl_client_is_valid>
 80155be:	b310      	cbz	r0, 8015606 <rcl_action_take_result_response+0x66>
 80155c0:	6820      	ldr	r0, [r4, #0]
 80155c2:	3008      	adds	r0, #8
 80155c4:	f7fe f93c 	bl	8013840 <rcl_client_is_valid>
 80155c8:	b1e8      	cbz	r0, 8015606 <rcl_action_take_result_response+0x66>
 80155ca:	6820      	ldr	r0, [r4, #0]
 80155cc:	300c      	adds	r0, #12
 80155ce:	f7fe fde7 	bl	80141a0 <rcl_subscription_is_valid>
 80155d2:	b1c0      	cbz	r0, 8015606 <rcl_action_take_result_response+0x66>
 80155d4:	6820      	ldr	r0, [r4, #0]
 80155d6:	3010      	adds	r0, #16
 80155d8:	f7fe fde2 	bl	80141a0 <rcl_subscription_is_valid>
 80155dc:	b198      	cbz	r0, 8015606 <rcl_action_take_result_response+0x66>
 80155de:	b1d5      	cbz	r5, 8015616 <rcl_action_take_result_response+0x76>
 80155e0:	b1ce      	cbz	r6, 8015616 <rcl_action_take_result_response+0x76>
 80155e2:	6820      	ldr	r0, [r4, #0]
 80155e4:	4632      	mov	r2, r6
 80155e6:	4629      	mov	r1, r5
 80155e8:	3008      	adds	r0, #8
 80155ea:	f7fe f8e1 	bl	80137b0 <rcl_take_response>
 80155ee:	b148      	cbz	r0, 8015604 <rcl_action_take_result_response+0x64>
 80155f0:	280a      	cmp	r0, #10
 80155f2:	d007      	beq.n	8015604 <rcl_action_take_result_response+0x64>
 80155f4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80155f8:	f640 0337 	movw	r3, #2103	@ 0x837
 80155fc:	4290      	cmp	r0, r2
 80155fe:	bf0c      	ite	eq
 8015600:	4618      	moveq	r0, r3
 8015602:	2001      	movne	r0, #1
 8015604:	bd70      	pop	{r4, r5, r6, pc}
 8015606:	f7f7 fe7b 	bl	800d300 <rcutils_reset_error>
 801560a:	f640 0036 	movw	r0, #2102	@ 0x836
 801560e:	bd70      	pop	{r4, r5, r6, pc}
 8015610:	f640 0036 	movw	r0, #2102	@ 0x836
 8015614:	bd70      	pop	{r4, r5, r6, pc}
 8015616:	200b      	movs	r0, #11
 8015618:	bd70      	pop	{r4, r5, r6, pc}
 801561a:	f640 0036 	movw	r0, #2102	@ 0x836
 801561e:	4770      	bx	lr

08015620 <rcl_action_take_cancel_response>:
 8015620:	2800      	cmp	r0, #0
 8015622:	d03a      	beq.n	801569a <rcl_action_take_cancel_response+0x7a>
 8015624:	b570      	push	{r4, r5, r6, lr}
 8015626:	4604      	mov	r4, r0
 8015628:	6800      	ldr	r0, [r0, #0]
 801562a:	b388      	cbz	r0, 8015690 <rcl_action_take_cancel_response+0x70>
 801562c:	460d      	mov	r5, r1
 801562e:	4616      	mov	r6, r2
 8015630:	f7fe f906 	bl	8013840 <rcl_client_is_valid>
 8015634:	b338      	cbz	r0, 8015686 <rcl_action_take_cancel_response+0x66>
 8015636:	6820      	ldr	r0, [r4, #0]
 8015638:	3004      	adds	r0, #4
 801563a:	f7fe f901 	bl	8013840 <rcl_client_is_valid>
 801563e:	b310      	cbz	r0, 8015686 <rcl_action_take_cancel_response+0x66>
 8015640:	6820      	ldr	r0, [r4, #0]
 8015642:	3008      	adds	r0, #8
 8015644:	f7fe f8fc 	bl	8013840 <rcl_client_is_valid>
 8015648:	b1e8      	cbz	r0, 8015686 <rcl_action_take_cancel_response+0x66>
 801564a:	6820      	ldr	r0, [r4, #0]
 801564c:	300c      	adds	r0, #12
 801564e:	f7fe fda7 	bl	80141a0 <rcl_subscription_is_valid>
 8015652:	b1c0      	cbz	r0, 8015686 <rcl_action_take_cancel_response+0x66>
 8015654:	6820      	ldr	r0, [r4, #0]
 8015656:	3010      	adds	r0, #16
 8015658:	f7fe fda2 	bl	80141a0 <rcl_subscription_is_valid>
 801565c:	b198      	cbz	r0, 8015686 <rcl_action_take_cancel_response+0x66>
 801565e:	b1d5      	cbz	r5, 8015696 <rcl_action_take_cancel_response+0x76>
 8015660:	b1ce      	cbz	r6, 8015696 <rcl_action_take_cancel_response+0x76>
 8015662:	6820      	ldr	r0, [r4, #0]
 8015664:	4632      	mov	r2, r6
 8015666:	4629      	mov	r1, r5
 8015668:	3004      	adds	r0, #4
 801566a:	f7fe f8a1 	bl	80137b0 <rcl_take_response>
 801566e:	b148      	cbz	r0, 8015684 <rcl_action_take_cancel_response+0x64>
 8015670:	280a      	cmp	r0, #10
 8015672:	d007      	beq.n	8015684 <rcl_action_take_cancel_response+0x64>
 8015674:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015678:	f640 0337 	movw	r3, #2103	@ 0x837
 801567c:	4290      	cmp	r0, r2
 801567e:	bf0c      	ite	eq
 8015680:	4618      	moveq	r0, r3
 8015682:	2001      	movne	r0, #1
 8015684:	bd70      	pop	{r4, r5, r6, pc}
 8015686:	f7f7 fe3b 	bl	800d300 <rcutils_reset_error>
 801568a:	f640 0036 	movw	r0, #2102	@ 0x836
 801568e:	bd70      	pop	{r4, r5, r6, pc}
 8015690:	f640 0036 	movw	r0, #2102	@ 0x836
 8015694:	bd70      	pop	{r4, r5, r6, pc}
 8015696:	200b      	movs	r0, #11
 8015698:	bd70      	pop	{r4, r5, r6, pc}
 801569a:	f640 0036 	movw	r0, #2102	@ 0x836
 801569e:	4770      	bx	lr

080156a0 <rcl_action_take_feedback>:
 80156a0:	2800      	cmp	r0, #0
 80156a2:	d038      	beq.n	8015716 <rcl_action_take_feedback+0x76>
 80156a4:	b530      	push	{r4, r5, lr}
 80156a6:	4604      	mov	r4, r0
 80156a8:	6800      	ldr	r0, [r0, #0]
 80156aa:	b091      	sub	sp, #68	@ 0x44
 80156ac:	b378      	cbz	r0, 801570e <rcl_action_take_feedback+0x6e>
 80156ae:	460d      	mov	r5, r1
 80156b0:	f7fe f8c6 	bl	8013840 <rcl_client_is_valid>
 80156b4:	b328      	cbz	r0, 8015702 <rcl_action_take_feedback+0x62>
 80156b6:	6820      	ldr	r0, [r4, #0]
 80156b8:	3004      	adds	r0, #4
 80156ba:	f7fe f8c1 	bl	8013840 <rcl_client_is_valid>
 80156be:	b300      	cbz	r0, 8015702 <rcl_action_take_feedback+0x62>
 80156c0:	6820      	ldr	r0, [r4, #0]
 80156c2:	3008      	adds	r0, #8
 80156c4:	f7fe f8bc 	bl	8013840 <rcl_client_is_valid>
 80156c8:	b1d8      	cbz	r0, 8015702 <rcl_action_take_feedback+0x62>
 80156ca:	6820      	ldr	r0, [r4, #0]
 80156cc:	300c      	adds	r0, #12
 80156ce:	f7fe fd67 	bl	80141a0 <rcl_subscription_is_valid>
 80156d2:	b1b0      	cbz	r0, 8015702 <rcl_action_take_feedback+0x62>
 80156d4:	6820      	ldr	r0, [r4, #0]
 80156d6:	3010      	adds	r0, #16
 80156d8:	f7fe fd62 	bl	80141a0 <rcl_subscription_is_valid>
 80156dc:	b188      	cbz	r0, 8015702 <rcl_action_take_feedback+0x62>
 80156de:	b1ed      	cbz	r5, 801571c <rcl_action_take_feedback+0x7c>
 80156e0:	6820      	ldr	r0, [r4, #0]
 80156e2:	2300      	movs	r3, #0
 80156e4:	466a      	mov	r2, sp
 80156e6:	4629      	mov	r1, r5
 80156e8:	300c      	adds	r0, #12
 80156ea:	f7fe fcfb 	bl	80140e4 <rcl_take>
 80156ee:	b160      	cbz	r0, 801570a <rcl_action_take_feedback+0x6a>
 80156f0:	f240 1391 	movw	r3, #401	@ 0x191
 80156f4:	4298      	cmp	r0, r3
 80156f6:	d014      	beq.n	8015722 <rcl_action_take_feedback+0x82>
 80156f8:	280a      	cmp	r0, #10
 80156fa:	bf18      	it	ne
 80156fc:	2001      	movne	r0, #1
 80156fe:	b011      	add	sp, #68	@ 0x44
 8015700:	bd30      	pop	{r4, r5, pc}
 8015702:	f7f7 fdfd 	bl	800d300 <rcutils_reset_error>
 8015706:	f640 0036 	movw	r0, #2102	@ 0x836
 801570a:	b011      	add	sp, #68	@ 0x44
 801570c:	bd30      	pop	{r4, r5, pc}
 801570e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015712:	b011      	add	sp, #68	@ 0x44
 8015714:	bd30      	pop	{r4, r5, pc}
 8015716:	f640 0036 	movw	r0, #2102	@ 0x836
 801571a:	4770      	bx	lr
 801571c:	200b      	movs	r0, #11
 801571e:	b011      	add	sp, #68	@ 0x44
 8015720:	bd30      	pop	{r4, r5, pc}
 8015722:	f640 0037 	movw	r0, #2103	@ 0x837
 8015726:	e7f0      	b.n	801570a <rcl_action_take_feedback+0x6a>

08015728 <rcl_action_wait_set_add_action_client>:
 8015728:	2800      	cmp	r0, #0
 801572a:	d048      	beq.n	80157be <rcl_action_wait_set_add_action_client+0x96>
 801572c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801572e:	460c      	mov	r4, r1
 8015730:	2900      	cmp	r1, #0
 8015732:	d03c      	beq.n	80157ae <rcl_action_wait_set_add_action_client+0x86>
 8015734:	4605      	mov	r5, r0
 8015736:	6808      	ldr	r0, [r1, #0]
 8015738:	2800      	cmp	r0, #0
 801573a:	d038      	beq.n	80157ae <rcl_action_wait_set_add_action_client+0x86>
 801573c:	4617      	mov	r7, r2
 801573e:	461e      	mov	r6, r3
 8015740:	f7fe f87e 	bl	8013840 <rcl_client_is_valid>
 8015744:	b3b0      	cbz	r0, 80157b4 <rcl_action_wait_set_add_action_client+0x8c>
 8015746:	6820      	ldr	r0, [r4, #0]
 8015748:	3004      	adds	r0, #4
 801574a:	f7fe f879 	bl	8013840 <rcl_client_is_valid>
 801574e:	b388      	cbz	r0, 80157b4 <rcl_action_wait_set_add_action_client+0x8c>
 8015750:	6820      	ldr	r0, [r4, #0]
 8015752:	3008      	adds	r0, #8
 8015754:	f7fe f874 	bl	8013840 <rcl_client_is_valid>
 8015758:	b360      	cbz	r0, 80157b4 <rcl_action_wait_set_add_action_client+0x8c>
 801575a:	6820      	ldr	r0, [r4, #0]
 801575c:	300c      	adds	r0, #12
 801575e:	f7fe fd1f 	bl	80141a0 <rcl_subscription_is_valid>
 8015762:	b338      	cbz	r0, 80157b4 <rcl_action_wait_set_add_action_client+0x8c>
 8015764:	6820      	ldr	r0, [r4, #0]
 8015766:	3010      	adds	r0, #16
 8015768:	f7fe fd1a 	bl	80141a0 <rcl_subscription_is_valid>
 801576c:	b310      	cbz	r0, 80157b4 <rcl_action_wait_set_add_action_client+0x8c>
 801576e:	6821      	ldr	r1, [r4, #0]
 8015770:	4628      	mov	r0, r5
 8015772:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8015776:	f7ff fccf 	bl	8015118 <rcl_wait_set_add_client>
 801577a:	b9b8      	cbnz	r0, 80157ac <rcl_action_wait_set_add_action_client+0x84>
 801577c:	6821      	ldr	r1, [r4, #0]
 801577e:	4628      	mov	r0, r5
 8015780:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8015784:	3104      	adds	r1, #4
 8015786:	f7ff fcc7 	bl	8015118 <rcl_wait_set_add_client>
 801578a:	b978      	cbnz	r0, 80157ac <rcl_action_wait_set_add_action_client+0x84>
 801578c:	6821      	ldr	r1, [r4, #0]
 801578e:	4628      	mov	r0, r5
 8015790:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8015794:	3108      	adds	r1, #8
 8015796:	f7ff fcbf 	bl	8015118 <rcl_wait_set_add_client>
 801579a:	b938      	cbnz	r0, 80157ac <rcl_action_wait_set_add_action_client+0x84>
 801579c:	6821      	ldr	r1, [r4, #0]
 801579e:	4628      	mov	r0, r5
 80157a0:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 80157a4:	310c      	adds	r1, #12
 80157a6:	f7ff f96f 	bl	8014a88 <rcl_wait_set_add_subscription>
 80157aa:	b158      	cbz	r0, 80157c4 <rcl_action_wait_set_add_action_client+0x9c>
 80157ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157ae:	f640 0036 	movw	r0, #2102	@ 0x836
 80157b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157b4:	f7f7 fda4 	bl	800d300 <rcutils_reset_error>
 80157b8:	f640 0036 	movw	r0, #2102	@ 0x836
 80157bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157be:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80157c2:	4770      	bx	lr
 80157c4:	6821      	ldr	r1, [r4, #0]
 80157c6:	4628      	mov	r0, r5
 80157c8:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 80157cc:	3110      	adds	r1, #16
 80157ce:	f7ff f95b 	bl	8014a88 <rcl_wait_set_add_subscription>
 80157d2:	2800      	cmp	r0, #0
 80157d4:	d1ea      	bne.n	80157ac <rcl_action_wait_set_add_action_client+0x84>
 80157d6:	b11f      	cbz	r7, 80157e0 <rcl_action_wait_set_add_action_client+0xb8>
 80157d8:	6823      	ldr	r3, [r4, #0]
 80157da:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80157de:	603b      	str	r3, [r7, #0]
 80157e0:	2e00      	cmp	r6, #0
 80157e2:	d0e3      	beq.n	80157ac <rcl_action_wait_set_add_action_client+0x84>
 80157e4:	6823      	ldr	r3, [r4, #0]
 80157e6:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80157ea:	6033      	str	r3, [r6, #0]
 80157ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157ee:	bf00      	nop

080157f0 <rcl_action_client_wait_set_get_entities_ready>:
 80157f0:	2800      	cmp	r0, #0
 80157f2:	f000 808d 	beq.w	8015910 <rcl_action_client_wait_set_get_entities_ready+0x120>
 80157f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157fa:	460c      	mov	r4, r1
 80157fc:	2900      	cmp	r1, #0
 80157fe:	d077      	beq.n	80158f0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015800:	4605      	mov	r5, r0
 8015802:	6808      	ldr	r0, [r1, #0]
 8015804:	2800      	cmp	r0, #0
 8015806:	d073      	beq.n	80158f0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015808:	4616      	mov	r6, r2
 801580a:	461f      	mov	r7, r3
 801580c:	f7fe f818 	bl	8013840 <rcl_client_is_valid>
 8015810:	2800      	cmp	r0, #0
 8015812:	d071      	beq.n	80158f8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015814:	6820      	ldr	r0, [r4, #0]
 8015816:	3004      	adds	r0, #4
 8015818:	f7fe f812 	bl	8013840 <rcl_client_is_valid>
 801581c:	2800      	cmp	r0, #0
 801581e:	d06b      	beq.n	80158f8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015820:	6820      	ldr	r0, [r4, #0]
 8015822:	3008      	adds	r0, #8
 8015824:	f7fe f80c 	bl	8013840 <rcl_client_is_valid>
 8015828:	2800      	cmp	r0, #0
 801582a:	d065      	beq.n	80158f8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801582c:	6820      	ldr	r0, [r4, #0]
 801582e:	300c      	adds	r0, #12
 8015830:	f7fe fcb6 	bl	80141a0 <rcl_subscription_is_valid>
 8015834:	2800      	cmp	r0, #0
 8015836:	d05f      	beq.n	80158f8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015838:	6820      	ldr	r0, [r4, #0]
 801583a:	3010      	adds	r0, #16
 801583c:	f7fe fcb0 	bl	80141a0 <rcl_subscription_is_valid>
 8015840:	2800      	cmp	r0, #0
 8015842:	d059      	beq.n	80158f8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015844:	2e00      	cmp	r6, #0
 8015846:	d060      	beq.n	801590a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015848:	2f00      	cmp	r7, #0
 801584a:	d05e      	beq.n	801590a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 801584c:	9b06      	ldr	r3, [sp, #24]
 801584e:	2b00      	cmp	r3, #0
 8015850:	d05b      	beq.n	801590a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015852:	9b07      	ldr	r3, [sp, #28]
 8015854:	2b00      	cmp	r3, #0
 8015856:	d058      	beq.n	801590a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015858:	9b08      	ldr	r3, [sp, #32]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d055      	beq.n	801590a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 801585e:	6823      	ldr	r3, [r4, #0]
 8015860:	686a      	ldr	r2, [r5, #4]
 8015862:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8015866:	428a      	cmp	r2, r1
 8015868:	d94c      	bls.n	8015904 <rcl_action_client_wait_set_get_entities_ready+0x114>
 801586a:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 801586e:	4282      	cmp	r2, r0
 8015870:	d948      	bls.n	8015904 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015872:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8015876:	69ea      	ldr	r2, [r5, #28]
 8015878:	42a2      	cmp	r2, r4
 801587a:	d943      	bls.n	8015904 <rcl_action_client_wait_set_get_entities_ready+0x114>
 801587c:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8015880:	4562      	cmp	r2, ip
 8015882:	d93f      	bls.n	8015904 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015884:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8015888:	4572      	cmp	r2, lr
 801588a:	d93b      	bls.n	8015904 <rcl_action_client_wait_set_get_entities_ready+0x114>
 801588c:	69aa      	ldr	r2, [r5, #24]
 801588e:	682d      	ldr	r5, [r5, #0]
 8015890:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8015894:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8015898:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801589c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80158a0:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80158a4:	f103 0c0c 	add.w	ip, r3, #12
 80158a8:	eba5 050c 	sub.w	r5, r5, ip
 80158ac:	fab5 f585 	clz	r5, r5
 80158b0:	096d      	lsrs	r5, r5, #5
 80158b2:	7035      	strb	r5, [r6, #0]
 80158b4:	f103 0510 	add.w	r5, r3, #16
 80158b8:	1b64      	subs	r4, r4, r5
 80158ba:	fab4 f484 	clz	r4, r4
 80158be:	0964      	lsrs	r4, r4, #5
 80158c0:	703c      	strb	r4, [r7, #0]
 80158c2:	eba3 0008 	sub.w	r0, r3, r8
 80158c6:	1d1c      	adds	r4, r3, #4
 80158c8:	3308      	adds	r3, #8
 80158ca:	1ad3      	subs	r3, r2, r3
 80158cc:	fab0 f080 	clz	r0, r0
 80158d0:	9a06      	ldr	r2, [sp, #24]
 80158d2:	0940      	lsrs	r0, r0, #5
 80158d4:	1b09      	subs	r1, r1, r4
 80158d6:	7010      	strb	r0, [r2, #0]
 80158d8:	fab1 f181 	clz	r1, r1
 80158dc:	9a07      	ldr	r2, [sp, #28]
 80158de:	0949      	lsrs	r1, r1, #5
 80158e0:	7011      	strb	r1, [r2, #0]
 80158e2:	fab3 f383 	clz	r3, r3
 80158e6:	9a08      	ldr	r2, [sp, #32]
 80158e8:	095b      	lsrs	r3, r3, #5
 80158ea:	2000      	movs	r0, #0
 80158ec:	7013      	strb	r3, [r2, #0]
 80158ee:	e001      	b.n	80158f4 <rcl_action_client_wait_set_get_entities_ready+0x104>
 80158f0:	f640 0036 	movw	r0, #2102	@ 0x836
 80158f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158f8:	f7f7 fd02 	bl	800d300 <rcutils_reset_error>
 80158fc:	f640 0036 	movw	r0, #2102	@ 0x836
 8015900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015904:	2001      	movs	r0, #1
 8015906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801590a:	200b      	movs	r0, #11
 801590c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015910:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015914:	4770      	bx	lr
 8015916:	bf00      	nop

08015918 <rcl_action_take_goal_request>:
 8015918:	2800      	cmp	r0, #0
 801591a:	d039      	beq.n	8015990 <rcl_action_take_goal_request+0x78>
 801591c:	b570      	push	{r4, r5, r6, lr}
 801591e:	4604      	mov	r4, r0
 8015920:	6800      	ldr	r0, [r0, #0]
 8015922:	b380      	cbz	r0, 8015986 <rcl_action_take_goal_request+0x6e>
 8015924:	460d      	mov	r5, r1
 8015926:	4616      	mov	r6, r2
 8015928:	f7fe fbd2 	bl	80140d0 <rcl_service_is_valid>
 801592c:	b330      	cbz	r0, 801597c <rcl_action_take_goal_request+0x64>
 801592e:	6820      	ldr	r0, [r4, #0]
 8015930:	3004      	adds	r0, #4
 8015932:	f7fe fbcd 	bl	80140d0 <rcl_service_is_valid>
 8015936:	b308      	cbz	r0, 801597c <rcl_action_take_goal_request+0x64>
 8015938:	6820      	ldr	r0, [r4, #0]
 801593a:	3008      	adds	r0, #8
 801593c:	f7fe fbc8 	bl	80140d0 <rcl_service_is_valid>
 8015940:	b1e0      	cbz	r0, 801597c <rcl_action_take_goal_request+0x64>
 8015942:	6820      	ldr	r0, [r4, #0]
 8015944:	300c      	adds	r0, #12
 8015946:	f7f6 fd63 	bl	800c410 <rcl_publisher_is_valid>
 801594a:	b1b8      	cbz	r0, 801597c <rcl_action_take_goal_request+0x64>
 801594c:	6820      	ldr	r0, [r4, #0]
 801594e:	3010      	adds	r0, #16
 8015950:	f7f6 fd5e 	bl	800c410 <rcl_publisher_is_valid>
 8015954:	b190      	cbz	r0, 801597c <rcl_action_take_goal_request+0x64>
 8015956:	b1cd      	cbz	r5, 801598c <rcl_action_take_goal_request+0x74>
 8015958:	b1c6      	cbz	r6, 801598c <rcl_action_take_goal_request+0x74>
 801595a:	6820      	ldr	r0, [r4, #0]
 801595c:	4632      	mov	r2, r6
 801595e:	4629      	mov	r1, r5
 8015960:	f7fe fb5e 	bl	8014020 <rcl_take_request>
 8015964:	b148      	cbz	r0, 801597a <rcl_action_take_goal_request+0x62>
 8015966:	280a      	cmp	r0, #10
 8015968:	d007      	beq.n	801597a <rcl_action_take_goal_request+0x62>
 801596a:	f240 2259 	movw	r2, #601	@ 0x259
 801596e:	f640 0399 	movw	r3, #2201	@ 0x899
 8015972:	4290      	cmp	r0, r2
 8015974:	bf0c      	ite	eq
 8015976:	4618      	moveq	r0, r3
 8015978:	2001      	movne	r0, #1
 801597a:	bd70      	pop	{r4, r5, r6, pc}
 801597c:	f7f7 fcc0 	bl	800d300 <rcutils_reset_error>
 8015980:	f640 0098 	movw	r0, #2200	@ 0x898
 8015984:	bd70      	pop	{r4, r5, r6, pc}
 8015986:	f640 0098 	movw	r0, #2200	@ 0x898
 801598a:	bd70      	pop	{r4, r5, r6, pc}
 801598c:	200b      	movs	r0, #11
 801598e:	bd70      	pop	{r4, r5, r6, pc}
 8015990:	f640 0098 	movw	r0, #2200	@ 0x898
 8015994:	4770      	bx	lr
 8015996:	bf00      	nop

08015998 <rcl_action_send_goal_response>:
 8015998:	b390      	cbz	r0, 8015a00 <rcl_action_send_goal_response+0x68>
 801599a:	b570      	push	{r4, r5, r6, lr}
 801599c:	4604      	mov	r4, r0
 801599e:	6800      	ldr	r0, [r0, #0]
 80159a0:	b348      	cbz	r0, 80159f6 <rcl_action_send_goal_response+0x5e>
 80159a2:	460d      	mov	r5, r1
 80159a4:	4616      	mov	r6, r2
 80159a6:	f7fe fb93 	bl	80140d0 <rcl_service_is_valid>
 80159aa:	b1f8      	cbz	r0, 80159ec <rcl_action_send_goal_response+0x54>
 80159ac:	6820      	ldr	r0, [r4, #0]
 80159ae:	3004      	adds	r0, #4
 80159b0:	f7fe fb8e 	bl	80140d0 <rcl_service_is_valid>
 80159b4:	b1d0      	cbz	r0, 80159ec <rcl_action_send_goal_response+0x54>
 80159b6:	6820      	ldr	r0, [r4, #0]
 80159b8:	3008      	adds	r0, #8
 80159ba:	f7fe fb89 	bl	80140d0 <rcl_service_is_valid>
 80159be:	b1a8      	cbz	r0, 80159ec <rcl_action_send_goal_response+0x54>
 80159c0:	6820      	ldr	r0, [r4, #0]
 80159c2:	300c      	adds	r0, #12
 80159c4:	f7f6 fd24 	bl	800c410 <rcl_publisher_is_valid>
 80159c8:	b180      	cbz	r0, 80159ec <rcl_action_send_goal_response+0x54>
 80159ca:	6820      	ldr	r0, [r4, #0]
 80159cc:	3010      	adds	r0, #16
 80159ce:	f7f6 fd1f 	bl	800c410 <rcl_publisher_is_valid>
 80159d2:	b158      	cbz	r0, 80159ec <rcl_action_send_goal_response+0x54>
 80159d4:	b195      	cbz	r5, 80159fc <rcl_action_send_goal_response+0x64>
 80159d6:	b18e      	cbz	r6, 80159fc <rcl_action_send_goal_response+0x64>
 80159d8:	6820      	ldr	r0, [r4, #0]
 80159da:	4632      	mov	r2, r6
 80159dc:	4629      	mov	r1, r5
 80159de:	f7fe fb5f 	bl	80140a0 <rcl_send_response>
 80159e2:	b110      	cbz	r0, 80159ea <rcl_action_send_goal_response+0x52>
 80159e4:	2802      	cmp	r0, #2
 80159e6:	bf18      	it	ne
 80159e8:	2001      	movne	r0, #1
 80159ea:	bd70      	pop	{r4, r5, r6, pc}
 80159ec:	f7f7 fc88 	bl	800d300 <rcutils_reset_error>
 80159f0:	f640 0098 	movw	r0, #2200	@ 0x898
 80159f4:	bd70      	pop	{r4, r5, r6, pc}
 80159f6:	f640 0098 	movw	r0, #2200	@ 0x898
 80159fa:	bd70      	pop	{r4, r5, r6, pc}
 80159fc:	200b      	movs	r0, #11
 80159fe:	bd70      	pop	{r4, r5, r6, pc}
 8015a00:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a04:	4770      	bx	lr
 8015a06:	bf00      	nop

08015a08 <rcl_action_take_result_request>:
 8015a08:	2800      	cmp	r0, #0
 8015a0a:	d03a      	beq.n	8015a82 <rcl_action_take_result_request+0x7a>
 8015a0c:	b570      	push	{r4, r5, r6, lr}
 8015a0e:	4604      	mov	r4, r0
 8015a10:	6800      	ldr	r0, [r0, #0]
 8015a12:	b388      	cbz	r0, 8015a78 <rcl_action_take_result_request+0x70>
 8015a14:	460d      	mov	r5, r1
 8015a16:	4616      	mov	r6, r2
 8015a18:	f7fe fb5a 	bl	80140d0 <rcl_service_is_valid>
 8015a1c:	b338      	cbz	r0, 8015a6e <rcl_action_take_result_request+0x66>
 8015a1e:	6820      	ldr	r0, [r4, #0]
 8015a20:	3004      	adds	r0, #4
 8015a22:	f7fe fb55 	bl	80140d0 <rcl_service_is_valid>
 8015a26:	b310      	cbz	r0, 8015a6e <rcl_action_take_result_request+0x66>
 8015a28:	6820      	ldr	r0, [r4, #0]
 8015a2a:	3008      	adds	r0, #8
 8015a2c:	f7fe fb50 	bl	80140d0 <rcl_service_is_valid>
 8015a30:	b1e8      	cbz	r0, 8015a6e <rcl_action_take_result_request+0x66>
 8015a32:	6820      	ldr	r0, [r4, #0]
 8015a34:	300c      	adds	r0, #12
 8015a36:	f7f6 fceb 	bl	800c410 <rcl_publisher_is_valid>
 8015a3a:	b1c0      	cbz	r0, 8015a6e <rcl_action_take_result_request+0x66>
 8015a3c:	6820      	ldr	r0, [r4, #0]
 8015a3e:	3010      	adds	r0, #16
 8015a40:	f7f6 fce6 	bl	800c410 <rcl_publisher_is_valid>
 8015a44:	b198      	cbz	r0, 8015a6e <rcl_action_take_result_request+0x66>
 8015a46:	b1d5      	cbz	r5, 8015a7e <rcl_action_take_result_request+0x76>
 8015a48:	b1ce      	cbz	r6, 8015a7e <rcl_action_take_result_request+0x76>
 8015a4a:	6820      	ldr	r0, [r4, #0]
 8015a4c:	4632      	mov	r2, r6
 8015a4e:	4629      	mov	r1, r5
 8015a50:	3008      	adds	r0, #8
 8015a52:	f7fe fae5 	bl	8014020 <rcl_take_request>
 8015a56:	b148      	cbz	r0, 8015a6c <rcl_action_take_result_request+0x64>
 8015a58:	280a      	cmp	r0, #10
 8015a5a:	d007      	beq.n	8015a6c <rcl_action_take_result_request+0x64>
 8015a5c:	f240 2259 	movw	r2, #601	@ 0x259
 8015a60:	f640 0399 	movw	r3, #2201	@ 0x899
 8015a64:	4290      	cmp	r0, r2
 8015a66:	bf0c      	ite	eq
 8015a68:	4618      	moveq	r0, r3
 8015a6a:	2001      	movne	r0, #1
 8015a6c:	bd70      	pop	{r4, r5, r6, pc}
 8015a6e:	f7f7 fc47 	bl	800d300 <rcutils_reset_error>
 8015a72:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a76:	bd70      	pop	{r4, r5, r6, pc}
 8015a78:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a7c:	bd70      	pop	{r4, r5, r6, pc}
 8015a7e:	200b      	movs	r0, #11
 8015a80:	bd70      	pop	{r4, r5, r6, pc}
 8015a82:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a86:	4770      	bx	lr

08015a88 <rcl_action_take_cancel_request>:
 8015a88:	2800      	cmp	r0, #0
 8015a8a:	d03a      	beq.n	8015b02 <rcl_action_take_cancel_request+0x7a>
 8015a8c:	b570      	push	{r4, r5, r6, lr}
 8015a8e:	4604      	mov	r4, r0
 8015a90:	6800      	ldr	r0, [r0, #0]
 8015a92:	b388      	cbz	r0, 8015af8 <rcl_action_take_cancel_request+0x70>
 8015a94:	460d      	mov	r5, r1
 8015a96:	4616      	mov	r6, r2
 8015a98:	f7fe fb1a 	bl	80140d0 <rcl_service_is_valid>
 8015a9c:	b338      	cbz	r0, 8015aee <rcl_action_take_cancel_request+0x66>
 8015a9e:	6820      	ldr	r0, [r4, #0]
 8015aa0:	3004      	adds	r0, #4
 8015aa2:	f7fe fb15 	bl	80140d0 <rcl_service_is_valid>
 8015aa6:	b310      	cbz	r0, 8015aee <rcl_action_take_cancel_request+0x66>
 8015aa8:	6820      	ldr	r0, [r4, #0]
 8015aaa:	3008      	adds	r0, #8
 8015aac:	f7fe fb10 	bl	80140d0 <rcl_service_is_valid>
 8015ab0:	b1e8      	cbz	r0, 8015aee <rcl_action_take_cancel_request+0x66>
 8015ab2:	6820      	ldr	r0, [r4, #0]
 8015ab4:	300c      	adds	r0, #12
 8015ab6:	f7f6 fcab 	bl	800c410 <rcl_publisher_is_valid>
 8015aba:	b1c0      	cbz	r0, 8015aee <rcl_action_take_cancel_request+0x66>
 8015abc:	6820      	ldr	r0, [r4, #0]
 8015abe:	3010      	adds	r0, #16
 8015ac0:	f7f6 fca6 	bl	800c410 <rcl_publisher_is_valid>
 8015ac4:	b198      	cbz	r0, 8015aee <rcl_action_take_cancel_request+0x66>
 8015ac6:	b1d5      	cbz	r5, 8015afe <rcl_action_take_cancel_request+0x76>
 8015ac8:	b1ce      	cbz	r6, 8015afe <rcl_action_take_cancel_request+0x76>
 8015aca:	6820      	ldr	r0, [r4, #0]
 8015acc:	4632      	mov	r2, r6
 8015ace:	4629      	mov	r1, r5
 8015ad0:	3004      	adds	r0, #4
 8015ad2:	f7fe faa5 	bl	8014020 <rcl_take_request>
 8015ad6:	b148      	cbz	r0, 8015aec <rcl_action_take_cancel_request+0x64>
 8015ad8:	280a      	cmp	r0, #10
 8015ada:	d007      	beq.n	8015aec <rcl_action_take_cancel_request+0x64>
 8015adc:	f240 2259 	movw	r2, #601	@ 0x259
 8015ae0:	f640 0399 	movw	r3, #2201	@ 0x899
 8015ae4:	4290      	cmp	r0, r2
 8015ae6:	bf0c      	ite	eq
 8015ae8:	4618      	moveq	r0, r3
 8015aea:	2001      	movne	r0, #1
 8015aec:	bd70      	pop	{r4, r5, r6, pc}
 8015aee:	f7f7 fc07 	bl	800d300 <rcutils_reset_error>
 8015af2:	f640 0098 	movw	r0, #2200	@ 0x898
 8015af6:	bd70      	pop	{r4, r5, r6, pc}
 8015af8:	f640 0098 	movw	r0, #2200	@ 0x898
 8015afc:	bd70      	pop	{r4, r5, r6, pc}
 8015afe:	200b      	movs	r0, #11
 8015b00:	bd70      	pop	{r4, r5, r6, pc}
 8015b02:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b06:	4770      	bx	lr

08015b08 <rcl_action_send_cancel_response>:
 8015b08:	b398      	cbz	r0, 8015b72 <rcl_action_send_cancel_response+0x6a>
 8015b0a:	b570      	push	{r4, r5, r6, lr}
 8015b0c:	4604      	mov	r4, r0
 8015b0e:	6800      	ldr	r0, [r0, #0]
 8015b10:	b350      	cbz	r0, 8015b68 <rcl_action_send_cancel_response+0x60>
 8015b12:	460d      	mov	r5, r1
 8015b14:	4616      	mov	r6, r2
 8015b16:	f7fe fadb 	bl	80140d0 <rcl_service_is_valid>
 8015b1a:	b300      	cbz	r0, 8015b5e <rcl_action_send_cancel_response+0x56>
 8015b1c:	6820      	ldr	r0, [r4, #0]
 8015b1e:	3004      	adds	r0, #4
 8015b20:	f7fe fad6 	bl	80140d0 <rcl_service_is_valid>
 8015b24:	b1d8      	cbz	r0, 8015b5e <rcl_action_send_cancel_response+0x56>
 8015b26:	6820      	ldr	r0, [r4, #0]
 8015b28:	3008      	adds	r0, #8
 8015b2a:	f7fe fad1 	bl	80140d0 <rcl_service_is_valid>
 8015b2e:	b1b0      	cbz	r0, 8015b5e <rcl_action_send_cancel_response+0x56>
 8015b30:	6820      	ldr	r0, [r4, #0]
 8015b32:	300c      	adds	r0, #12
 8015b34:	f7f6 fc6c 	bl	800c410 <rcl_publisher_is_valid>
 8015b38:	b188      	cbz	r0, 8015b5e <rcl_action_send_cancel_response+0x56>
 8015b3a:	6820      	ldr	r0, [r4, #0]
 8015b3c:	3010      	adds	r0, #16
 8015b3e:	f7f6 fc67 	bl	800c410 <rcl_publisher_is_valid>
 8015b42:	b160      	cbz	r0, 8015b5e <rcl_action_send_cancel_response+0x56>
 8015b44:	b19d      	cbz	r5, 8015b6e <rcl_action_send_cancel_response+0x66>
 8015b46:	b196      	cbz	r6, 8015b6e <rcl_action_send_cancel_response+0x66>
 8015b48:	6820      	ldr	r0, [r4, #0]
 8015b4a:	4632      	mov	r2, r6
 8015b4c:	4629      	mov	r1, r5
 8015b4e:	3004      	adds	r0, #4
 8015b50:	f7fe faa6 	bl	80140a0 <rcl_send_response>
 8015b54:	b110      	cbz	r0, 8015b5c <rcl_action_send_cancel_response+0x54>
 8015b56:	2802      	cmp	r0, #2
 8015b58:	bf18      	it	ne
 8015b5a:	2001      	movne	r0, #1
 8015b5c:	bd70      	pop	{r4, r5, r6, pc}
 8015b5e:	f7f7 fbcf 	bl	800d300 <rcutils_reset_error>
 8015b62:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b66:	bd70      	pop	{r4, r5, r6, pc}
 8015b68:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b6c:	bd70      	pop	{r4, r5, r6, pc}
 8015b6e:	200b      	movs	r0, #11
 8015b70:	bd70      	pop	{r4, r5, r6, pc}
 8015b72:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b76:	4770      	bx	lr

08015b78 <rcl_action_wait_set_add_action_server>:
 8015b78:	2800      	cmp	r0, #0
 8015b7a:	d04d      	beq.n	8015c18 <rcl_action_wait_set_add_action_server+0xa0>
 8015b7c:	b570      	push	{r4, r5, r6, lr}
 8015b7e:	460c      	mov	r4, r1
 8015b80:	b159      	cbz	r1, 8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015b82:	4605      	mov	r5, r0
 8015b84:	6808      	ldr	r0, [r1, #0]
 8015b86:	b140      	cbz	r0, 8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015b88:	4616      	mov	r6, r2
 8015b8a:	f7fe faa1 	bl	80140d0 <rcl_service_is_valid>
 8015b8e:	b120      	cbz	r0, 8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015b90:	6820      	ldr	r0, [r4, #0]
 8015b92:	3004      	adds	r0, #4
 8015b94:	f7fe fa9c 	bl	80140d0 <rcl_service_is_valid>
 8015b98:	b910      	cbnz	r0, 8015ba0 <rcl_action_wait_set_add_action_server+0x28>
 8015b9a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b9e:	bd70      	pop	{r4, r5, r6, pc}
 8015ba0:	6820      	ldr	r0, [r4, #0]
 8015ba2:	3008      	adds	r0, #8
 8015ba4:	f7fe fa94 	bl	80140d0 <rcl_service_is_valid>
 8015ba8:	2800      	cmp	r0, #0
 8015baa:	d0f6      	beq.n	8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015bac:	6820      	ldr	r0, [r4, #0]
 8015bae:	300c      	adds	r0, #12
 8015bb0:	f7f6 fc46 	bl	800c440 <rcl_publisher_is_valid_except_context>
 8015bb4:	2800      	cmp	r0, #0
 8015bb6:	d0f0      	beq.n	8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015bb8:	6820      	ldr	r0, [r4, #0]
 8015bba:	3010      	adds	r0, #16
 8015bbc:	f7f6 fc40 	bl	800c440 <rcl_publisher_is_valid_except_context>
 8015bc0:	2800      	cmp	r0, #0
 8015bc2:	d0ea      	beq.n	8015b9a <rcl_action_wait_set_add_action_server+0x22>
 8015bc4:	6821      	ldr	r1, [r4, #0]
 8015bc6:	4628      	mov	r0, r5
 8015bc8:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8015bcc:	f7ff fad0 	bl	8015170 <rcl_wait_set_add_service>
 8015bd0:	2800      	cmp	r0, #0
 8015bd2:	d1e4      	bne.n	8015b9e <rcl_action_wait_set_add_action_server+0x26>
 8015bd4:	6821      	ldr	r1, [r4, #0]
 8015bd6:	4628      	mov	r0, r5
 8015bd8:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8015bdc:	3104      	adds	r1, #4
 8015bde:	f7ff fac7 	bl	8015170 <rcl_wait_set_add_service>
 8015be2:	2800      	cmp	r0, #0
 8015be4:	d1db      	bne.n	8015b9e <rcl_action_wait_set_add_action_server+0x26>
 8015be6:	6821      	ldr	r1, [r4, #0]
 8015be8:	4628      	mov	r0, r5
 8015bea:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8015bee:	3108      	adds	r1, #8
 8015bf0:	f7ff fabe 	bl	8015170 <rcl_wait_set_add_service>
 8015bf4:	2800      	cmp	r0, #0
 8015bf6:	d1d2      	bne.n	8015b9e <rcl_action_wait_set_add_action_server+0x26>
 8015bf8:	6821      	ldr	r1, [r4, #0]
 8015bfa:	4628      	mov	r0, r5
 8015bfc:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8015c00:	3114      	adds	r1, #20
 8015c02:	f7ff fa59 	bl	80150b8 <rcl_wait_set_add_timer>
 8015c06:	2800      	cmp	r0, #0
 8015c08:	d1c9      	bne.n	8015b9e <rcl_action_wait_set_add_action_server+0x26>
 8015c0a:	2e00      	cmp	r6, #0
 8015c0c:	d0c7      	beq.n	8015b9e <rcl_action_wait_set_add_action_server+0x26>
 8015c0e:	6823      	ldr	r3, [r4, #0]
 8015c10:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8015c14:	6033      	str	r3, [r6, #0]
 8015c16:	bd70      	pop	{r4, r5, r6, pc}
 8015c18:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c1c:	4770      	bx	lr
 8015c1e:	bf00      	nop

08015c20 <rcl_action_server_wait_set_get_entities_ready>:
 8015c20:	2800      	cmp	r0, #0
 8015c22:	d05a      	beq.n	8015cda <rcl_action_server_wait_set_get_entities_ready+0xba>
 8015c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c26:	460c      	mov	r4, r1
 8015c28:	b161      	cbz	r1, 8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c2a:	4605      	mov	r5, r0
 8015c2c:	6808      	ldr	r0, [r1, #0]
 8015c2e:	b148      	cbz	r0, 8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c30:	4616      	mov	r6, r2
 8015c32:	461f      	mov	r7, r3
 8015c34:	f7fe fa4c 	bl	80140d0 <rcl_service_is_valid>
 8015c38:	b120      	cbz	r0, 8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c3a:	6820      	ldr	r0, [r4, #0]
 8015c3c:	3004      	adds	r0, #4
 8015c3e:	f7fe fa47 	bl	80140d0 <rcl_service_is_valid>
 8015c42:	b910      	cbnz	r0, 8015c4a <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8015c44:	f640 0098 	movw	r0, #2200	@ 0x898
 8015c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c4a:	6820      	ldr	r0, [r4, #0]
 8015c4c:	3008      	adds	r0, #8
 8015c4e:	f7fe fa3f 	bl	80140d0 <rcl_service_is_valid>
 8015c52:	2800      	cmp	r0, #0
 8015c54:	d0f6      	beq.n	8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c56:	6820      	ldr	r0, [r4, #0]
 8015c58:	300c      	adds	r0, #12
 8015c5a:	f7f6 fbf1 	bl	800c440 <rcl_publisher_is_valid_except_context>
 8015c5e:	2800      	cmp	r0, #0
 8015c60:	d0f0      	beq.n	8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c62:	6820      	ldr	r0, [r4, #0]
 8015c64:	3010      	adds	r0, #16
 8015c66:	f7f6 fbeb 	bl	800c440 <rcl_publisher_is_valid_except_context>
 8015c6a:	2800      	cmp	r0, #0
 8015c6c:	d0ea      	beq.n	8015c44 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015c6e:	b3be      	cbz	r6, 8015ce0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015c70:	b3b7      	cbz	r7, 8015ce0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015c72:	9b06      	ldr	r3, [sp, #24]
 8015c74:	b3a3      	cbz	r3, 8015ce0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015c76:	9b07      	ldr	r3, [sp, #28]
 8015c78:	b393      	cbz	r3, 8015ce0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015c7a:	6821      	ldr	r1, [r4, #0]
 8015c7c:	692a      	ldr	r2, [r5, #16]
 8015c7e:	6a2c      	ldr	r4, [r5, #32]
 8015c80:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8015c84:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8015c88:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8015c8c:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8015c90:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8015c94:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8015c98:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015c9c:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8015ca0:	1a64      	subs	r4, r4, r1
 8015ca2:	fab4 f484 	clz	r4, r4
 8015ca6:	0964      	lsrs	r4, r4, #5
 8015ca8:	7034      	strb	r4, [r6, #0]
 8015caa:	1d0c      	adds	r4, r1, #4
 8015cac:	1b1b      	subs	r3, r3, r4
 8015cae:	fab3 f383 	clz	r3, r3
 8015cb2:	095b      	lsrs	r3, r3, #5
 8015cb4:	f101 0408 	add.w	r4, r1, #8
 8015cb8:	703b      	strb	r3, [r7, #0]
 8015cba:	f101 0314 	add.w	r3, r1, #20
 8015cbe:	1b01      	subs	r1, r0, r4
 8015cc0:	1ad3      	subs	r3, r2, r3
 8015cc2:	fab1 f181 	clz	r1, r1
 8015cc6:	9a06      	ldr	r2, [sp, #24]
 8015cc8:	0949      	lsrs	r1, r1, #5
 8015cca:	7011      	strb	r1, [r2, #0]
 8015ccc:	fab3 f383 	clz	r3, r3
 8015cd0:	9a07      	ldr	r2, [sp, #28]
 8015cd2:	095b      	lsrs	r3, r3, #5
 8015cd4:	2000      	movs	r0, #0
 8015cd6:	7013      	strb	r3, [r2, #0]
 8015cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cda:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015cde:	4770      	bx	lr
 8015ce0:	200b      	movs	r0, #11
 8015ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015ce4 <_execute_event_handler>:
 8015ce4:	2002      	movs	r0, #2
 8015ce6:	4770      	bx	lr

08015ce8 <_cancel_goal_event_handler>:
 8015ce8:	2003      	movs	r0, #3
 8015cea:	4770      	bx	lr

08015cec <_succeed_event_handler>:
 8015cec:	2004      	movs	r0, #4
 8015cee:	4770      	bx	lr

08015cf0 <_abort_event_handler>:
 8015cf0:	2006      	movs	r0, #6
 8015cf2:	4770      	bx	lr

08015cf4 <_canceled_event_handler>:
 8015cf4:	2005      	movs	r0, #5
 8015cf6:	4770      	bx	lr

08015cf8 <rcl_action_transition_goal_state>:
 8015cf8:	b2c2      	uxtb	r2, r0
 8015cfa:	2a06      	cmp	r2, #6
 8015cfc:	d80c      	bhi.n	8015d18 <rcl_action_transition_goal_state+0x20>
 8015cfe:	2904      	cmp	r1, #4
 8015d00:	d80a      	bhi.n	8015d18 <rcl_action_transition_goal_state+0x20>
 8015d02:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8015d06:	b410      	push	{r4}
 8015d08:	1853      	adds	r3, r2, r1
 8015d0a:	4c06      	ldr	r4, [pc, #24]	@ (8015d24 <rcl_action_transition_goal_state+0x2c>)
 8015d0c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015d10:	b123      	cbz	r3, 8015d1c <rcl_action_transition_goal_state+0x24>
 8015d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d16:	4718      	bx	r3
 8015d18:	2000      	movs	r0, #0
 8015d1a:	4770      	bx	lr
 8015d1c:	2000      	movs	r0, #0
 8015d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d22:	4770      	bx	lr
 8015d24:	0801b1c4 	.word	0x0801b1c4

08015d28 <rcl_action_get_zero_initialized_cancel_response>:
 8015d28:	b510      	push	{r4, lr}
 8015d2a:	4c07      	ldr	r4, [pc, #28]	@ (8015d48 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8015d2c:	4686      	mov	lr, r0
 8015d2e:	4684      	mov	ip, r0
 8015d30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015d32:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015d36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015d38:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015d3c:	6823      	ldr	r3, [r4, #0]
 8015d3e:	f8cc 3000 	str.w	r3, [ip]
 8015d42:	4670      	mov	r0, lr
 8015d44:	bd10      	pop	{r4, pc}
 8015d46:	bf00      	nop
 8015d48:	0801b250 	.word	0x0801b250

08015d4c <rclc_action_send_result_request>:
 8015d4c:	b1d0      	cbz	r0, 8015d84 <rclc_action_send_result_request+0x38>
 8015d4e:	b500      	push	{lr}
 8015d50:	4684      	mov	ip, r0
 8015d52:	b087      	sub	sp, #28
 8015d54:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8015d58:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8015d5c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8015d60:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8015d64:	f10d 0e08 	add.w	lr, sp, #8
 8015d68:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015d6c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8015d70:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8015d74:	a902      	add	r1, sp, #8
 8015d76:	3010      	adds	r0, #16
 8015d78:	f7ff fbda 	bl	8015530 <rcl_action_send_result_request>
 8015d7c:	b920      	cbnz	r0, 8015d88 <rclc_action_send_result_request+0x3c>
 8015d7e:	b007      	add	sp, #28
 8015d80:	f85d fb04 	ldr.w	pc, [sp], #4
 8015d84:	200b      	movs	r0, #11
 8015d86:	4770      	bx	lr
 8015d88:	9001      	str	r0, [sp, #4]
 8015d8a:	f7f7 fab9 	bl	800d300 <rcutils_reset_error>
 8015d8e:	9801      	ldr	r0, [sp, #4]
 8015d90:	b007      	add	sp, #28
 8015d92:	f85d fb04 	ldr.w	pc, [sp], #4
 8015d96:	bf00      	nop

08015d98 <rclc_action_take_goal_handle>:
 8015d98:	b160      	cbz	r0, 8015db4 <rclc_action_take_goal_handle+0x1c>
 8015d9a:	6883      	ldr	r3, [r0, #8]
 8015d9c:	b143      	cbz	r3, 8015db0 <rclc_action_take_goal_handle+0x18>
 8015d9e:	6819      	ldr	r1, [r3, #0]
 8015da0:	6081      	str	r1, [r0, #8]
 8015da2:	2200      	movs	r2, #0
 8015da4:	721a      	strb	r2, [r3, #8]
 8015da6:	68c1      	ldr	r1, [r0, #12]
 8015da8:	6019      	str	r1, [r3, #0]
 8015daa:	621a      	str	r2, [r3, #32]
 8015dac:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015dae:	60c3      	str	r3, [r0, #12]
 8015db0:	4618      	mov	r0, r3
 8015db2:	4770      	bx	lr
 8015db4:	4603      	mov	r3, r0
 8015db6:	e7fb      	b.n	8015db0 <rclc_action_take_goal_handle+0x18>

08015db8 <rclc_action_remove_used_goal_handle>:
 8015db8:	b180      	cbz	r0, 8015ddc <rclc_action_remove_used_goal_handle+0x24>
 8015dba:	b179      	cbz	r1, 8015ddc <rclc_action_remove_used_goal_handle+0x24>
 8015dbc:	68c3      	ldr	r3, [r0, #12]
 8015dbe:	4299      	cmp	r1, r3
 8015dc0:	d00d      	beq.n	8015dde <rclc_action_remove_used_goal_handle+0x26>
 8015dc2:	b12b      	cbz	r3, 8015dd0 <rclc_action_remove_used_goal_handle+0x18>
 8015dc4:	681a      	ldr	r2, [r3, #0]
 8015dc6:	4291      	cmp	r1, r2
 8015dc8:	d003      	beq.n	8015dd2 <rclc_action_remove_used_goal_handle+0x1a>
 8015dca:	4613      	mov	r3, r2
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d1f9      	bne.n	8015dc4 <rclc_action_remove_used_goal_handle+0xc>
 8015dd0:	4770      	bx	lr
 8015dd2:	680a      	ldr	r2, [r1, #0]
 8015dd4:	601a      	str	r2, [r3, #0]
 8015dd6:	6883      	ldr	r3, [r0, #8]
 8015dd8:	600b      	str	r3, [r1, #0]
 8015dda:	6081      	str	r1, [r0, #8]
 8015ddc:	4770      	bx	lr
 8015dde:	680b      	ldr	r3, [r1, #0]
 8015de0:	60c3      	str	r3, [r0, #12]
 8015de2:	e7f8      	b.n	8015dd6 <rclc_action_remove_used_goal_handle+0x1e>

08015de4 <rclc_action_find_goal_handle_by_uuid>:
 8015de4:	b538      	push	{r3, r4, r5, lr}
 8015de6:	b180      	cbz	r0, 8015e0a <rclc_action_find_goal_handle_by_uuid+0x26>
 8015de8:	460d      	mov	r5, r1
 8015dea:	b181      	cbz	r1, 8015e0e <rclc_action_find_goal_handle_by_uuid+0x2a>
 8015dec:	68c4      	ldr	r4, [r0, #12]
 8015dee:	b914      	cbnz	r4, 8015df6 <rclc_action_find_goal_handle_by_uuid+0x12>
 8015df0:	e009      	b.n	8015e06 <rclc_action_find_goal_handle_by_uuid+0x22>
 8015df2:	6824      	ldr	r4, [r4, #0]
 8015df4:	b13c      	cbz	r4, 8015e06 <rclc_action_find_goal_handle_by_uuid+0x22>
 8015df6:	f104 0009 	add.w	r0, r4, #9
 8015dfa:	2210      	movs	r2, #16
 8015dfc:	4629      	mov	r1, r5
 8015dfe:	f003 fcf5 	bl	80197ec <memcmp>
 8015e02:	2800      	cmp	r0, #0
 8015e04:	d1f5      	bne.n	8015df2 <rclc_action_find_goal_handle_by_uuid+0xe>
 8015e06:	4620      	mov	r0, r4
 8015e08:	bd38      	pop	{r3, r4, r5, pc}
 8015e0a:	4604      	mov	r4, r0
 8015e0c:	e7fb      	b.n	8015e06 <rclc_action_find_goal_handle_by_uuid+0x22>
 8015e0e:	460c      	mov	r4, r1
 8015e10:	e7f9      	b.n	8015e06 <rclc_action_find_goal_handle_by_uuid+0x22>
 8015e12:	bf00      	nop

08015e14 <rclc_action_find_first_handle_by_status>:
 8015e14:	b140      	cbz	r0, 8015e28 <rclc_action_find_first_handle_by_status+0x14>
 8015e16:	68c0      	ldr	r0, [r0, #12]
 8015e18:	b910      	cbnz	r0, 8015e20 <rclc_action_find_first_handle_by_status+0xc>
 8015e1a:	e005      	b.n	8015e28 <rclc_action_find_first_handle_by_status+0x14>
 8015e1c:	6800      	ldr	r0, [r0, #0]
 8015e1e:	b118      	cbz	r0, 8015e28 <rclc_action_find_first_handle_by_status+0x14>
 8015e20:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015e24:	428b      	cmp	r3, r1
 8015e26:	d1f9      	bne.n	8015e1c <rclc_action_find_first_handle_by_status+0x8>
 8015e28:	4770      	bx	lr
 8015e2a:	bf00      	nop

08015e2c <rclc_action_find_first_terminated_handle>:
 8015e2c:	b140      	cbz	r0, 8015e40 <rclc_action_find_first_terminated_handle+0x14>
 8015e2e:	68c0      	ldr	r0, [r0, #12]
 8015e30:	b910      	cbnz	r0, 8015e38 <rclc_action_find_first_terminated_handle+0xc>
 8015e32:	e005      	b.n	8015e40 <rclc_action_find_first_terminated_handle+0x14>
 8015e34:	6800      	ldr	r0, [r0, #0]
 8015e36:	b118      	cbz	r0, 8015e40 <rclc_action_find_first_terminated_handle+0x14>
 8015e38:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015e3c:	2b03      	cmp	r3, #3
 8015e3e:	ddf9      	ble.n	8015e34 <rclc_action_find_first_terminated_handle+0x8>
 8015e40:	4770      	bx	lr
 8015e42:	bf00      	nop

08015e44 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8015e44:	b170      	cbz	r0, 8015e64 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015e46:	68c0      	ldr	r0, [r0, #12]
 8015e48:	b160      	cbz	r0, 8015e64 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015e4a:	b410      	push	{r4}
 8015e4c:	e001      	b.n	8015e52 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8015e4e:	6800      	ldr	r0, [r0, #0]
 8015e50:	b128      	cbz	r0, 8015e5e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8015e52:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8015e56:	4299      	cmp	r1, r3
 8015e58:	bf08      	it	eq
 8015e5a:	4294      	cmpeq	r4, r2
 8015e5c:	d1f7      	bne.n	8015e4e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8015e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e62:	4770      	bx	lr
 8015e64:	4770      	bx	lr
 8015e66:	bf00      	nop

08015e68 <rclc_action_find_handle_by_result_request_sequence_number>:
 8015e68:	b170      	cbz	r0, 8015e88 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015e6a:	68c0      	ldr	r0, [r0, #12]
 8015e6c:	b160      	cbz	r0, 8015e88 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015e6e:	b410      	push	{r4}
 8015e70:	e001      	b.n	8015e76 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8015e72:	6800      	ldr	r0, [r0, #0]
 8015e74:	b128      	cbz	r0, 8015e82 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8015e76:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8015e7a:	4299      	cmp	r1, r3
 8015e7c:	bf08      	it	eq
 8015e7e:	4294      	cmpeq	r4, r2
 8015e80:	d1f7      	bne.n	8015e72 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8015e82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e86:	4770      	bx	lr
 8015e88:	4770      	bx	lr
 8015e8a:	bf00      	nop

08015e8c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8015e8c:	b170      	cbz	r0, 8015eac <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015e8e:	68c0      	ldr	r0, [r0, #12]
 8015e90:	b160      	cbz	r0, 8015eac <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015e92:	b410      	push	{r4}
 8015e94:	e001      	b.n	8015e9a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8015e96:	6800      	ldr	r0, [r0, #0]
 8015e98:	b128      	cbz	r0, 8015ea6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8015e9a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8015e9e:	4299      	cmp	r1, r3
 8015ea0:	bf08      	it	eq
 8015ea2:	4294      	cmpeq	r4, r2
 8015ea4:	d1f7      	bne.n	8015e96 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8015ea6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015eaa:	4770      	bx	lr
 8015eac:	4770      	bx	lr
 8015eae:	bf00      	nop

08015eb0 <rclc_action_find_first_handle_with_goal_response>:
 8015eb0:	b140      	cbz	r0, 8015ec4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8015eb2:	68c0      	ldr	r0, [r0, #12]
 8015eb4:	b910      	cbnz	r0, 8015ebc <rclc_action_find_first_handle_with_goal_response+0xc>
 8015eb6:	e005      	b.n	8015ec4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8015eb8:	6800      	ldr	r0, [r0, #0]
 8015eba:	b118      	cbz	r0, 8015ec4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8015ebc:	f890 3020 	ldrb.w	r3, [r0, #32]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d0f9      	beq.n	8015eb8 <rclc_action_find_first_handle_with_goal_response+0x8>
 8015ec4:	4770      	bx	lr
 8015ec6:	bf00      	nop

08015ec8 <rclc_action_find_first_handle_with_result_response>:
 8015ec8:	b140      	cbz	r0, 8015edc <rclc_action_find_first_handle_with_result_response+0x14>
 8015eca:	68c0      	ldr	r0, [r0, #12]
 8015ecc:	b910      	cbnz	r0, 8015ed4 <rclc_action_find_first_handle_with_result_response+0xc>
 8015ece:	e005      	b.n	8015edc <rclc_action_find_first_handle_with_result_response+0x14>
 8015ed0:	6800      	ldr	r0, [r0, #0]
 8015ed2:	b118      	cbz	r0, 8015edc <rclc_action_find_first_handle_with_result_response+0x14>
 8015ed4:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d0f9      	beq.n	8015ed0 <rclc_action_find_first_handle_with_result_response+0x8>
 8015edc:	4770      	bx	lr
 8015ede:	bf00      	nop

08015ee0 <rclc_action_server_response_goal_request>:
 8015ee0:	b198      	cbz	r0, 8015f0a <rclc_action_server_response_goal_request+0x2a>
 8015ee2:	b510      	push	{r4, lr}
 8015ee4:	6844      	ldr	r4, [r0, #4]
 8015ee6:	b086      	sub	sp, #24
 8015ee8:	2200      	movs	r2, #0
 8015eea:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8015eee:	460b      	mov	r3, r1
 8015ef0:	9205      	str	r2, [sp, #20]
 8015ef2:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8015ef6:	aa03      	add	r2, sp, #12
 8015ef8:	f104 0010 	add.w	r0, r4, #16
 8015efc:	f88d 300c 	strb.w	r3, [sp, #12]
 8015f00:	f7ff fd4a 	bl	8015998 <rcl_action_send_goal_response>
 8015f04:	b918      	cbnz	r0, 8015f0e <rclc_action_server_response_goal_request+0x2e>
 8015f06:	b006      	add	sp, #24
 8015f08:	bd10      	pop	{r4, pc}
 8015f0a:	200b      	movs	r0, #11
 8015f0c:	4770      	bx	lr
 8015f0e:	9001      	str	r0, [sp, #4]
 8015f10:	f7f7 f9f6 	bl	800d300 <rcutils_reset_error>
 8015f14:	9801      	ldr	r0, [sp, #4]
 8015f16:	b006      	add	sp, #24
 8015f18:	bd10      	pop	{r4, pc}
 8015f1a:	bf00      	nop
 8015f1c:	0000      	movs	r0, r0
	...

08015f20 <rclc_action_server_goal_cancel_accept>:
 8015f20:	b310      	cbz	r0, 8015f68 <rclc_action_server_goal_cancel_accept+0x48>
 8015f22:	b510      	push	{r4, lr}
 8015f24:	b090      	sub	sp, #64	@ 0x40
 8015f26:	4604      	mov	r4, r0
 8015f28:	a806      	add	r0, sp, #24
 8015f2a:	f7ff fefd 	bl	8015d28 <rcl_action_get_zero_initialized_cancel_response>
 8015f2e:	2300      	movs	r3, #0
 8015f30:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8015f34:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8015f38:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8015f3c:	f88d 3018 	strb.w	r3, [sp, #24]
 8015f40:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8015f44:	f8cd d01c 	str.w	sp, [sp, #28]
 8015f48:	46ec      	mov	ip, sp
 8015f4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015f4e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8015f70 <rclc_action_server_goal_cancel_accept+0x50>
 8015f52:	6860      	ldr	r0, [r4, #4]
 8015f54:	aa06      	add	r2, sp, #24
 8015f56:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8015f5a:	3010      	adds	r0, #16
 8015f5c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015f60:	f7ff fdd2 	bl	8015b08 <rcl_action_send_cancel_response>
 8015f64:	b010      	add	sp, #64	@ 0x40
 8015f66:	bd10      	pop	{r4, pc}
 8015f68:	200b      	movs	r0, #11
 8015f6a:	4770      	bx	lr
 8015f6c:	f3af 8000 	nop.w
 8015f70:	00000001 	.word	0x00000001
 8015f74:	00000001 	.word	0x00000001

08015f78 <rclc_action_server_goal_cancel_reject>:
 8015f78:	b082      	sub	sp, #8
 8015f7a:	b530      	push	{r4, r5, lr}
 8015f7c:	b08b      	sub	sp, #44	@ 0x2c
 8015f7e:	ac0e      	add	r4, sp, #56	@ 0x38
 8015f80:	e884 000c 	stmia.w	r4, {r2, r3}
 8015f84:	b188      	cbz	r0, 8015faa <rclc_action_server_goal_cancel_reject+0x32>
 8015f86:	4604      	mov	r4, r0
 8015f88:	a801      	add	r0, sp, #4
 8015f8a:	460d      	mov	r5, r1
 8015f8c:	f7ff fecc 	bl	8015d28 <rcl_action_get_zero_initialized_cancel_response>
 8015f90:	aa01      	add	r2, sp, #4
 8015f92:	a90e      	add	r1, sp, #56	@ 0x38
 8015f94:	f104 0010 	add.w	r0, r4, #16
 8015f98:	f88d 5004 	strb.w	r5, [sp, #4]
 8015f9c:	f7ff fdb4 	bl	8015b08 <rcl_action_send_cancel_response>
 8015fa0:	b00b      	add	sp, #44	@ 0x2c
 8015fa2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015fa6:	b002      	add	sp, #8
 8015fa8:	4770      	bx	lr
 8015faa:	200b      	movs	r0, #11
 8015fac:	b00b      	add	sp, #44	@ 0x2c
 8015fae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015fb2:	b002      	add	sp, #8
 8015fb4:	4770      	bx	lr
 8015fb6:	bf00      	nop

08015fb8 <__atomic_load_8>:
 8015fb8:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8015fbc:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8015fc0:	4a15      	ldr	r2, [pc, #84]	@ (8016018 <__atomic_load_8+0x60>)
 8015fc2:	4b16      	ldr	r3, [pc, #88]	@ (801601c <__atomic_load_8+0x64>)
 8015fc4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8015fc8:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8015fcc:	fb02 f101 	mul.w	r1, r2, r1
 8015fd0:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8015fd4:	fba3 2301 	umull	r2, r3, r3, r1
 8015fd8:	091b      	lsrs	r3, r3, #4
 8015fda:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8015fde:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8015fe2:	b4d0      	push	{r4, r6, r7}
 8015fe4:	4c0e      	ldr	r4, [pc, #56]	@ (8016020 <__atomic_load_8+0x68>)
 8015fe6:	1ac9      	subs	r1, r1, r3
 8015fe8:	1862      	adds	r2, r4, r1
 8015fea:	f04f 0c01 	mov.w	ip, #1
 8015fee:	e8d2 3f4f 	ldrexb	r3, [r2]
 8015ff2:	e8c2 cf46 	strexb	r6, ip, [r2]
 8015ff6:	2e00      	cmp	r6, #0
 8015ff8:	d1f9      	bne.n	8015fee <__atomic_load_8+0x36>
 8015ffa:	f3bf 8f5b 	dmb	ish
 8015ffe:	b2db      	uxtb	r3, r3
 8016000:	2b00      	cmp	r3, #0
 8016002:	d1f4      	bne.n	8015fee <__atomic_load_8+0x36>
 8016004:	e9d0 6700 	ldrd	r6, r7, [r0]
 8016008:	f3bf 8f5b 	dmb	ish
 801600c:	5463      	strb	r3, [r4, r1]
 801600e:	4630      	mov	r0, r6
 8016010:	4639      	mov	r1, r7
 8016012:	bcd0      	pop	{r4, r6, r7}
 8016014:	4770      	bx	lr
 8016016:	bf00      	nop
 8016018:	27d4eb2d 	.word	0x27d4eb2d
 801601c:	b21642c9 	.word	0xb21642c9
 8016020:	2000af24 	.word	0x2000af24

08016024 <__atomic_store_8>:
 8016024:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016028:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 801602c:	b570      	push	{r4, r5, r6, lr}
 801602e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016032:	4c14      	ldr	r4, [pc, #80]	@ (8016084 <__atomic_store_8+0x60>)
 8016034:	4d14      	ldr	r5, [pc, #80]	@ (8016088 <__atomic_store_8+0x64>)
 8016036:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801603a:	fb04 f101 	mul.w	r1, r4, r1
 801603e:	4c13      	ldr	r4, [pc, #76]	@ (801608c <__atomic_store_8+0x68>)
 8016040:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8016044:	fba4 4e01 	umull	r4, lr, r4, r1
 8016048:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 801604c:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8016050:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 8016054:	eba1 0e0e 	sub.w	lr, r1, lr
 8016058:	eb05 0c0e 	add.w	ip, r5, lr
 801605c:	f04f 0401 	mov.w	r4, #1
 8016060:	e8dc 1f4f 	ldrexb	r1, [ip]
 8016064:	e8cc 4f46 	strexb	r6, r4, [ip]
 8016068:	2e00      	cmp	r6, #0
 801606a:	d1f9      	bne.n	8016060 <__atomic_store_8+0x3c>
 801606c:	f3bf 8f5b 	dmb	ish
 8016070:	b2c9      	uxtb	r1, r1
 8016072:	2900      	cmp	r1, #0
 8016074:	d1f4      	bne.n	8016060 <__atomic_store_8+0x3c>
 8016076:	e9c0 2300 	strd	r2, r3, [r0]
 801607a:	f3bf 8f5b 	dmb	ish
 801607e:	f805 100e 	strb.w	r1, [r5, lr]
 8016082:	bd70      	pop	{r4, r5, r6, pc}
 8016084:	27d4eb2d 	.word	0x27d4eb2d
 8016088:	2000af24 	.word	0x2000af24
 801608c:	b21642c9 	.word	0xb21642c9

08016090 <__atomic_exchange_8>:
 8016090:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8016094:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 8016098:	4916      	ldr	r1, [pc, #88]	@ (80160f4 <__atomic_exchange_8+0x64>)
 801609a:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801609e:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 80160a2:	fb01 fc0c 	mul.w	ip, r1, ip
 80160a6:	4914      	ldr	r1, [pc, #80]	@ (80160f8 <__atomic_exchange_8+0x68>)
 80160a8:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 80160ac:	b570      	push	{r4, r5, r6, lr}
 80160ae:	4605      	mov	r5, r0
 80160b0:	fba1 010c 	umull	r0, r1, r1, ip
 80160b4:	0909      	lsrs	r1, r1, #4
 80160b6:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80160ba:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 80160be:	4e0f      	ldr	r6, [pc, #60]	@ (80160fc <__atomic_exchange_8+0x6c>)
 80160c0:	ebac 0c01 	sub.w	ip, ip, r1
 80160c4:	eb06 010c 	add.w	r1, r6, ip
 80160c8:	f04f 0e01 	mov.w	lr, #1
 80160cc:	e8d1 4f4f 	ldrexb	r4, [r1]
 80160d0:	e8c1 ef40 	strexb	r0, lr, [r1]
 80160d4:	2800      	cmp	r0, #0
 80160d6:	d1f9      	bne.n	80160cc <__atomic_exchange_8+0x3c>
 80160d8:	f3bf 8f5b 	dmb	ish
 80160dc:	b2e4      	uxtb	r4, r4
 80160de:	2c00      	cmp	r4, #0
 80160e0:	d1f4      	bne.n	80160cc <__atomic_exchange_8+0x3c>
 80160e2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80160e6:	e9c5 2300 	strd	r2, r3, [r5]
 80160ea:	f3bf 8f5b 	dmb	ish
 80160ee:	f806 400c 	strb.w	r4, [r6, ip]
 80160f2:	bd70      	pop	{r4, r5, r6, pc}
 80160f4:	27d4eb2d 	.word	0x27d4eb2d
 80160f8:	b21642c9 	.word	0xb21642c9
 80160fc:	2000af24 	.word	0x2000af24

08016100 <rcutils_get_env>:
 8016100:	b168      	cbz	r0, 801611e <rcutils_get_env+0x1e>
 8016102:	b510      	push	{r4, lr}
 8016104:	460c      	mov	r4, r1
 8016106:	b129      	cbz	r1, 8016114 <rcutils_get_env+0x14>
 8016108:	f002 fed8 	bl	8018ebc <getenv>
 801610c:	b120      	cbz	r0, 8016118 <rcutils_get_env+0x18>
 801610e:	6020      	str	r0, [r4, #0]
 8016110:	2000      	movs	r0, #0
 8016112:	bd10      	pop	{r4, pc}
 8016114:	4803      	ldr	r0, [pc, #12]	@ (8016124 <rcutils_get_env+0x24>)
 8016116:	bd10      	pop	{r4, pc}
 8016118:	4b03      	ldr	r3, [pc, #12]	@ (8016128 <rcutils_get_env+0x28>)
 801611a:	6023      	str	r3, [r4, #0]
 801611c:	bd10      	pop	{r4, pc}
 801611e:	4803      	ldr	r0, [pc, #12]	@ (801612c <rcutils_get_env+0x2c>)
 8016120:	4770      	bx	lr
 8016122:	bf00      	nop
 8016124:	0801aa98 	.word	0x0801aa98
 8016128:	0801ae74 	.word	0x0801ae74
 801612c:	0801aa7c 	.word	0x0801aa7c

08016130 <rcutils_format_string_limit>:
 8016130:	b40f      	push	{r0, r1, r2, r3}
 8016132:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016134:	b083      	sub	sp, #12
 8016136:	ac08      	add	r4, sp, #32
 8016138:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801613a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801613e:	b34e      	cbz	r6, 8016194 <rcutils_format_string_limit+0x64>
 8016140:	a808      	add	r0, sp, #32
 8016142:	f7f7 f8b7 	bl	800d2b4 <rcutils_allocator_is_valid>
 8016146:	b328      	cbz	r0, 8016194 <rcutils_format_string_limit+0x64>
 8016148:	2100      	movs	r1, #0
 801614a:	ab0f      	add	r3, sp, #60	@ 0x3c
 801614c:	4632      	mov	r2, r6
 801614e:	4608      	mov	r0, r1
 8016150:	e9cd 3300 	strd	r3, r3, [sp]
 8016154:	f000 f8f4 	bl	8016340 <rcutils_vsnprintf>
 8016158:	1c43      	adds	r3, r0, #1
 801615a:	4605      	mov	r5, r0
 801615c:	d01a      	beq.n	8016194 <rcutils_format_string_limit+0x64>
 801615e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016160:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016162:	1c47      	adds	r7, r0, #1
 8016164:	429f      	cmp	r7, r3
 8016166:	bf84      	itt	hi
 8016168:	461f      	movhi	r7, r3
 801616a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 801616e:	4638      	mov	r0, r7
 8016170:	9b08      	ldr	r3, [sp, #32]
 8016172:	4798      	blx	r3
 8016174:	4604      	mov	r4, r0
 8016176:	b168      	cbz	r0, 8016194 <rcutils_format_string_limit+0x64>
 8016178:	9b01      	ldr	r3, [sp, #4]
 801617a:	4632      	mov	r2, r6
 801617c:	4639      	mov	r1, r7
 801617e:	f000 f8df 	bl	8016340 <rcutils_vsnprintf>
 8016182:	2800      	cmp	r0, #0
 8016184:	db02      	blt.n	801618c <rcutils_format_string_limit+0x5c>
 8016186:	2300      	movs	r3, #0
 8016188:	5563      	strb	r3, [r4, r5]
 801618a:	e004      	b.n	8016196 <rcutils_format_string_limit+0x66>
 801618c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801618e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016190:	4620      	mov	r0, r4
 8016192:	4798      	blx	r3
 8016194:	2400      	movs	r4, #0
 8016196:	4620      	mov	r0, r4
 8016198:	b003      	add	sp, #12
 801619a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801619e:	b004      	add	sp, #16
 80161a0:	4770      	bx	lr
 80161a2:	bf00      	nop

080161a4 <rcutils_repl_str>:
 80161a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161a8:	ed2d 8b02 	vpush	{d8}
 80161ac:	b087      	sub	sp, #28
 80161ae:	4680      	mov	r8, r0
 80161b0:	4608      	mov	r0, r1
 80161b2:	f8cd 8004 	str.w	r8, [sp, #4]
 80161b6:	ee08 2a10 	vmov	s16, r2
 80161ba:	468a      	mov	sl, r1
 80161bc:	4699      	mov	r9, r3
 80161be:	f7ea f839 	bl	8000234 <strlen>
 80161c2:	2600      	movs	r6, #0
 80161c4:	4647      	mov	r7, r8
 80161c6:	9002      	str	r0, [sp, #8]
 80161c8:	46b3      	mov	fp, r6
 80161ca:	2510      	movs	r5, #16
 80161cc:	46b0      	mov	r8, r6
 80161ce:	e01d      	b.n	801620c <rcutils_repl_str+0x68>
 80161d0:	f10b 0b01 	add.w	fp, fp, #1
 80161d4:	455e      	cmp	r6, fp
 80161d6:	d211      	bcs.n	80161fc <rcutils_repl_str+0x58>
 80161d8:	442e      	add	r6, r5
 80161da:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80161de:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80161e2:	00b1      	lsls	r1, r6, #2
 80161e4:	4798      	blx	r3
 80161e6:	2800      	cmp	r0, #0
 80161e8:	f000 8088 	beq.w	80162fc <rcutils_repl_str+0x158>
 80161ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80161f0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 80161f4:	4680      	mov	r8, r0
 80161f6:	bf28      	it	cs
 80161f8:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 80161fc:	9a01      	ldr	r2, [sp, #4]
 80161fe:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 8016202:	1aa2      	subs	r2, r4, r2
 8016204:	f843 2c04 	str.w	r2, [r3, #-4]
 8016208:	9b02      	ldr	r3, [sp, #8]
 801620a:	18e7      	adds	r7, r4, r3
 801620c:	4651      	mov	r1, sl
 801620e:	4638      	mov	r0, r7
 8016210:	f003 fb3d 	bl	801988e <strstr>
 8016214:	4604      	mov	r4, r0
 8016216:	4640      	mov	r0, r8
 8016218:	2c00      	cmp	r4, #0
 801621a:	d1d9      	bne.n	80161d0 <rcutils_repl_str+0x2c>
 801621c:	46b8      	mov	r8, r7
 801621e:	4607      	mov	r7, r0
 8016220:	4640      	mov	r0, r8
 8016222:	f7ea f807 	bl	8000234 <strlen>
 8016226:	9b01      	ldr	r3, [sp, #4]
 8016228:	eba8 0303 	sub.w	r3, r8, r3
 801622c:	181c      	adds	r4, r3, r0
 801622e:	9404      	str	r4, [sp, #16]
 8016230:	f1bb 0f00 	cmp.w	fp, #0
 8016234:	d04a      	beq.n	80162cc <rcutils_repl_str+0x128>
 8016236:	ee18 0a10 	vmov	r0, s16
 801623a:	f7e9 fffb 	bl	8000234 <strlen>
 801623e:	9b02      	ldr	r3, [sp, #8]
 8016240:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8016244:	1ac3      	subs	r3, r0, r3
 8016246:	fb0b 4303 	mla	r3, fp, r3, r4
 801624a:	461a      	mov	r2, r3
 801624c:	9305      	str	r3, [sp, #20]
 801624e:	4606      	mov	r6, r0
 8016250:	f8d9 3000 	ldr.w	r3, [r9]
 8016254:	1c50      	adds	r0, r2, #1
 8016256:	4798      	blx	r3
 8016258:	9003      	str	r0, [sp, #12]
 801625a:	2800      	cmp	r0, #0
 801625c:	d04f      	beq.n	80162fe <rcutils_repl_str+0x15a>
 801625e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016262:	683a      	ldr	r2, [r7, #0]
 8016264:	4641      	mov	r1, r8
 8016266:	f003 fbb4 	bl	80199d2 <memcpy>
 801626a:	683d      	ldr	r5, [r7, #0]
 801626c:	9b03      	ldr	r3, [sp, #12]
 801626e:	9701      	str	r7, [sp, #4]
 8016270:	46ba      	mov	sl, r7
 8016272:	441d      	add	r5, r3
 8016274:	9f02      	ldr	r7, [sp, #8]
 8016276:	f8cd 9008 	str.w	r9, [sp, #8]
 801627a:	2401      	movs	r4, #1
 801627c:	46d1      	mov	r9, sl
 801627e:	ee18 aa10 	vmov	sl, s16
 8016282:	e00a      	b.n	801629a <rcutils_repl_str+0xf6>
 8016284:	f8d9 5000 	ldr.w	r5, [r9]
 8016288:	1aaa      	subs	r2, r5, r2
 801628a:	1885      	adds	r5, r0, r2
 801628c:	f003 fba1 	bl	80199d2 <memcpy>
 8016290:	45a3      	cmp	fp, r4
 8016292:	f104 0201 	add.w	r2, r4, #1
 8016296:	d935      	bls.n	8016304 <rcutils_repl_str+0x160>
 8016298:	4614      	mov	r4, r2
 801629a:	4632      	mov	r2, r6
 801629c:	4651      	mov	r1, sl
 801629e:	4628      	mov	r0, r5
 80162a0:	f003 fb97 	bl	80199d2 <memcpy>
 80162a4:	f859 2b04 	ldr.w	r2, [r9], #4
 80162a8:	45a3      	cmp	fp, r4
 80162aa:	443a      	add	r2, r7
 80162ac:	eb05 0006 	add.w	r0, r5, r6
 80162b0:	eb08 0102 	add.w	r1, r8, r2
 80162b4:	d1e6      	bne.n	8016284 <rcutils_repl_str+0xe0>
 80162b6:	9b04      	ldr	r3, [sp, #16]
 80162b8:	1a9a      	subs	r2, r3, r2
 80162ba:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80162be:	f003 fb88 	bl	80199d2 <memcpy>
 80162c2:	9a03      	ldr	r2, [sp, #12]
 80162c4:	9905      	ldr	r1, [sp, #20]
 80162c6:	2300      	movs	r3, #0
 80162c8:	5453      	strb	r3, [r2, r1]
 80162ca:	e00b      	b.n	80162e4 <rcutils_repl_str+0x140>
 80162cc:	4620      	mov	r0, r4
 80162ce:	f8d9 3000 	ldr.w	r3, [r9]
 80162d2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80162d6:	3001      	adds	r0, #1
 80162d8:	4798      	blx	r3
 80162da:	9003      	str	r0, [sp, #12]
 80162dc:	b110      	cbz	r0, 80162e4 <rcutils_repl_str+0x140>
 80162de:	9901      	ldr	r1, [sp, #4]
 80162e0:	f003 fb6f 	bl	80199c2 <strcpy>
 80162e4:	4638      	mov	r0, r7
 80162e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80162ea:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80162ee:	4798      	blx	r3
 80162f0:	9803      	ldr	r0, [sp, #12]
 80162f2:	b007      	add	sp, #28
 80162f4:	ecbd 8b02 	vpop	{d8}
 80162f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162fc:	4647      	mov	r7, r8
 80162fe:	2300      	movs	r3, #0
 8016300:	9303      	str	r3, [sp, #12]
 8016302:	e7ef      	b.n	80162e4 <rcutils_repl_str+0x140>
 8016304:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8016308:	e7db      	b.n	80162c2 <rcutils_repl_str+0x11e>
 801630a:	bf00      	nop

0801630c <rcutils_snprintf>:
 801630c:	b40c      	push	{r2, r3}
 801630e:	b530      	push	{r4, r5, lr}
 8016310:	b083      	sub	sp, #12
 8016312:	ab06      	add	r3, sp, #24
 8016314:	f853 2b04 	ldr.w	r2, [r3], #4
 8016318:	9301      	str	r3, [sp, #4]
 801631a:	b152      	cbz	r2, 8016332 <rcutils_snprintf+0x26>
 801631c:	b138      	cbz	r0, 801632e <rcutils_snprintf+0x22>
 801631e:	b141      	cbz	r1, 8016332 <rcutils_snprintf+0x26>
 8016320:	f003 f9c2 	bl	80196a8 <vsniprintf>
 8016324:	b003      	add	sp, #12
 8016326:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801632a:	b002      	add	sp, #8
 801632c:	4770      	bx	lr
 801632e:	2900      	cmp	r1, #0
 8016330:	d0f6      	beq.n	8016320 <rcutils_snprintf+0x14>
 8016332:	f003 fb19 	bl	8019968 <__errno>
 8016336:	2316      	movs	r3, #22
 8016338:	6003      	str	r3, [r0, #0]
 801633a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801633e:	e7f1      	b.n	8016324 <rcutils_snprintf+0x18>

08016340 <rcutils_vsnprintf>:
 8016340:	b570      	push	{r4, r5, r6, lr}
 8016342:	b13a      	cbz	r2, 8016354 <rcutils_vsnprintf+0x14>
 8016344:	b120      	cbz	r0, 8016350 <rcutils_vsnprintf+0x10>
 8016346:	b129      	cbz	r1, 8016354 <rcutils_vsnprintf+0x14>
 8016348:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801634c:	f003 b9ac 	b.w	80196a8 <vsniprintf>
 8016350:	2900      	cmp	r1, #0
 8016352:	d0f9      	beq.n	8016348 <rcutils_vsnprintf+0x8>
 8016354:	f003 fb08 	bl	8019968 <__errno>
 8016358:	2316      	movs	r3, #22
 801635a:	6003      	str	r3, [r0, #0]
 801635c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016360:	bd70      	pop	{r4, r5, r6, pc}
 8016362:	bf00      	nop

08016364 <rcutils_strdup>:
 8016364:	b084      	sub	sp, #16
 8016366:	b570      	push	{r4, r5, r6, lr}
 8016368:	b082      	sub	sp, #8
 801636a:	ac07      	add	r4, sp, #28
 801636c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8016370:	4605      	mov	r5, r0
 8016372:	b1b0      	cbz	r0, 80163a2 <rcutils_strdup+0x3e>
 8016374:	f7e9 ff5e 	bl	8000234 <strlen>
 8016378:	1c42      	adds	r2, r0, #1
 801637a:	9b07      	ldr	r3, [sp, #28]
 801637c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801637e:	9201      	str	r2, [sp, #4]
 8016380:	4606      	mov	r6, r0
 8016382:	4610      	mov	r0, r2
 8016384:	4798      	blx	r3
 8016386:	4604      	mov	r4, r0
 8016388:	b128      	cbz	r0, 8016396 <rcutils_strdup+0x32>
 801638a:	9a01      	ldr	r2, [sp, #4]
 801638c:	4629      	mov	r1, r5
 801638e:	f003 fb20 	bl	80199d2 <memcpy>
 8016392:	2300      	movs	r3, #0
 8016394:	55a3      	strb	r3, [r4, r6]
 8016396:	4620      	mov	r0, r4
 8016398:	b002      	add	sp, #8
 801639a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801639e:	b004      	add	sp, #16
 80163a0:	4770      	bx	lr
 80163a2:	4604      	mov	r4, r0
 80163a4:	e7f7      	b.n	8016396 <rcutils_strdup+0x32>
 80163a6:	bf00      	nop

080163a8 <rcutils_strndup>:
 80163a8:	b082      	sub	sp, #8
 80163aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163ac:	ac06      	add	r4, sp, #24
 80163ae:	e884 000c 	stmia.w	r4, {r2, r3}
 80163b2:	4605      	mov	r5, r0
 80163b4:	b188      	cbz	r0, 80163da <rcutils_strndup+0x32>
 80163b6:	1c4f      	adds	r7, r1, #1
 80163b8:	460e      	mov	r6, r1
 80163ba:	4638      	mov	r0, r7
 80163bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80163be:	4790      	blx	r2
 80163c0:	4604      	mov	r4, r0
 80163c2:	b128      	cbz	r0, 80163d0 <rcutils_strndup+0x28>
 80163c4:	463a      	mov	r2, r7
 80163c6:	4629      	mov	r1, r5
 80163c8:	f003 fb03 	bl	80199d2 <memcpy>
 80163cc:	2300      	movs	r3, #0
 80163ce:	55a3      	strb	r3, [r4, r6]
 80163d0:	4620      	mov	r0, r4
 80163d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80163d6:	b002      	add	sp, #8
 80163d8:	4770      	bx	lr
 80163da:	4604      	mov	r4, r0
 80163dc:	e7f8      	b.n	80163d0 <rcutils_strndup+0x28>
 80163de:	bf00      	nop

080163e0 <rcutils_get_zero_initialized_string_map>:
 80163e0:	4b01      	ldr	r3, [pc, #4]	@ (80163e8 <rcutils_get_zero_initialized_string_map+0x8>)
 80163e2:	2000      	movs	r0, #0
 80163e4:	6018      	str	r0, [r3, #0]
 80163e6:	4770      	bx	lr
 80163e8:	2000af3c 	.word	0x2000af3c

080163ec <rcutils_string_map_reserve>:
 80163ec:	2800      	cmp	r0, #0
 80163ee:	d05f      	beq.n	80164b0 <rcutils_string_map_reserve+0xc4>
 80163f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163f4:	460c      	mov	r4, r1
 80163f6:	6801      	ldr	r1, [r0, #0]
 80163f8:	b082      	sub	sp, #8
 80163fa:	4605      	mov	r5, r0
 80163fc:	b129      	cbz	r1, 801640a <rcutils_string_map_reserve+0x1e>
 80163fe:	68cb      	ldr	r3, [r1, #12]
 8016400:	42a3      	cmp	r3, r4
 8016402:	d906      	bls.n	8016412 <rcutils_string_map_reserve+0x26>
 8016404:	461c      	mov	r4, r3
 8016406:	2900      	cmp	r1, #0
 8016408:	d1f9      	bne.n	80163fe <rcutils_string_map_reserve+0x12>
 801640a:	201f      	movs	r0, #31
 801640c:	b002      	add	sp, #8
 801640e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016412:	688b      	ldr	r3, [r1, #8]
 8016414:	42a3      	cmp	r3, r4
 8016416:	d047      	beq.n	80164a8 <rcutils_string_map_reserve+0xbc>
 8016418:	6a0e      	ldr	r6, [r1, #32]
 801641a:	2c00      	cmp	r4, #0
 801641c:	d034      	beq.n	8016488 <rcutils_string_map_reserve+0x9c>
 801641e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8016422:	d243      	bcs.n	80164ac <rcutils_string_map_reserve+0xc0>
 8016424:	00a7      	lsls	r7, r4, #2
 8016426:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801642a:	6808      	ldr	r0, [r1, #0]
 801642c:	4632      	mov	r2, r6
 801642e:	4639      	mov	r1, r7
 8016430:	47c0      	blx	r8
 8016432:	2800      	cmp	r0, #0
 8016434:	d03a      	beq.n	80164ac <rcutils_string_map_reserve+0xc0>
 8016436:	682b      	ldr	r3, [r5, #0]
 8016438:	4632      	mov	r2, r6
 801643a:	6018      	str	r0, [r3, #0]
 801643c:	4639      	mov	r1, r7
 801643e:	6858      	ldr	r0, [r3, #4]
 8016440:	47c0      	blx	r8
 8016442:	2800      	cmp	r0, #0
 8016444:	d032      	beq.n	80164ac <rcutils_string_map_reserve+0xc0>
 8016446:	682d      	ldr	r5, [r5, #0]
 8016448:	68ab      	ldr	r3, [r5, #8]
 801644a:	6068      	str	r0, [r5, #4]
 801644c:	42a3      	cmp	r3, r4
 801644e:	d226      	bcs.n	801649e <rcutils_string_map_reserve+0xb2>
 8016450:	682a      	ldr	r2, [r5, #0]
 8016452:	eb00 0c07 	add.w	ip, r0, r7
 8016456:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 801645a:	45e6      	cmp	lr, ip
 801645c:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8016460:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8016464:	d203      	bcs.n	801646e <rcutils_string_map_reserve+0x82>
 8016466:	eb02 0c07 	add.w	ip, r2, r7
 801646a:	4566      	cmp	r6, ip
 801646c:	d322      	bcc.n	80164b4 <rcutils_string_map_reserve+0xc8>
 801646e:	1ae3      	subs	r3, r4, r3
 8016470:	009a      	lsls	r2, r3, #2
 8016472:	4670      	mov	r0, lr
 8016474:	2100      	movs	r1, #0
 8016476:	9201      	str	r2, [sp, #4]
 8016478:	f003 f9e2 	bl	8019840 <memset>
 801647c:	9a01      	ldr	r2, [sp, #4]
 801647e:	2100      	movs	r1, #0
 8016480:	4630      	mov	r0, r6
 8016482:	f003 f9dd 	bl	8019840 <memset>
 8016486:	e00a      	b.n	801649e <rcutils_string_map_reserve+0xb2>
 8016488:	694f      	ldr	r7, [r1, #20]
 801648a:	6808      	ldr	r0, [r1, #0]
 801648c:	4631      	mov	r1, r6
 801648e:	47b8      	blx	r7
 8016490:	682b      	ldr	r3, [r5, #0]
 8016492:	4631      	mov	r1, r6
 8016494:	6858      	ldr	r0, [r3, #4]
 8016496:	601c      	str	r4, [r3, #0]
 8016498:	47b8      	blx	r7
 801649a:	682d      	ldr	r5, [r5, #0]
 801649c:	606c      	str	r4, [r5, #4]
 801649e:	2000      	movs	r0, #0
 80164a0:	60ac      	str	r4, [r5, #8]
 80164a2:	b002      	add	sp, #8
 80164a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164a8:	2000      	movs	r0, #0
 80164aa:	e7af      	b.n	801640c <rcutils_string_map_reserve+0x20>
 80164ac:	200a      	movs	r0, #10
 80164ae:	e7ad      	b.n	801640c <rcutils_string_map_reserve+0x20>
 80164b0:	200b      	movs	r0, #11
 80164b2:	4770      	bx	lr
 80164b4:	1f0b      	subs	r3, r1, #4
 80164b6:	4418      	add	r0, r3
 80164b8:	4413      	add	r3, r2
 80164ba:	3a04      	subs	r2, #4
 80164bc:	4417      	add	r7, r2
 80164be:	2200      	movs	r2, #0
 80164c0:	f843 2f04 	str.w	r2, [r3, #4]!
 80164c4:	42bb      	cmp	r3, r7
 80164c6:	f840 2f04 	str.w	r2, [r0, #4]!
 80164ca:	d1f9      	bne.n	80164c0 <rcutils_string_map_reserve+0xd4>
 80164cc:	e7e7      	b.n	801649e <rcutils_string_map_reserve+0xb2>
 80164ce:	bf00      	nop

080164d0 <rcutils_string_map_init>:
 80164d0:	b082      	sub	sp, #8
 80164d2:	b570      	push	{r4, r5, r6, lr}
 80164d4:	ac04      	add	r4, sp, #16
 80164d6:	e884 000c 	stmia.w	r4, {r2, r3}
 80164da:	b380      	cbz	r0, 801653e <rcutils_string_map_init+0x6e>
 80164dc:	6806      	ldr	r6, [r0, #0]
 80164de:	4604      	mov	r4, r0
 80164e0:	b12e      	cbz	r6, 80164ee <rcutils_string_map_init+0x1e>
 80164e2:	251e      	movs	r5, #30
 80164e4:	4628      	mov	r0, r5
 80164e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80164ea:	b002      	add	sp, #8
 80164ec:	4770      	bx	lr
 80164ee:	a804      	add	r0, sp, #16
 80164f0:	460d      	mov	r5, r1
 80164f2:	f7f6 fedf 	bl	800d2b4 <rcutils_allocator_is_valid>
 80164f6:	b310      	cbz	r0, 801653e <rcutils_string_map_init+0x6e>
 80164f8:	9b04      	ldr	r3, [sp, #16]
 80164fa:	9908      	ldr	r1, [sp, #32]
 80164fc:	2024      	movs	r0, #36	@ 0x24
 80164fe:	4798      	blx	r3
 8016500:	6020      	str	r0, [r4, #0]
 8016502:	b310      	cbz	r0, 801654a <rcutils_string_map_init+0x7a>
 8016504:	f10d 0e10 	add.w	lr, sp, #16
 8016508:	e9c0 6600 	strd	r6, r6, [r0]
 801650c:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016510:	f100 0c10 	add.w	ip, r0, #16
 8016514:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016518:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801651c:	f8de 3000 	ldr.w	r3, [lr]
 8016520:	f8cc 3000 	str.w	r3, [ip]
 8016524:	4629      	mov	r1, r5
 8016526:	4620      	mov	r0, r4
 8016528:	f7ff ff60 	bl	80163ec <rcutils_string_map_reserve>
 801652c:	4605      	mov	r5, r0
 801652e:	2800      	cmp	r0, #0
 8016530:	d0d8      	beq.n	80164e4 <rcutils_string_map_init+0x14>
 8016532:	9b05      	ldr	r3, [sp, #20]
 8016534:	9908      	ldr	r1, [sp, #32]
 8016536:	6820      	ldr	r0, [r4, #0]
 8016538:	4798      	blx	r3
 801653a:	6026      	str	r6, [r4, #0]
 801653c:	e7d2      	b.n	80164e4 <rcutils_string_map_init+0x14>
 801653e:	250b      	movs	r5, #11
 8016540:	4628      	mov	r0, r5
 8016542:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016546:	b002      	add	sp, #8
 8016548:	4770      	bx	lr
 801654a:	250a      	movs	r5, #10
 801654c:	e7ca      	b.n	80164e4 <rcutils_string_map_init+0x14>
 801654e:	bf00      	nop

08016550 <rcutils_string_map_fini>:
 8016550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016554:	b082      	sub	sp, #8
 8016556:	2800      	cmp	r0, #0
 8016558:	d03a      	beq.n	80165d0 <rcutils_string_map_fini+0x80>
 801655a:	6804      	ldr	r4, [r0, #0]
 801655c:	4606      	mov	r6, r0
 801655e:	2c00      	cmp	r4, #0
 8016560:	d032      	beq.n	80165c8 <rcutils_string_map_fini+0x78>
 8016562:	68a3      	ldr	r3, [r4, #8]
 8016564:	b32b      	cbz	r3, 80165b2 <rcutils_string_map_fini+0x62>
 8016566:	2500      	movs	r5, #0
 8016568:	6822      	ldr	r2, [r4, #0]
 801656a:	462f      	mov	r7, r5
 801656c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016570:	b1e0      	cbz	r0, 80165ac <rcutils_string_map_fini+0x5c>
 8016572:	6a21      	ldr	r1, [r4, #32]
 8016574:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8016578:	9101      	str	r1, [sp, #4]
 801657a:	47c0      	blx	r8
 801657c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016580:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016584:	9901      	ldr	r1, [sp, #4]
 8016586:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801658a:	47c0      	blx	r8
 801658c:	68e3      	ldr	r3, [r4, #12]
 801658e:	6862      	ldr	r2, [r4, #4]
 8016590:	3b01      	subs	r3, #1
 8016592:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016596:	60e3      	str	r3, [r4, #12]
 8016598:	6834      	ldr	r4, [r6, #0]
 801659a:	68a3      	ldr	r3, [r4, #8]
 801659c:	3501      	adds	r5, #1
 801659e:	429d      	cmp	r5, r3
 80165a0:	d207      	bcs.n	80165b2 <rcutils_string_map_fini+0x62>
 80165a2:	6822      	ldr	r2, [r4, #0]
 80165a4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80165a8:	2800      	cmp	r0, #0
 80165aa:	d1e2      	bne.n	8016572 <rcutils_string_map_fini+0x22>
 80165ac:	3501      	adds	r5, #1
 80165ae:	429d      	cmp	r5, r3
 80165b0:	d3dc      	bcc.n	801656c <rcutils_string_map_fini+0x1c>
 80165b2:	2100      	movs	r1, #0
 80165b4:	4630      	mov	r0, r6
 80165b6:	f7ff ff19 	bl	80163ec <rcutils_string_map_reserve>
 80165ba:	4604      	mov	r4, r0
 80165bc:	b920      	cbnz	r0, 80165c8 <rcutils_string_map_fini+0x78>
 80165be:	6830      	ldr	r0, [r6, #0]
 80165c0:	6943      	ldr	r3, [r0, #20]
 80165c2:	6a01      	ldr	r1, [r0, #32]
 80165c4:	4798      	blx	r3
 80165c6:	6034      	str	r4, [r6, #0]
 80165c8:	4620      	mov	r0, r4
 80165ca:	b002      	add	sp, #8
 80165cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165d0:	240b      	movs	r4, #11
 80165d2:	4620      	mov	r0, r4
 80165d4:	b002      	add	sp, #8
 80165d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165da:	bf00      	nop

080165dc <rcutils_string_map_getn>:
 80165dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165e0:	b300      	cbz	r0, 8016624 <rcutils_string_map_getn+0x48>
 80165e2:	6807      	ldr	r7, [r0, #0]
 80165e4:	b1ff      	cbz	r7, 8016626 <rcutils_string_map_getn+0x4a>
 80165e6:	4688      	mov	r8, r1
 80165e8:	b1e1      	cbz	r1, 8016624 <rcutils_string_map_getn+0x48>
 80165ea:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80165ee:	683e      	ldr	r6, [r7, #0]
 80165f0:	f1ba 0f00 	cmp.w	sl, #0
 80165f4:	d016      	beq.n	8016624 <rcutils_string_map_getn+0x48>
 80165f6:	4691      	mov	r9, r2
 80165f8:	3e04      	subs	r6, #4
 80165fa:	2400      	movs	r4, #0
 80165fc:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016600:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016604:	4628      	mov	r0, r5
 8016606:	3401      	adds	r4, #1
 8016608:	b155      	cbz	r5, 8016620 <rcutils_string_map_getn+0x44>
 801660a:	f7e9 fe13 	bl	8000234 <strlen>
 801660e:	4548      	cmp	r0, r9
 8016610:	4602      	mov	r2, r0
 8016612:	4629      	mov	r1, r5
 8016614:	bf38      	it	cc
 8016616:	464a      	movcc	r2, r9
 8016618:	4640      	mov	r0, r8
 801661a:	f003 f926 	bl	801986a <strncmp>
 801661e:	b128      	cbz	r0, 801662c <rcutils_string_map_getn+0x50>
 8016620:	45a2      	cmp	sl, r4
 8016622:	d1eb      	bne.n	80165fc <rcutils_string_map_getn+0x20>
 8016624:	2700      	movs	r7, #0
 8016626:	4638      	mov	r0, r7
 8016628:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	f853 700b 	ldr.w	r7, [r3, fp]
 8016632:	4638      	mov	r0, r7
 8016634:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016638 <rmw_get_zero_initialized_context>:
 8016638:	b510      	push	{r4, lr}
 801663a:	4604      	mov	r4, r0
 801663c:	3010      	adds	r0, #16
 801663e:	f7f6 fecb 	bl	800d3d8 <rmw_get_zero_initialized_init_options>
 8016642:	2300      	movs	r3, #0
 8016644:	2000      	movs	r0, #0
 8016646:	2100      	movs	r1, #0
 8016648:	e9c4 0100 	strd	r0, r1, [r4]
 801664c:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8016650:	60a3      	str	r3, [r4, #8]
 8016652:	4620      	mov	r0, r4
 8016654:	bd10      	pop	{r4, pc}
 8016656:	bf00      	nop

08016658 <rmw_time_equal>:
 8016658:	b4f0      	push	{r4, r5, r6, r7}
 801665a:	b084      	sub	sp, #16
 801665c:	ac04      	add	r4, sp, #16
 801665e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016662:	4603      	mov	r3, r0
 8016664:	4924      	ldr	r1, [pc, #144]	@ (80166f8 <rmw_time_equal+0xa0>)
 8016666:	9e03      	ldr	r6, [sp, #12]
 8016668:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 801666c:	2202      	movs	r2, #2
 801666e:	4299      	cmp	r1, r3
 8016670:	41aa      	sbcs	r2, r5
 8016672:	d330      	bcc.n	80166d6 <rmw_time_equal+0x7e>
 8016674:	4c21      	ldr	r4, [pc, #132]	@ (80166fc <rmw_time_equal+0xa4>)
 8016676:	fba3 3204 	umull	r3, r2, r3, r4
 801667a:	fb04 2205 	mla	r2, r4, r5, r2
 801667e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016682:	43dd      	mvns	r5, r3
 8016684:	1a8c      	subs	r4, r1, r2
 8016686:	4285      	cmp	r5, r0
 8016688:	41b4      	sbcs	r4, r6
 801668a:	d332      	bcc.n	80166f2 <rmw_time_equal+0x9a>
 801668c:	eb10 0c03 	adds.w	ip, r0, r3
 8016690:	eb42 0106 	adc.w	r1, r2, r6
 8016694:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8016698:	4817      	ldr	r0, [pc, #92]	@ (80166f8 <rmw_time_equal+0xa0>)
 801669a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801669c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801669e:	2202      	movs	r2, #2
 80166a0:	4298      	cmp	r0, r3
 80166a2:	41b2      	sbcs	r2, r6
 80166a4:	d31c      	bcc.n	80166e0 <rmw_time_equal+0x88>
 80166a6:	4c15      	ldr	r4, [pc, #84]	@ (80166fc <rmw_time_equal+0xa4>)
 80166a8:	fba3 3204 	umull	r3, r2, r3, r4
 80166ac:	fb04 2206 	mla	r2, r4, r6, r2
 80166b0:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80166b4:	43de      	mvns	r6, r3
 80166b6:	1a84      	subs	r4, r0, r2
 80166b8:	42ae      	cmp	r6, r5
 80166ba:	41bc      	sbcs	r4, r7
 80166bc:	d315      	bcc.n	80166ea <rmw_time_equal+0x92>
 80166be:	195b      	adds	r3, r3, r5
 80166c0:	eb42 0207 	adc.w	r2, r2, r7
 80166c4:	428a      	cmp	r2, r1
 80166c6:	bf08      	it	eq
 80166c8:	4563      	cmpeq	r3, ip
 80166ca:	bf0c      	ite	eq
 80166cc:	2001      	moveq	r0, #1
 80166ce:	2000      	movne	r0, #0
 80166d0:	b004      	add	sp, #16
 80166d2:	bcf0      	pop	{r4, r5, r6, r7}
 80166d4:	4770      	bx	lr
 80166d6:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80166da:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80166de:	e7d9      	b.n	8016694 <rmw_time_equal+0x3c>
 80166e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80166e4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80166e8:	e7ec      	b.n	80166c4 <rmw_time_equal+0x6c>
 80166ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80166ee:	4602      	mov	r2, r0
 80166f0:	e7e8      	b.n	80166c4 <rmw_time_equal+0x6c>
 80166f2:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80166f6:	e7cd      	b.n	8016694 <rmw_time_equal+0x3c>
 80166f8:	25c17d04 	.word	0x25c17d04
 80166fc:	3b9aca00 	.word	0x3b9aca00

08016700 <rmw_time_total_nsec>:
 8016700:	b470      	push	{r4, r5, r6}
 8016702:	b085      	sub	sp, #20
 8016704:	ac04      	add	r4, sp, #16
 8016706:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801670a:	4603      	mov	r3, r0
 801670c:	4912      	ldr	r1, [pc, #72]	@ (8016758 <rmw_time_total_nsec+0x58>)
 801670e:	9e03      	ldr	r6, [sp, #12]
 8016710:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016714:	2202      	movs	r2, #2
 8016716:	4299      	cmp	r1, r3
 8016718:	41aa      	sbcs	r2, r5
 801671a:	d311      	bcc.n	8016740 <rmw_time_total_nsec+0x40>
 801671c:	4c0f      	ldr	r4, [pc, #60]	@ (801675c <rmw_time_total_nsec+0x5c>)
 801671e:	fba3 3204 	umull	r3, r2, r3, r4
 8016722:	fb04 2205 	mla	r2, r4, r5, r2
 8016726:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801672a:	43dd      	mvns	r5, r3
 801672c:	1a8c      	subs	r4, r1, r2
 801672e:	4285      	cmp	r5, r0
 8016730:	41b4      	sbcs	r4, r6
 8016732:	d30c      	bcc.n	801674e <rmw_time_total_nsec+0x4e>
 8016734:	1818      	adds	r0, r3, r0
 8016736:	eb42 0106 	adc.w	r1, r2, r6
 801673a:	b005      	add	sp, #20
 801673c:	bc70      	pop	{r4, r5, r6}
 801673e:	4770      	bx	lr
 8016740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016744:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016748:	b005      	add	sp, #20
 801674a:	bc70      	pop	{r4, r5, r6}
 801674c:	4770      	bx	lr
 801674e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016752:	b005      	add	sp, #20
 8016754:	bc70      	pop	{r4, r5, r6}
 8016756:	4770      	bx	lr
 8016758:	25c17d04 	.word	0x25c17d04
 801675c:	3b9aca00 	.word	0x3b9aca00

08016760 <rmw_get_zero_initialized_message_info>:
 8016760:	b510      	push	{r4, lr}
 8016762:	2240      	movs	r2, #64	@ 0x40
 8016764:	4604      	mov	r4, r0
 8016766:	2100      	movs	r1, #0
 8016768:	f003 f86a 	bl	8019840 <memset>
 801676c:	4620      	mov	r0, r4
 801676e:	bd10      	pop	{r4, pc}

08016770 <rmw_validate_full_topic_name>:
 8016770:	2800      	cmp	r0, #0
 8016772:	d057      	beq.n	8016824 <rmw_validate_full_topic_name+0xb4>
 8016774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016778:	460d      	mov	r5, r1
 801677a:	2900      	cmp	r1, #0
 801677c:	d054      	beq.n	8016828 <rmw_validate_full_topic_name+0xb8>
 801677e:	4616      	mov	r6, r2
 8016780:	4604      	mov	r4, r0
 8016782:	f7e9 fd57 	bl	8000234 <strlen>
 8016786:	b148      	cbz	r0, 801679c <rmw_validate_full_topic_name+0x2c>
 8016788:	7823      	ldrb	r3, [r4, #0]
 801678a:	2b2f      	cmp	r3, #47	@ 0x2f
 801678c:	d00d      	beq.n	80167aa <rmw_validate_full_topic_name+0x3a>
 801678e:	2302      	movs	r3, #2
 8016790:	602b      	str	r3, [r5, #0]
 8016792:	b13e      	cbz	r6, 80167a4 <rmw_validate_full_topic_name+0x34>
 8016794:	2000      	movs	r0, #0
 8016796:	6030      	str	r0, [r6, #0]
 8016798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801679c:	2301      	movs	r3, #1
 801679e:	602b      	str	r3, [r5, #0]
 80167a0:	2e00      	cmp	r6, #0
 80167a2:	d1f7      	bne.n	8016794 <rmw_validate_full_topic_name+0x24>
 80167a4:	2000      	movs	r0, #0
 80167a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167aa:	1e43      	subs	r3, r0, #1
 80167ac:	5ce2      	ldrb	r2, [r4, r3]
 80167ae:	2a2f      	cmp	r2, #47	@ 0x2f
 80167b0:	d03c      	beq.n	801682c <rmw_validate_full_topic_name+0xbc>
 80167b2:	1e63      	subs	r3, r4, #1
 80167b4:	eb03 0800 	add.w	r8, r3, r0
 80167b8:	f1c4 0e01 	rsb	lr, r4, #1
 80167bc:	eb0e 0703 	add.w	r7, lr, r3
 80167c0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80167c4:	f021 0220 	bic.w	r2, r1, #32
 80167c8:	3a41      	subs	r2, #65	@ 0x41
 80167ca:	2a19      	cmp	r2, #25
 80167cc:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 80167d0:	d90b      	bls.n	80167ea <rmw_validate_full_topic_name+0x7a>
 80167d2:	295f      	cmp	r1, #95	@ 0x5f
 80167d4:	d009      	beq.n	80167ea <rmw_validate_full_topic_name+0x7a>
 80167d6:	f1bc 0f0a 	cmp.w	ip, #10
 80167da:	d906      	bls.n	80167ea <rmw_validate_full_topic_name+0x7a>
 80167dc:	2304      	movs	r3, #4
 80167de:	602b      	str	r3, [r5, #0]
 80167e0:	2e00      	cmp	r6, #0
 80167e2:	d0df      	beq.n	80167a4 <rmw_validate_full_topic_name+0x34>
 80167e4:	6037      	str	r7, [r6, #0]
 80167e6:	2000      	movs	r0, #0
 80167e8:	e7d6      	b.n	8016798 <rmw_validate_full_topic_name+0x28>
 80167ea:	4543      	cmp	r3, r8
 80167ec:	d1e6      	bne.n	80167bc <rmw_validate_full_topic_name+0x4c>
 80167ee:	4f1a      	ldr	r7, [pc, #104]	@ (8016858 <rmw_validate_full_topic_name+0xe8>)
 80167f0:	2301      	movs	r3, #1
 80167f2:	e004      	b.n	80167fe <rmw_validate_full_topic_name+0x8e>
 80167f4:	4298      	cmp	r0, r3
 80167f6:	f104 0401 	add.w	r4, r4, #1
 80167fa:	d91c      	bls.n	8016836 <rmw_validate_full_topic_name+0xc6>
 80167fc:	4613      	mov	r3, r2
 80167fe:	4298      	cmp	r0, r3
 8016800:	f103 0201 	add.w	r2, r3, #1
 8016804:	d0f6      	beq.n	80167f4 <rmw_validate_full_topic_name+0x84>
 8016806:	7821      	ldrb	r1, [r4, #0]
 8016808:	292f      	cmp	r1, #47	@ 0x2f
 801680a:	d1f3      	bne.n	80167f4 <rmw_validate_full_topic_name+0x84>
 801680c:	7861      	ldrb	r1, [r4, #1]
 801680e:	292f      	cmp	r1, #47	@ 0x2f
 8016810:	d01c      	beq.n	801684c <rmw_validate_full_topic_name+0xdc>
 8016812:	5dc9      	ldrb	r1, [r1, r7]
 8016814:	0749      	lsls	r1, r1, #29
 8016816:	d5ed      	bpl.n	80167f4 <rmw_validate_full_topic_name+0x84>
 8016818:	2206      	movs	r2, #6
 801681a:	602a      	str	r2, [r5, #0]
 801681c:	2e00      	cmp	r6, #0
 801681e:	d0c1      	beq.n	80167a4 <rmw_validate_full_topic_name+0x34>
 8016820:	6033      	str	r3, [r6, #0]
 8016822:	e7bf      	b.n	80167a4 <rmw_validate_full_topic_name+0x34>
 8016824:	200b      	movs	r0, #11
 8016826:	4770      	bx	lr
 8016828:	200b      	movs	r0, #11
 801682a:	e7b5      	b.n	8016798 <rmw_validate_full_topic_name+0x28>
 801682c:	2203      	movs	r2, #3
 801682e:	602a      	str	r2, [r5, #0]
 8016830:	2e00      	cmp	r6, #0
 8016832:	d1f5      	bne.n	8016820 <rmw_validate_full_topic_name+0xb0>
 8016834:	e7b6      	b.n	80167a4 <rmw_validate_full_topic_name+0x34>
 8016836:	28f7      	cmp	r0, #247	@ 0xf7
 8016838:	d802      	bhi.n	8016840 <rmw_validate_full_topic_name+0xd0>
 801683a:	2000      	movs	r0, #0
 801683c:	6028      	str	r0, [r5, #0]
 801683e:	e7ab      	b.n	8016798 <rmw_validate_full_topic_name+0x28>
 8016840:	2307      	movs	r3, #7
 8016842:	602b      	str	r3, [r5, #0]
 8016844:	2e00      	cmp	r6, #0
 8016846:	d0ad      	beq.n	80167a4 <rmw_validate_full_topic_name+0x34>
 8016848:	23f6      	movs	r3, #246	@ 0xf6
 801684a:	e7e9      	b.n	8016820 <rmw_validate_full_topic_name+0xb0>
 801684c:	2205      	movs	r2, #5
 801684e:	602a      	str	r2, [r5, #0]
 8016850:	2e00      	cmp	r6, #0
 8016852:	d1e5      	bne.n	8016820 <rmw_validate_full_topic_name+0xb0>
 8016854:	e7a6      	b.n	80167a4 <rmw_validate_full_topic_name+0x34>
 8016856:	bf00      	nop
 8016858:	0801b3af 	.word	0x0801b3af

0801685c <rmw_validate_namespace_with_size>:
 801685c:	b340      	cbz	r0, 80168b0 <rmw_validate_namespace_with_size+0x54>
 801685e:	b570      	push	{r4, r5, r6, lr}
 8016860:	4614      	mov	r4, r2
 8016862:	b0c2      	sub	sp, #264	@ 0x108
 8016864:	b332      	cbz	r2, 80168b4 <rmw_validate_namespace_with_size+0x58>
 8016866:	2901      	cmp	r1, #1
 8016868:	460d      	mov	r5, r1
 801686a:	461e      	mov	r6, r3
 801686c:	d102      	bne.n	8016874 <rmw_validate_namespace_with_size+0x18>
 801686e:	7803      	ldrb	r3, [r0, #0]
 8016870:	2b2f      	cmp	r3, #47	@ 0x2f
 8016872:	d012      	beq.n	801689a <rmw_validate_namespace_with_size+0x3e>
 8016874:	aa01      	add	r2, sp, #4
 8016876:	4669      	mov	r1, sp
 8016878:	f7ff ff7a 	bl	8016770 <rmw_validate_full_topic_name>
 801687c:	b978      	cbnz	r0, 801689e <rmw_validate_namespace_with_size+0x42>
 801687e:	9b00      	ldr	r3, [sp, #0]
 8016880:	b14b      	cbz	r3, 8016896 <rmw_validate_namespace_with_size+0x3a>
 8016882:	2b07      	cmp	r3, #7
 8016884:	d007      	beq.n	8016896 <rmw_validate_namespace_with_size+0x3a>
 8016886:	1e5a      	subs	r2, r3, #1
 8016888:	2a05      	cmp	r2, #5
 801688a:	d82b      	bhi.n	80168e4 <rmw_validate_namespace_with_size+0x88>
 801688c:	e8df f002 	tbb	[pc, r2]
 8016890:	1e212427 	.word	0x1e212427
 8016894:	141b      	.short	0x141b
 8016896:	2df5      	cmp	r5, #245	@ 0xf5
 8016898:	d803      	bhi.n	80168a2 <rmw_validate_namespace_with_size+0x46>
 801689a:	2000      	movs	r0, #0
 801689c:	6020      	str	r0, [r4, #0]
 801689e:	b042      	add	sp, #264	@ 0x108
 80168a0:	bd70      	pop	{r4, r5, r6, pc}
 80168a2:	2307      	movs	r3, #7
 80168a4:	6023      	str	r3, [r4, #0]
 80168a6:	2e00      	cmp	r6, #0
 80168a8:	d0f9      	beq.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168aa:	23f4      	movs	r3, #244	@ 0xf4
 80168ac:	6033      	str	r3, [r6, #0]
 80168ae:	e7f6      	b.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168b0:	200b      	movs	r0, #11
 80168b2:	4770      	bx	lr
 80168b4:	200b      	movs	r0, #11
 80168b6:	e7f2      	b.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168b8:	2306      	movs	r3, #6
 80168ba:	6023      	str	r3, [r4, #0]
 80168bc:	2e00      	cmp	r6, #0
 80168be:	d0ee      	beq.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168c0:	9b01      	ldr	r3, [sp, #4]
 80168c2:	6033      	str	r3, [r6, #0]
 80168c4:	e7eb      	b.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168c6:	2305      	movs	r3, #5
 80168c8:	6023      	str	r3, [r4, #0]
 80168ca:	e7f7      	b.n	80168bc <rmw_validate_namespace_with_size+0x60>
 80168cc:	2304      	movs	r3, #4
 80168ce:	6023      	str	r3, [r4, #0]
 80168d0:	e7f4      	b.n	80168bc <rmw_validate_namespace_with_size+0x60>
 80168d2:	2303      	movs	r3, #3
 80168d4:	6023      	str	r3, [r4, #0]
 80168d6:	e7f1      	b.n	80168bc <rmw_validate_namespace_with_size+0x60>
 80168d8:	2302      	movs	r3, #2
 80168da:	6023      	str	r3, [r4, #0]
 80168dc:	e7ee      	b.n	80168bc <rmw_validate_namespace_with_size+0x60>
 80168de:	2301      	movs	r3, #1
 80168e0:	6023      	str	r3, [r4, #0]
 80168e2:	e7eb      	b.n	80168bc <rmw_validate_namespace_with_size+0x60>
 80168e4:	4a03      	ldr	r2, [pc, #12]	@ (80168f4 <rmw_validate_namespace_with_size+0x98>)
 80168e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80168ea:	a802      	add	r0, sp, #8
 80168ec:	f7ff fd0e 	bl	801630c <rcutils_snprintf>
 80168f0:	2001      	movs	r0, #1
 80168f2:	e7d4      	b.n	801689e <rmw_validate_namespace_with_size+0x42>
 80168f4:	0801aab4 	.word	0x0801aab4

080168f8 <rmw_validate_namespace>:
 80168f8:	b168      	cbz	r0, 8016916 <rmw_validate_namespace+0x1e>
 80168fa:	b570      	push	{r4, r5, r6, lr}
 80168fc:	460d      	mov	r5, r1
 80168fe:	4616      	mov	r6, r2
 8016900:	4604      	mov	r4, r0
 8016902:	f7e9 fc97 	bl	8000234 <strlen>
 8016906:	4633      	mov	r3, r6
 8016908:	4601      	mov	r1, r0
 801690a:	462a      	mov	r2, r5
 801690c:	4620      	mov	r0, r4
 801690e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016912:	f7ff bfa3 	b.w	801685c <rmw_validate_namespace_with_size>
 8016916:	200b      	movs	r0, #11
 8016918:	4770      	bx	lr
 801691a:	bf00      	nop

0801691c <rmw_namespace_validation_result_string>:
 801691c:	2807      	cmp	r0, #7
 801691e:	bf9a      	itte	ls
 8016920:	4b02      	ldrls	r3, [pc, #8]	@ (801692c <rmw_namespace_validation_result_string+0x10>)
 8016922:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8016926:	4802      	ldrhi	r0, [pc, #8]	@ (8016930 <rmw_namespace_validation_result_string+0x14>)
 8016928:	4770      	bx	lr
 801692a:	bf00      	nop
 801692c:	0801b274 	.word	0x0801b274
 8016930:	0801ab04 	.word	0x0801ab04

08016934 <rmw_validate_node_name>:
 8016934:	2800      	cmp	r0, #0
 8016936:	d03b      	beq.n	80169b0 <rmw_validate_node_name+0x7c>
 8016938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801693c:	460d      	mov	r5, r1
 801693e:	2900      	cmp	r1, #0
 8016940:	d038      	beq.n	80169b4 <rmw_validate_node_name+0x80>
 8016942:	4616      	mov	r6, r2
 8016944:	4604      	mov	r4, r0
 8016946:	f7e9 fc75 	bl	8000234 <strlen>
 801694a:	b1e0      	cbz	r0, 8016986 <rmw_validate_node_name+0x52>
 801694c:	1e63      	subs	r3, r4, #1
 801694e:	eb03 0800 	add.w	r8, r3, r0
 8016952:	f1c4 0101 	rsb	r1, r4, #1
 8016956:	18cf      	adds	r7, r1, r3
 8016958:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801695c:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8016960:	f02e 0c20 	bic.w	ip, lr, #32
 8016964:	2a09      	cmp	r2, #9
 8016966:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801696a:	d914      	bls.n	8016996 <rmw_validate_node_name+0x62>
 801696c:	f1bc 0f19 	cmp.w	ip, #25
 8016970:	d911      	bls.n	8016996 <rmw_validate_node_name+0x62>
 8016972:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8016976:	d00e      	beq.n	8016996 <rmw_validate_node_name+0x62>
 8016978:	2302      	movs	r3, #2
 801697a:	602b      	str	r3, [r5, #0]
 801697c:	b106      	cbz	r6, 8016980 <rmw_validate_node_name+0x4c>
 801697e:	6037      	str	r7, [r6, #0]
 8016980:	2000      	movs	r0, #0
 8016982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016986:	2301      	movs	r3, #1
 8016988:	602b      	str	r3, [r5, #0]
 801698a:	2e00      	cmp	r6, #0
 801698c:	d0f8      	beq.n	8016980 <rmw_validate_node_name+0x4c>
 801698e:	2000      	movs	r0, #0
 8016990:	6030      	str	r0, [r6, #0]
 8016992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016996:	4543      	cmp	r3, r8
 8016998:	d1dd      	bne.n	8016956 <rmw_validate_node_name+0x22>
 801699a:	7822      	ldrb	r2, [r4, #0]
 801699c:	4b0d      	ldr	r3, [pc, #52]	@ (80169d4 <rmw_validate_node_name+0xa0>)
 801699e:	5cd3      	ldrb	r3, [r2, r3]
 80169a0:	f013 0304 	ands.w	r3, r3, #4
 80169a4:	d110      	bne.n	80169c8 <rmw_validate_node_name+0x94>
 80169a6:	28ff      	cmp	r0, #255	@ 0xff
 80169a8:	d806      	bhi.n	80169b8 <rmw_validate_node_name+0x84>
 80169aa:	602b      	str	r3, [r5, #0]
 80169ac:	4618      	mov	r0, r3
 80169ae:	e7e8      	b.n	8016982 <rmw_validate_node_name+0x4e>
 80169b0:	200b      	movs	r0, #11
 80169b2:	4770      	bx	lr
 80169b4:	200b      	movs	r0, #11
 80169b6:	e7e4      	b.n	8016982 <rmw_validate_node_name+0x4e>
 80169b8:	2204      	movs	r2, #4
 80169ba:	602a      	str	r2, [r5, #0]
 80169bc:	2e00      	cmp	r6, #0
 80169be:	d0df      	beq.n	8016980 <rmw_validate_node_name+0x4c>
 80169c0:	22fe      	movs	r2, #254	@ 0xfe
 80169c2:	6032      	str	r2, [r6, #0]
 80169c4:	4618      	mov	r0, r3
 80169c6:	e7dc      	b.n	8016982 <rmw_validate_node_name+0x4e>
 80169c8:	2303      	movs	r3, #3
 80169ca:	602b      	str	r3, [r5, #0]
 80169cc:	2e00      	cmp	r6, #0
 80169ce:	d1de      	bne.n	801698e <rmw_validate_node_name+0x5a>
 80169d0:	e7d6      	b.n	8016980 <rmw_validate_node_name+0x4c>
 80169d2:	bf00      	nop
 80169d4:	0801b3af 	.word	0x0801b3af

080169d8 <rmw_node_name_validation_result_string>:
 80169d8:	2804      	cmp	r0, #4
 80169da:	bf9a      	itte	ls
 80169dc:	4b02      	ldrls	r3, [pc, #8]	@ (80169e8 <rmw_node_name_validation_result_string+0x10>)
 80169de:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80169e2:	4802      	ldrhi	r0, [pc, #8]	@ (80169ec <rmw_node_name_validation_result_string+0x14>)
 80169e4:	4770      	bx	lr
 80169e6:	bf00      	nop
 80169e8:	0801b294 	.word	0x0801b294
 80169ec:	0801acac 	.word	0x0801acac

080169f0 <on_status>:
 80169f0:	b082      	sub	sp, #8
 80169f2:	b002      	add	sp, #8
 80169f4:	4770      	bx	lr
 80169f6:	bf00      	nop

080169f8 <on_topic>:
 80169f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169fc:	4a22      	ldr	r2, [pc, #136]	@ (8016a88 <on_topic+0x90>)
 80169fe:	b094      	sub	sp, #80	@ 0x50
 8016a00:	6812      	ldr	r2, [r2, #0]
 8016a02:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8016a04:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016a08:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8016a0c:	b3c2      	cbz	r2, 8016a80 <on_topic+0x88>
 8016a0e:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8016a12:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8016a16:	e001      	b.n	8016a1c <on_topic+0x24>
 8016a18:	6852      	ldr	r2, [r2, #4]
 8016a1a:	b38a      	cbz	r2, 8016a80 <on_topic+0x88>
 8016a1c:	6894      	ldr	r4, [r2, #8]
 8016a1e:	8aa3      	ldrh	r3, [r4, #20]
 8016a20:	428b      	cmp	r3, r1
 8016a22:	d1f9      	bne.n	8016a18 <on_topic+0x20>
 8016a24:	7da3      	ldrb	r3, [r4, #22]
 8016a26:	4283      	cmp	r3, r0
 8016a28:	d1f6      	bne.n	8016a18 <on_topic+0x20>
 8016a2a:	2248      	movs	r2, #72	@ 0x48
 8016a2c:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8016a30:	4668      	mov	r0, sp
 8016a32:	f002 ffce 	bl	80199d2 <memcpy>
 8016a36:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8016a3a:	cb0c      	ldmia	r3, {r2, r3}
 8016a3c:	4620      	mov	r0, r4
 8016a3e:	f7f7 fcf9 	bl	800e434 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016a42:	4607      	mov	r7, r0
 8016a44:	b1e0      	cbz	r0, 8016a80 <on_topic+0x88>
 8016a46:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8016a4a:	4632      	mov	r2, r6
 8016a4c:	4628      	mov	r0, r5
 8016a4e:	f108 0110 	add.w	r1, r8, #16
 8016a52:	f000 ff69 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8016a56:	b930      	cbnz	r0, 8016a66 <on_topic+0x6e>
 8016a58:	480c      	ldr	r0, [pc, #48]	@ (8016a8c <on_topic+0x94>)
 8016a5a:	4639      	mov	r1, r7
 8016a5c:	b014      	add	sp, #80	@ 0x50
 8016a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016a62:	f000 b8bd 	b.w	8016be0 <put_memory>
 8016a66:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016a6a:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8016a6e:	f7f7 fadf 	bl	800e030 <rmw_uros_epoch_nanos>
 8016a72:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016a76:	2305      	movs	r3, #5
 8016a78:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016a7c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8016a80:	b014      	add	sp, #80	@ 0x50
 8016a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a86:	bf00      	nop
 8016a88:	2000aeec 	.word	0x2000aeec
 8016a8c:	2000aedc 	.word	0x2000aedc

08016a90 <on_request>:
 8016a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a94:	4823      	ldr	r0, [pc, #140]	@ (8016b24 <on_request+0x94>)
 8016a96:	b094      	sub	sp, #80	@ 0x50
 8016a98:	6800      	ldr	r0, [r0, #0]
 8016a9a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016a9c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016aa0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016aa2:	2800      	cmp	r0, #0
 8016aa4:	d03b      	beq.n	8016b1e <on_request+0x8e>
 8016aa6:	461d      	mov	r5, r3
 8016aa8:	e001      	b.n	8016aae <on_request+0x1e>
 8016aaa:	6840      	ldr	r0, [r0, #4]
 8016aac:	b3b8      	cbz	r0, 8016b1e <on_request+0x8e>
 8016aae:	6884      	ldr	r4, [r0, #8]
 8016ab0:	8b21      	ldrh	r1, [r4, #24]
 8016ab2:	4291      	cmp	r1, r2
 8016ab4:	d1f9      	bne.n	8016aaa <on_request+0x1a>
 8016ab6:	2248      	movs	r2, #72	@ 0x48
 8016ab8:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016abc:	4668      	mov	r0, sp
 8016abe:	f002 ff88 	bl	80199d2 <memcpy>
 8016ac2:	f104 0320 	add.w	r3, r4, #32
 8016ac6:	cb0c      	ldmia	r3, {r2, r3}
 8016ac8:	4620      	mov	r0, r4
 8016aca:	f7f7 fcb3 	bl	800e434 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016ace:	4680      	mov	r8, r0
 8016ad0:	b328      	cbz	r0, 8016b1e <on_request+0x8e>
 8016ad2:	4638      	mov	r0, r7
 8016ad4:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8016ad8:	4632      	mov	r2, r6
 8016ada:	f107 0110 	add.w	r1, r7, #16
 8016ade:	f000 ff23 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8016ae2:	b930      	cbnz	r0, 8016af2 <on_request+0x62>
 8016ae4:	4810      	ldr	r0, [pc, #64]	@ (8016b28 <on_request+0x98>)
 8016ae6:	4641      	mov	r1, r8
 8016ae8:	b014      	add	sp, #80	@ 0x50
 8016aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016aee:	f000 b877 	b.w	8016be0 <put_memory>
 8016af2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016af4:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8016af8:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016afc:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016b00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b04:	e895 0003 	ldmia.w	r5, {r0, r1}
 8016b08:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016b0c:	f7f7 fa90 	bl	800e030 <rmw_uros_epoch_nanos>
 8016b10:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016b14:	2303      	movs	r3, #3
 8016b16:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016b1a:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8016b1e:	b014      	add	sp, #80	@ 0x50
 8016b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b24:	2000aebc 	.word	0x2000aebc
 8016b28:	2000aedc 	.word	0x2000aedc

08016b2c <on_reply>:
 8016b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b30:	4821      	ldr	r0, [pc, #132]	@ (8016bb8 <on_reply+0x8c>)
 8016b32:	b094      	sub	sp, #80	@ 0x50
 8016b34:	6800      	ldr	r0, [r0, #0]
 8016b36:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016b38:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016b3c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016b3e:	b3b8      	cbz	r0, 8016bb0 <on_reply+0x84>
 8016b40:	461d      	mov	r5, r3
 8016b42:	e001      	b.n	8016b48 <on_reply+0x1c>
 8016b44:	6840      	ldr	r0, [r0, #4]
 8016b46:	b398      	cbz	r0, 8016bb0 <on_reply+0x84>
 8016b48:	6884      	ldr	r4, [r0, #8]
 8016b4a:	8b21      	ldrh	r1, [r4, #24]
 8016b4c:	4291      	cmp	r1, r2
 8016b4e:	d1f9      	bne.n	8016b44 <on_reply+0x18>
 8016b50:	2248      	movs	r2, #72	@ 0x48
 8016b52:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016b56:	4668      	mov	r0, sp
 8016b58:	f002 ff3b 	bl	80199d2 <memcpy>
 8016b5c:	f104 0320 	add.w	r3, r4, #32
 8016b60:	cb0c      	ldmia	r3, {r2, r3}
 8016b62:	4620      	mov	r0, r4
 8016b64:	f7f7 fc66 	bl	800e434 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016b68:	4680      	mov	r8, r0
 8016b6a:	b308      	cbz	r0, 8016bb0 <on_reply+0x84>
 8016b6c:	4638      	mov	r0, r7
 8016b6e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8016b72:	4632      	mov	r2, r6
 8016b74:	f107 0110 	add.w	r1, r7, #16
 8016b78:	f000 fed6 	bl	8017928 <ucdr_deserialize_array_uint8_t>
 8016b7c:	b930      	cbnz	r0, 8016b8c <on_reply+0x60>
 8016b7e:	480f      	ldr	r0, [pc, #60]	@ (8016bbc <on_reply+0x90>)
 8016b80:	4641      	mov	r1, r8
 8016b82:	b014      	add	sp, #80	@ 0x50
 8016b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b88:	f000 b82a 	b.w	8016be0 <put_memory>
 8016b8c:	2200      	movs	r2, #0
 8016b8e:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8016b92:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016b96:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016b9a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8016b9e:	f7f7 fa47 	bl	800e030 <rmw_uros_epoch_nanos>
 8016ba2:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016ba6:	2304      	movs	r3, #4
 8016ba8:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016bac:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8016bb0:	b014      	add	sp, #80	@ 0x50
 8016bb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bb6:	bf00      	nop
 8016bb8:	200065cc 	.word	0x200065cc
 8016bbc:	2000aedc 	.word	0x2000aedc

08016bc0 <get_memory>:
 8016bc0:	4603      	mov	r3, r0
 8016bc2:	6840      	ldr	r0, [r0, #4]
 8016bc4:	b158      	cbz	r0, 8016bde <get_memory+0x1e>
 8016bc6:	6842      	ldr	r2, [r0, #4]
 8016bc8:	605a      	str	r2, [r3, #4]
 8016bca:	b10a      	cbz	r2, 8016bd0 <get_memory+0x10>
 8016bcc:	2100      	movs	r1, #0
 8016bce:	6011      	str	r1, [r2, #0]
 8016bd0:	681a      	ldr	r2, [r3, #0]
 8016bd2:	6042      	str	r2, [r0, #4]
 8016bd4:	b102      	cbz	r2, 8016bd8 <get_memory+0x18>
 8016bd6:	6010      	str	r0, [r2, #0]
 8016bd8:	2200      	movs	r2, #0
 8016bda:	6002      	str	r2, [r0, #0]
 8016bdc:	6018      	str	r0, [r3, #0]
 8016bde:	4770      	bx	lr

08016be0 <put_memory>:
 8016be0:	680b      	ldr	r3, [r1, #0]
 8016be2:	b10b      	cbz	r3, 8016be8 <put_memory+0x8>
 8016be4:	684a      	ldr	r2, [r1, #4]
 8016be6:	605a      	str	r2, [r3, #4]
 8016be8:	684a      	ldr	r2, [r1, #4]
 8016bea:	b102      	cbz	r2, 8016bee <put_memory+0xe>
 8016bec:	6013      	str	r3, [r2, #0]
 8016bee:	6803      	ldr	r3, [r0, #0]
 8016bf0:	428b      	cmp	r3, r1
 8016bf2:	6843      	ldr	r3, [r0, #4]
 8016bf4:	bf08      	it	eq
 8016bf6:	6002      	streq	r2, [r0, #0]
 8016bf8:	604b      	str	r3, [r1, #4]
 8016bfa:	b103      	cbz	r3, 8016bfe <put_memory+0x1e>
 8016bfc:	6019      	str	r1, [r3, #0]
 8016bfe:	2300      	movs	r3, #0
 8016c00:	600b      	str	r3, [r1, #0]
 8016c02:	6041      	str	r1, [r0, #4]
 8016c04:	4770      	bx	lr
 8016c06:	bf00      	nop

08016c08 <rmw_destroy_client>:
 8016c08:	b570      	push	{r4, r5, r6, lr}
 8016c0a:	b128      	cbz	r0, 8016c18 <rmw_destroy_client+0x10>
 8016c0c:	4604      	mov	r4, r0
 8016c0e:	6800      	ldr	r0, [r0, #0]
 8016c10:	460d      	mov	r5, r1
 8016c12:	f7f7 fd83 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 8016c16:	b910      	cbnz	r0, 8016c1e <rmw_destroy_client+0x16>
 8016c18:	2401      	movs	r4, #1
 8016c1a:	4620      	mov	r0, r4
 8016c1c:	bd70      	pop	{r4, r5, r6, pc}
 8016c1e:	6863      	ldr	r3, [r4, #4]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d0f9      	beq.n	8016c18 <rmw_destroy_client+0x10>
 8016c24:	2d00      	cmp	r5, #0
 8016c26:	d0f7      	beq.n	8016c18 <rmw_destroy_client+0x10>
 8016c28:	6828      	ldr	r0, [r5, #0]
 8016c2a:	f7f7 fd77 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 8016c2e:	2800      	cmp	r0, #0
 8016c30:	d0f2      	beq.n	8016c18 <rmw_destroy_client+0x10>
 8016c32:	686e      	ldr	r6, [r5, #4]
 8016c34:	2e00      	cmp	r6, #0
 8016c36:	d0ef      	beq.n	8016c18 <rmw_destroy_client+0x10>
 8016c38:	6864      	ldr	r4, [r4, #4]
 8016c3a:	6932      	ldr	r2, [r6, #16]
 8016c3c:	6920      	ldr	r0, [r4, #16]
 8016c3e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016c42:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c46:	6819      	ldr	r1, [r3, #0]
 8016c48:	f7f9 fc24 	bl	8010494 <uxr_buffer_cancel_data>
 8016c4c:	4602      	mov	r2, r0
 8016c4e:	6920      	ldr	r0, [r4, #16]
 8016c50:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016c54:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016c58:	f7f7 fce0 	bl	800e61c <run_xrce_session>
 8016c5c:	6920      	ldr	r0, [r4, #16]
 8016c5e:	6932      	ldr	r2, [r6, #16]
 8016c60:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016c64:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c68:	6819      	ldr	r1, [r3, #0]
 8016c6a:	f7f9 f9c7 	bl	800fffc <uxr_buffer_delete_entity>
 8016c6e:	4602      	mov	r2, r0
 8016c70:	6920      	ldr	r0, [r4, #16]
 8016c72:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016c76:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016c7a:	f7f7 fccf 	bl	800e61c <run_xrce_session>
 8016c7e:	2800      	cmp	r0, #0
 8016c80:	4628      	mov	r0, r5
 8016c82:	bf14      	ite	ne
 8016c84:	2400      	movne	r4, #0
 8016c86:	2402      	moveq	r4, #2
 8016c88:	f7f7 fbb2 	bl	800e3f0 <rmw_uxrce_fini_client_memory>
 8016c8c:	e7c5      	b.n	8016c1a <rmw_destroy_client+0x12>
 8016c8e:	bf00      	nop

08016c90 <rmw_get_implementation_identifier>:
 8016c90:	4b01      	ldr	r3, [pc, #4]	@ (8016c98 <rmw_get_implementation_identifier+0x8>)
 8016c92:	6818      	ldr	r0, [r3, #0]
 8016c94:	4770      	bx	lr
 8016c96:	bf00      	nop
 8016c98:	0801b2a8 	.word	0x0801b2a8

08016c9c <create_topic>:
 8016c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ca0:	4605      	mov	r5, r0
 8016ca2:	b084      	sub	sp, #16
 8016ca4:	4822      	ldr	r0, [pc, #136]	@ (8016d30 <create_topic+0x94>)
 8016ca6:	460f      	mov	r7, r1
 8016ca8:	4616      	mov	r6, r2
 8016caa:	f7ff ff89 	bl	8016bc0 <get_memory>
 8016cae:	4604      	mov	r4, r0
 8016cb0:	2800      	cmp	r0, #0
 8016cb2:	d039      	beq.n	8016d28 <create_topic+0x8c>
 8016cb4:	692b      	ldr	r3, [r5, #16]
 8016cb6:	6884      	ldr	r4, [r0, #8]
 8016cb8:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8016d38 <create_topic+0x9c>
 8016cbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016cc0:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8016cc4:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8016cc8:	1c42      	adds	r2, r0, #1
 8016cca:	2102      	movs	r1, #2
 8016ccc:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8016cd0:	f7f9 fbb0 	bl	8010434 <uxr_object_id>
 8016cd4:	223c      	movs	r2, #60	@ 0x3c
 8016cd6:	6120      	str	r0, [r4, #16]
 8016cd8:	4641      	mov	r1, r8
 8016cda:	4638      	mov	r0, r7
 8016cdc:	f7f7 fd04 	bl	800e6e8 <generate_topic_name>
 8016ce0:	b1f0      	cbz	r0, 8016d20 <create_topic+0x84>
 8016ce2:	4f14      	ldr	r7, [pc, #80]	@ (8016d34 <create_topic+0x98>)
 8016ce4:	4630      	mov	r0, r6
 8016ce6:	2264      	movs	r2, #100	@ 0x64
 8016ce8:	4639      	mov	r1, r7
 8016cea:	f7f7 fccd 	bl	800e688 <generate_type_name>
 8016cee:	b1b8      	cbz	r0, 8016d20 <create_topic+0x84>
 8016cf0:	6928      	ldr	r0, [r5, #16]
 8016cf2:	2306      	movs	r3, #6
 8016cf4:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8016cf8:	f8cd 8000 	str.w	r8, [sp]
 8016cfc:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8016d00:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d04:	6811      	ldr	r1, [r2, #0]
 8016d06:	696b      	ldr	r3, [r5, #20]
 8016d08:	6922      	ldr	r2, [r4, #16]
 8016d0a:	f7f9 f9f5 	bl	80100f8 <uxr_buffer_create_topic_bin>
 8016d0e:	4602      	mov	r2, r0
 8016d10:	6928      	ldr	r0, [r5, #16]
 8016d12:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8016d16:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8016d1a:	f7f7 fc7f 	bl	800e61c <run_xrce_session>
 8016d1e:	b918      	cbnz	r0, 8016d28 <create_topic+0x8c>
 8016d20:	4620      	mov	r0, r4
 8016d22:	f7f7 fb7b 	bl	800e41c <rmw_uxrce_fini_topic_memory>
 8016d26:	2400      	movs	r4, #0
 8016d28:	4620      	mov	r0, r4
 8016d2a:	b004      	add	sp, #16
 8016d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d30:	2000aefc 	.word	0x2000aefc
 8016d34:	2000af7c 	.word	0x2000af7c
 8016d38:	2000af40 	.word	0x2000af40

08016d3c <destroy_topic>:
 8016d3c:	b538      	push	{r3, r4, r5, lr}
 8016d3e:	6985      	ldr	r5, [r0, #24]
 8016d40:	b1d5      	cbz	r5, 8016d78 <destroy_topic+0x3c>
 8016d42:	4604      	mov	r4, r0
 8016d44:	6928      	ldr	r0, [r5, #16]
 8016d46:	6922      	ldr	r2, [r4, #16]
 8016d48:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016d4c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d50:	6819      	ldr	r1, [r3, #0]
 8016d52:	f7f9 f953 	bl	800fffc <uxr_buffer_delete_entity>
 8016d56:	4602      	mov	r2, r0
 8016d58:	6928      	ldr	r0, [r5, #16]
 8016d5a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016d5e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016d62:	f7f7 fc5b 	bl	800e61c <run_xrce_session>
 8016d66:	2800      	cmp	r0, #0
 8016d68:	4620      	mov	r0, r4
 8016d6a:	bf14      	ite	ne
 8016d6c:	2400      	movne	r4, #0
 8016d6e:	2402      	moveq	r4, #2
 8016d70:	f7f7 fb54 	bl	800e41c <rmw_uxrce_fini_topic_memory>
 8016d74:	4620      	mov	r0, r4
 8016d76:	bd38      	pop	{r3, r4, r5, pc}
 8016d78:	2401      	movs	r4, #1
 8016d7a:	4620      	mov	r0, r4
 8016d7c:	bd38      	pop	{r3, r4, r5, pc}
 8016d7e:	bf00      	nop

08016d80 <rmw_send_request>:
 8016d80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016d84:	4604      	mov	r4, r0
 8016d86:	6800      	ldr	r0, [r0, #0]
 8016d88:	b08b      	sub	sp, #44	@ 0x2c
 8016d8a:	460e      	mov	r6, r1
 8016d8c:	4615      	mov	r5, r2
 8016d8e:	b128      	cbz	r0, 8016d9c <rmw_send_request+0x1c>
 8016d90:	4b21      	ldr	r3, [pc, #132]	@ (8016e18 <rmw_send_request+0x98>)
 8016d92:	6819      	ldr	r1, [r3, #0]
 8016d94:	f7e9 fa44 	bl	8000220 <strcmp>
 8016d98:	2800      	cmp	r0, #0
 8016d9a:	d139      	bne.n	8016e10 <rmw_send_request+0x90>
 8016d9c:	6864      	ldr	r4, [r4, #4]
 8016d9e:	6963      	ldr	r3, [r4, #20]
 8016da0:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8016da4:	689b      	ldr	r3, [r3, #8]
 8016da6:	4798      	blx	r3
 8016da8:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8016dac:	4630      	mov	r0, r6
 8016dae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016db2:	4798      	blx	r3
 8016db4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016db8:	9000      	str	r0, [sp, #0]
 8016dba:	6922      	ldr	r2, [r4, #16]
 8016dbc:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8016dbe:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8016dc2:	ab02      	add	r3, sp, #8
 8016dc4:	f7fb fc0e 	bl	80125e4 <uxr_prepare_output_stream>
 8016dc8:	2700      	movs	r7, #0
 8016dca:	6028      	str	r0, [r5, #0]
 8016dcc:	606f      	str	r7, [r5, #4]
 8016dce:	b198      	cbz	r0, 8016df8 <rmw_send_request+0x78>
 8016dd0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016dd4:	a902      	add	r1, sp, #8
 8016dd6:	4630      	mov	r0, r6
 8016dd8:	4798      	blx	r3
 8016dda:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8016dde:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8016de2:	2b01      	cmp	r3, #1
 8016de4:	d00c      	beq.n	8016e00 <rmw_send_request+0x80>
 8016de6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8016de8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016dec:	f7fa f928 	bl	8011040 <uxr_run_session_until_confirm_delivery>
 8016df0:	4638      	mov	r0, r7
 8016df2:	b00b      	add	sp, #44	@ 0x2c
 8016df4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016df8:	2001      	movs	r0, #1
 8016dfa:	b00b      	add	sp, #44	@ 0x2c
 8016dfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e00:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016e04:	f7f9 fd5c 	bl	80108c0 <uxr_flash_output_streams>
 8016e08:	4638      	mov	r0, r7
 8016e0a:	b00b      	add	sp, #44	@ 0x2c
 8016e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e10:	200c      	movs	r0, #12
 8016e12:	b00b      	add	sp, #44	@ 0x2c
 8016e14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e18:	0801b2a8 	.word	0x0801b2a8

08016e1c <rmw_take_request>:
 8016e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016e20:	4605      	mov	r5, r0
 8016e22:	6800      	ldr	r0, [r0, #0]
 8016e24:	b089      	sub	sp, #36	@ 0x24
 8016e26:	460c      	mov	r4, r1
 8016e28:	4690      	mov	r8, r2
 8016e2a:	461e      	mov	r6, r3
 8016e2c:	b128      	cbz	r0, 8016e3a <rmw_take_request+0x1e>
 8016e2e:	4b28      	ldr	r3, [pc, #160]	@ (8016ed0 <rmw_take_request+0xb4>)
 8016e30:	6819      	ldr	r1, [r3, #0]
 8016e32:	f7e9 f9f5 	bl	8000220 <strcmp>
 8016e36:	2800      	cmp	r0, #0
 8016e38:	d146      	bne.n	8016ec8 <rmw_take_request+0xac>
 8016e3a:	b10e      	cbz	r6, 8016e40 <rmw_take_request+0x24>
 8016e3c:	2300      	movs	r3, #0
 8016e3e:	7033      	strb	r3, [r6, #0]
 8016e40:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016e44:	f7f7 fb6c 	bl	800e520 <rmw_uxrce_clean_expired_static_input_buffer>
 8016e48:	4648      	mov	r0, r9
 8016e4a:	f7f7 fb43 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016e4e:	4607      	mov	r7, r0
 8016e50:	b3b0      	cbz	r0, 8016ec0 <rmw_take_request+0xa4>
 8016e52:	6885      	ldr	r5, [r0, #8]
 8016e54:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8016e58:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8016e5c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8016e60:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8016e64:	7423      	strb	r3, [r4, #16]
 8016e66:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8016e6a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8016e6e:	74e2      	strb	r2, [r4, #19]
 8016e70:	f8a4 3011 	strh.w	r3, [r4, #17]
 8016e74:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8016e78:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8016e7c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8016e80:	61e1      	str	r1, [r4, #28]
 8016e82:	6162      	str	r2, [r4, #20]
 8016e84:	61a3      	str	r3, [r4, #24]
 8016e86:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8016e8a:	689b      	ldr	r3, [r3, #8]
 8016e8c:	4798      	blx	r3
 8016e8e:	6844      	ldr	r4, [r0, #4]
 8016e90:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8016e94:	f105 0110 	add.w	r1, r5, #16
 8016e98:	4668      	mov	r0, sp
 8016e9a:	f7f8 ffbb 	bl	800fe14 <ucdr_init_buffer>
 8016e9e:	68e3      	ldr	r3, [r4, #12]
 8016ea0:	4641      	mov	r1, r8
 8016ea2:	4668      	mov	r0, sp
 8016ea4:	4798      	blx	r3
 8016ea6:	4639      	mov	r1, r7
 8016ea8:	4604      	mov	r4, r0
 8016eaa:	480a      	ldr	r0, [pc, #40]	@ (8016ed4 <rmw_take_request+0xb8>)
 8016eac:	f7ff fe98 	bl	8016be0 <put_memory>
 8016eb0:	b106      	cbz	r6, 8016eb4 <rmw_take_request+0x98>
 8016eb2:	7034      	strb	r4, [r6, #0]
 8016eb4:	f084 0001 	eor.w	r0, r4, #1
 8016eb8:	b2c0      	uxtb	r0, r0
 8016eba:	b009      	add	sp, #36	@ 0x24
 8016ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ec0:	2001      	movs	r0, #1
 8016ec2:	b009      	add	sp, #36	@ 0x24
 8016ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ec8:	200c      	movs	r0, #12
 8016eca:	b009      	add	sp, #36	@ 0x24
 8016ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ed0:	0801b2a8 	.word	0x0801b2a8
 8016ed4:	2000aedc 	.word	0x2000aedc

08016ed8 <rmw_send_response>:
 8016ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016eda:	4605      	mov	r5, r0
 8016edc:	6800      	ldr	r0, [r0, #0]
 8016ede:	b091      	sub	sp, #68	@ 0x44
 8016ee0:	460c      	mov	r4, r1
 8016ee2:	4616      	mov	r6, r2
 8016ee4:	b128      	cbz	r0, 8016ef2 <rmw_send_response+0x1a>
 8016ee6:	4b29      	ldr	r3, [pc, #164]	@ (8016f8c <rmw_send_response+0xb4>)
 8016ee8:	6819      	ldr	r1, [r3, #0]
 8016eea:	f7e9 f999 	bl	8000220 <strcmp>
 8016eee:	2800      	cmp	r0, #0
 8016ef0:	d141      	bne.n	8016f76 <rmw_send_response+0x9e>
 8016ef2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8016ef6:	9306      	str	r3, [sp, #24]
 8016ef8:	4623      	mov	r3, r4
 8016efa:	9207      	str	r2, [sp, #28]
 8016efc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016f00:	686d      	ldr	r5, [r5, #4]
 8016f02:	789b      	ldrb	r3, [r3, #2]
 8016f04:	68a1      	ldr	r1, [r4, #8]
 8016f06:	f88d 2017 	strb.w	r2, [sp, #23]
 8016f0a:	f88d 3016 	strb.w	r3, [sp, #22]
 8016f0e:	68e2      	ldr	r2, [r4, #12]
 8016f10:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8016f14:	6860      	ldr	r0, [r4, #4]
 8016f16:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016f1a:	ab02      	add	r3, sp, #8
 8016f1c:	c307      	stmia	r3!, {r0, r1, r2}
 8016f1e:	696b      	ldr	r3, [r5, #20]
 8016f20:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8016f22:	68db      	ldr	r3, [r3, #12]
 8016f24:	4798      	blx	r3
 8016f26:	6844      	ldr	r4, [r0, #4]
 8016f28:	4630      	mov	r0, r6
 8016f2a:	6923      	ldr	r3, [r4, #16]
 8016f2c:	4798      	blx	r3
 8016f2e:	f100 0318 	add.w	r3, r0, #24
 8016f32:	6938      	ldr	r0, [r7, #16]
 8016f34:	9300      	str	r3, [sp, #0]
 8016f36:	692a      	ldr	r2, [r5, #16]
 8016f38:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8016f3a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016f3e:	ab08      	add	r3, sp, #32
 8016f40:	f7fb fb50 	bl	80125e4 <uxr_prepare_output_stream>
 8016f44:	b910      	cbnz	r0, 8016f4c <rmw_send_response+0x74>
 8016f46:	2001      	movs	r0, #1
 8016f48:	b011      	add	sp, #68	@ 0x44
 8016f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f4c:	a902      	add	r1, sp, #8
 8016f4e:	a808      	add	r0, sp, #32
 8016f50:	f7fc fba2 	bl	8013698 <uxr_serialize_SampleIdentity>
 8016f54:	68a3      	ldr	r3, [r4, #8]
 8016f56:	a908      	add	r1, sp, #32
 8016f58:	4630      	mov	r0, r6
 8016f5a:	4798      	blx	r3
 8016f5c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8016f60:	6938      	ldr	r0, [r7, #16]
 8016f62:	2b01      	cmp	r3, #1
 8016f64:	d00a      	beq.n	8016f7c <rmw_send_response+0xa4>
 8016f66:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8016f68:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016f6c:	f7fa f868 	bl	8011040 <uxr_run_session_until_confirm_delivery>
 8016f70:	2000      	movs	r0, #0
 8016f72:	b011      	add	sp, #68	@ 0x44
 8016f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f76:	200c      	movs	r0, #12
 8016f78:	b011      	add	sp, #68	@ 0x44
 8016f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f7c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016f80:	f7f9 fc9e 	bl	80108c0 <uxr_flash_output_streams>
 8016f84:	2000      	movs	r0, #0
 8016f86:	b011      	add	sp, #68	@ 0x44
 8016f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f8a:	bf00      	nop
 8016f8c:	0801b2a8 	.word	0x0801b2a8

08016f90 <rmw_take_response>:
 8016f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f94:	4604      	mov	r4, r0
 8016f96:	6800      	ldr	r0, [r0, #0]
 8016f98:	b088      	sub	sp, #32
 8016f9a:	4688      	mov	r8, r1
 8016f9c:	4617      	mov	r7, r2
 8016f9e:	461d      	mov	r5, r3
 8016fa0:	b120      	cbz	r0, 8016fac <rmw_take_response+0x1c>
 8016fa2:	4b1e      	ldr	r3, [pc, #120]	@ (801701c <rmw_take_response+0x8c>)
 8016fa4:	6819      	ldr	r1, [r3, #0]
 8016fa6:	f7e9 f93b 	bl	8000220 <strcmp>
 8016faa:	bb78      	cbnz	r0, 801700c <rmw_take_response+0x7c>
 8016fac:	b10d      	cbz	r5, 8016fb2 <rmw_take_response+0x22>
 8016fae:	2300      	movs	r3, #0
 8016fb0:	702b      	strb	r3, [r5, #0]
 8016fb2:	6864      	ldr	r4, [r4, #4]
 8016fb4:	f7f7 fab4 	bl	800e520 <rmw_uxrce_clean_expired_static_input_buffer>
 8016fb8:	4620      	mov	r0, r4
 8016fba:	f7f7 fa8b 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016fbe:	4606      	mov	r6, r0
 8016fc0:	b340      	cbz	r0, 8017014 <rmw_take_response+0x84>
 8016fc2:	6963      	ldr	r3, [r4, #20]
 8016fc4:	6884      	ldr	r4, [r0, #8]
 8016fc6:	68db      	ldr	r3, [r3, #12]
 8016fc8:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8016fcc:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8016fd0:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8016fd4:	4798      	blx	r3
 8016fd6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8016fda:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8016fde:	f104 0110 	add.w	r1, r4, #16
 8016fe2:	4668      	mov	r0, sp
 8016fe4:	f7f8 ff16 	bl	800fe14 <ucdr_init_buffer>
 8016fe8:	4639      	mov	r1, r7
 8016fea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016fee:	4668      	mov	r0, sp
 8016ff0:	4798      	blx	r3
 8016ff2:	4631      	mov	r1, r6
 8016ff4:	4604      	mov	r4, r0
 8016ff6:	480a      	ldr	r0, [pc, #40]	@ (8017020 <rmw_take_response+0x90>)
 8016ff8:	f7ff fdf2 	bl	8016be0 <put_memory>
 8016ffc:	b105      	cbz	r5, 8017000 <rmw_take_response+0x70>
 8016ffe:	702c      	strb	r4, [r5, #0]
 8017000:	f084 0001 	eor.w	r0, r4, #1
 8017004:	b2c0      	uxtb	r0, r0
 8017006:	b008      	add	sp, #32
 8017008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801700c:	200c      	movs	r0, #12
 801700e:	b008      	add	sp, #32
 8017010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017014:	2001      	movs	r0, #1
 8017016:	b008      	add	sp, #32
 8017018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801701c:	0801b2a8 	.word	0x0801b2a8
 8017020:	2000aedc 	.word	0x2000aedc

08017024 <rmw_take_with_info>:
 8017024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017026:	4604      	mov	r4, r0
 8017028:	6800      	ldr	r0, [r0, #0]
 801702a:	b089      	sub	sp, #36	@ 0x24
 801702c:	460f      	mov	r7, r1
 801702e:	4615      	mov	r5, r2
 8017030:	b128      	cbz	r0, 801703e <rmw_take_with_info+0x1a>
 8017032:	4b24      	ldr	r3, [pc, #144]	@ (80170c4 <rmw_take_with_info+0xa0>)
 8017034:	6819      	ldr	r1, [r3, #0]
 8017036:	f7e9 f8f3 	bl	8000220 <strcmp>
 801703a:	2800      	cmp	r0, #0
 801703c:	d13e      	bne.n	80170bc <rmw_take_with_info+0x98>
 801703e:	b305      	cbz	r5, 8017082 <rmw_take_with_info+0x5e>
 8017040:	6864      	ldr	r4, [r4, #4]
 8017042:	2300      	movs	r3, #0
 8017044:	702b      	strb	r3, [r5, #0]
 8017046:	f7f7 fa6b 	bl	800e520 <rmw_uxrce_clean_expired_static_input_buffer>
 801704a:	4620      	mov	r0, r4
 801704c:	f7f7 fa42 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017050:	4606      	mov	r6, r0
 8017052:	b1f0      	cbz	r0, 8017092 <rmw_take_with_info+0x6e>
 8017054:	6881      	ldr	r1, [r0, #8]
 8017056:	4668      	mov	r0, sp
 8017058:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801705c:	3110      	adds	r1, #16
 801705e:	f7f8 fed9 	bl	800fe14 <ucdr_init_buffer>
 8017062:	69a3      	ldr	r3, [r4, #24]
 8017064:	4639      	mov	r1, r7
 8017066:	68db      	ldr	r3, [r3, #12]
 8017068:	4668      	mov	r0, sp
 801706a:	4798      	blx	r3
 801706c:	4631      	mov	r1, r6
 801706e:	4604      	mov	r4, r0
 8017070:	4815      	ldr	r0, [pc, #84]	@ (80170c8 <rmw_take_with_info+0xa4>)
 8017072:	f7ff fdb5 	bl	8016be0 <put_memory>
 8017076:	702c      	strb	r4, [r5, #0]
 8017078:	f084 0001 	eor.w	r0, r4, #1
 801707c:	b2c0      	uxtb	r0, r0
 801707e:	b009      	add	sp, #36	@ 0x24
 8017080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017082:	6864      	ldr	r4, [r4, #4]
 8017084:	f7f7 fa4c 	bl	800e520 <rmw_uxrce_clean_expired_static_input_buffer>
 8017088:	4620      	mov	r0, r4
 801708a:	f7f7 fa23 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801708e:	4605      	mov	r5, r0
 8017090:	b910      	cbnz	r0, 8017098 <rmw_take_with_info+0x74>
 8017092:	2001      	movs	r0, #1
 8017094:	b009      	add	sp, #36	@ 0x24
 8017096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017098:	68a9      	ldr	r1, [r5, #8]
 801709a:	4668      	mov	r0, sp
 801709c:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80170a0:	3110      	adds	r1, #16
 80170a2:	f7f8 feb7 	bl	800fe14 <ucdr_init_buffer>
 80170a6:	69a3      	ldr	r3, [r4, #24]
 80170a8:	4639      	mov	r1, r7
 80170aa:	68db      	ldr	r3, [r3, #12]
 80170ac:	4668      	mov	r0, sp
 80170ae:	4798      	blx	r3
 80170b0:	4629      	mov	r1, r5
 80170b2:	4604      	mov	r4, r0
 80170b4:	4804      	ldr	r0, [pc, #16]	@ (80170c8 <rmw_take_with_info+0xa4>)
 80170b6:	f7ff fd93 	bl	8016be0 <put_memory>
 80170ba:	e7dd      	b.n	8017078 <rmw_take_with_info+0x54>
 80170bc:	200c      	movs	r0, #12
 80170be:	b009      	add	sp, #36	@ 0x24
 80170c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80170c2:	bf00      	nop
 80170c4:	0801b2a8 	.word	0x0801b2a8
 80170c8:	2000aedc 	.word	0x2000aedc

080170cc <rmw_wait>:
 80170cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80170d0:	b089      	sub	sp, #36	@ 0x24
 80170d2:	4605      	mov	r5, r0
 80170d4:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80170d6:	460e      	mov	r6, r1
 80170d8:	4698      	mov	r8, r3
 80170da:	4691      	mov	r9, r2
 80170dc:	2a00      	cmp	r2, #0
 80170de:	f000 810a 	beq.w	80172f6 <rmw_wait+0x22a>
 80170e2:	b16c      	cbz	r4, 8017100 <rmw_wait+0x34>
 80170e4:	4bae      	ldr	r3, [pc, #696]	@ (80173a0 <rmw_wait+0x2d4>)
 80170e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80170e8:	af04      	add	r7, sp, #16
 80170ea:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80170ee:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80170f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80170f6:	f7ff faaf 	bl	8016658 <rmw_time_equal>
 80170fa:	2800      	cmp	r0, #0
 80170fc:	f000 8127 	beq.w	801734e <rmw_wait+0x282>
 8017100:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8017104:	f7f7 fa0c 	bl	800e520 <rmw_uxrce_clean_expired_static_input_buffer>
 8017108:	4ba6      	ldr	r3, [pc, #664]	@ (80173a4 <rmw_wait+0x2d8>)
 801710a:	681c      	ldr	r4, [r3, #0]
 801710c:	b14c      	cbz	r4, 8017122 <rmw_wait+0x56>
 801710e:	4623      	mov	r3, r4
 8017110:	2100      	movs	r1, #0
 8017112:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8017116:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801711a:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801711e:	2b00      	cmp	r3, #0
 8017120:	d1f7      	bne.n	8017112 <rmw_wait+0x46>
 8017122:	f1b9 0f00 	cmp.w	r9, #0
 8017126:	d011      	beq.n	801714c <rmw_wait+0x80>
 8017128:	f8d9 1000 	ldr.w	r1, [r9]
 801712c:	b171      	cbz	r1, 801714c <rmw_wait+0x80>
 801712e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8017132:	2300      	movs	r3, #0
 8017134:	2001      	movs	r0, #1
 8017136:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801713a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801713c:	6912      	ldr	r2, [r2, #16]
 801713e:	3301      	adds	r3, #1
 8017140:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017144:	4299      	cmp	r1, r3
 8017146:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801714a:	d1f4      	bne.n	8017136 <rmw_wait+0x6a>
 801714c:	f1b8 0f00 	cmp.w	r8, #0
 8017150:	d011      	beq.n	8017176 <rmw_wait+0xaa>
 8017152:	f8d8 1000 	ldr.w	r1, [r8]
 8017156:	b171      	cbz	r1, 8017176 <rmw_wait+0xaa>
 8017158:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801715c:	2300      	movs	r3, #0
 801715e:	2001      	movs	r0, #1
 8017160:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017164:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8017166:	6912      	ldr	r2, [r2, #16]
 8017168:	3301      	adds	r3, #1
 801716a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801716e:	4299      	cmp	r1, r3
 8017170:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017174:	d1f4      	bne.n	8017160 <rmw_wait+0x94>
 8017176:	b185      	cbz	r5, 801719a <rmw_wait+0xce>
 8017178:	6829      	ldr	r1, [r5, #0]
 801717a:	b171      	cbz	r1, 801719a <rmw_wait+0xce>
 801717c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8017180:	2300      	movs	r3, #0
 8017182:	2001      	movs	r0, #1
 8017184:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017188:	6a12      	ldr	r2, [r2, #32]
 801718a:	6912      	ldr	r2, [r2, #16]
 801718c:	3301      	adds	r3, #1
 801718e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017192:	4299      	cmp	r1, r3
 8017194:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017198:	d1f4      	bne.n	8017184 <rmw_wait+0xb8>
 801719a:	b34c      	cbz	r4, 80171f0 <rmw_wait+0x124>
 801719c:	4622      	mov	r2, r4
 801719e:	2300      	movs	r3, #0
 80171a0:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80171a4:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80171a8:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 80171ac:	440b      	add	r3, r1
 80171ae:	b2db      	uxtb	r3, r3
 80171b0:	2a00      	cmp	r2, #0
 80171b2:	d1f5      	bne.n	80171a0 <rmw_wait+0xd4>
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	f000 8084 	beq.w	80172c2 <rmw_wait+0x1f6>
 80171ba:	1c7a      	adds	r2, r7, #1
 80171bc:	d00d      	beq.n	80171da <rmw_wait+0x10e>
 80171be:	ee07 7a90 	vmov	s15, r7
 80171c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80171c6:	ee07 3a90 	vmov	s15, r3
 80171ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80171ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80171d2:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80171d6:	ee17 7a90 	vmov	r7, s15
 80171da:	68a0      	ldr	r0, [r4, #8]
 80171dc:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 80171e0:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 80171e4:	2b00      	cmp	r3, #0
 80171e6:	f040 8090 	bne.w	801730a <rmw_wait+0x23e>
 80171ea:	6864      	ldr	r4, [r4, #4]
 80171ec:	2c00      	cmp	r4, #0
 80171ee:	d1f4      	bne.n	80171da <rmw_wait+0x10e>
 80171f0:	f1b9 0f00 	cmp.w	r9, #0
 80171f4:	f000 80bc 	beq.w	8017370 <rmw_wait+0x2a4>
 80171f8:	f8d9 7000 	ldr.w	r7, [r9]
 80171fc:	2f00      	cmp	r7, #0
 80171fe:	f000 808e 	beq.w	801731e <rmw_wait+0x252>
 8017202:	2400      	movs	r4, #0
 8017204:	4627      	mov	r7, r4
 8017206:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801720a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801720e:	f7f7 f961 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017212:	2800      	cmp	r0, #0
 8017214:	d05f      	beq.n	80172d6 <rmw_wait+0x20a>
 8017216:	f8d9 3000 	ldr.w	r3, [r9]
 801721a:	3401      	adds	r4, #1
 801721c:	42a3      	cmp	r3, r4
 801721e:	f04f 0701 	mov.w	r7, #1
 8017222:	d8f0      	bhi.n	8017206 <rmw_wait+0x13a>
 8017224:	f1b8 0f00 	cmp.w	r8, #0
 8017228:	d012      	beq.n	8017250 <rmw_wait+0x184>
 801722a:	f8d8 3000 	ldr.w	r3, [r8]
 801722e:	b17b      	cbz	r3, 8017250 <rmw_wait+0x184>
 8017230:	2400      	movs	r4, #0
 8017232:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017236:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801723a:	f7f7 f94b 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801723e:	2800      	cmp	r0, #0
 8017240:	d051      	beq.n	80172e6 <rmw_wait+0x21a>
 8017242:	f8d8 3000 	ldr.w	r3, [r8]
 8017246:	3401      	adds	r4, #1
 8017248:	42a3      	cmp	r3, r4
 801724a:	f04f 0701 	mov.w	r7, #1
 801724e:	d8f0      	bhi.n	8017232 <rmw_wait+0x166>
 8017250:	b1dd      	cbz	r5, 801728a <rmw_wait+0x1be>
 8017252:	682b      	ldr	r3, [r5, #0]
 8017254:	b1cb      	cbz	r3, 801728a <rmw_wait+0x1be>
 8017256:	2400      	movs	r4, #0
 8017258:	686b      	ldr	r3, [r5, #4]
 801725a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801725e:	f7f7 f939 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017262:	b158      	cbz	r0, 801727c <rmw_wait+0x1b0>
 8017264:	682b      	ldr	r3, [r5, #0]
 8017266:	3401      	adds	r4, #1
 8017268:	42a3      	cmp	r3, r4
 801726a:	d969      	bls.n	8017340 <rmw_wait+0x274>
 801726c:	686b      	ldr	r3, [r5, #4]
 801726e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017272:	2701      	movs	r7, #1
 8017274:	f7f7 f92e 	bl	800e4d4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017278:	2800      	cmp	r0, #0
 801727a:	d1f3      	bne.n	8017264 <rmw_wait+0x198>
 801727c:	e9d5 3200 	ldrd	r3, r2, [r5]
 8017280:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017284:	3401      	adds	r4, #1
 8017286:	42a3      	cmp	r3, r4
 8017288:	d8e6      	bhi.n	8017258 <rmw_wait+0x18c>
 801728a:	b1a6      	cbz	r6, 80172b6 <rmw_wait+0x1ea>
 801728c:	6834      	ldr	r4, [r6, #0]
 801728e:	b194      	cbz	r4, 80172b6 <rmw_wait+0x1ea>
 8017290:	2300      	movs	r3, #0
 8017292:	461d      	mov	r5, r3
 8017294:	e004      	b.n	80172a0 <rmw_wait+0x1d4>
 8017296:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801729a:	3301      	adds	r3, #1
 801729c:	42a3      	cmp	r3, r4
 801729e:	d00a      	beq.n	80172b6 <rmw_wait+0x1ea>
 80172a0:	6870      	ldr	r0, [r6, #4]
 80172a2:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80172a6:	7c0a      	ldrb	r2, [r1, #16]
 80172a8:	2a00      	cmp	r2, #0
 80172aa:	d0f4      	beq.n	8017296 <rmw_wait+0x1ca>
 80172ac:	3301      	adds	r3, #1
 80172ae:	42a3      	cmp	r3, r4
 80172b0:	740d      	strb	r5, [r1, #16]
 80172b2:	4617      	mov	r7, r2
 80172b4:	d1f4      	bne.n	80172a0 <rmw_wait+0x1d4>
 80172b6:	2f00      	cmp	r7, #0
 80172b8:	d03e      	beq.n	8017338 <rmw_wait+0x26c>
 80172ba:	2000      	movs	r0, #0
 80172bc:	b009      	add	sp, #36	@ 0x24
 80172be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80172c2:	68a0      	ldr	r0, [r4, #8]
 80172c4:	2100      	movs	r1, #0
 80172c6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80172ca:	f7f9 fe7f 	bl	8010fcc <uxr_run_session_timeout>
 80172ce:	6864      	ldr	r4, [r4, #4]
 80172d0:	2c00      	cmp	r4, #0
 80172d2:	d1f6      	bne.n	80172c2 <rmw_wait+0x1f6>
 80172d4:	e78c      	b.n	80171f0 <rmw_wait+0x124>
 80172d6:	e9d9 3200 	ldrd	r3, r2, [r9]
 80172da:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80172de:	3401      	adds	r4, #1
 80172e0:	42a3      	cmp	r3, r4
 80172e2:	d890      	bhi.n	8017206 <rmw_wait+0x13a>
 80172e4:	e79e      	b.n	8017224 <rmw_wait+0x158>
 80172e6:	e9d8 3200 	ldrd	r3, r2, [r8]
 80172ea:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80172ee:	3401      	adds	r4, #1
 80172f0:	429c      	cmp	r4, r3
 80172f2:	d39e      	bcc.n	8017232 <rmw_wait+0x166>
 80172f4:	e7ac      	b.n	8017250 <rmw_wait+0x184>
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	f47f aef3 	bne.w	80170e2 <rmw_wait+0x16>
 80172fc:	2800      	cmp	r0, #0
 80172fe:	f47f aef0 	bne.w	80170e2 <rmw_wait+0x16>
 8017302:	2900      	cmp	r1, #0
 8017304:	f47f aeed 	bne.w	80170e2 <rmw_wait+0x16>
 8017308:	e7d7      	b.n	80172ba <rmw_wait+0x1ee>
 801730a:	4639      	mov	r1, r7
 801730c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017310:	f7f9 fe76 	bl	8011000 <uxr_run_session_until_data>
 8017314:	6864      	ldr	r4, [r4, #4]
 8017316:	2c00      	cmp	r4, #0
 8017318:	f47f af5f 	bne.w	80171da <rmw_wait+0x10e>
 801731c:	e768      	b.n	80171f0 <rmw_wait+0x124>
 801731e:	f1b8 0f00 	cmp.w	r8, #0
 8017322:	d032      	beq.n	801738a <rmw_wait+0x2be>
 8017324:	f8d8 3000 	ldr.w	r3, [r8]
 8017328:	2b00      	cmp	r3, #0
 801732a:	d181      	bne.n	8017230 <rmw_wait+0x164>
 801732c:	461f      	mov	r7, r3
 801732e:	2d00      	cmp	r5, #0
 8017330:	d18f      	bne.n	8017252 <rmw_wait+0x186>
 8017332:	462f      	mov	r7, r5
 8017334:	2e00      	cmp	r6, #0
 8017336:	d1a9      	bne.n	801728c <rmw_wait+0x1c0>
 8017338:	2002      	movs	r0, #2
 801733a:	b009      	add	sp, #36	@ 0x24
 801733c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017340:	2e00      	cmp	r6, #0
 8017342:	d0ba      	beq.n	80172ba <rmw_wait+0x1ee>
 8017344:	6834      	ldr	r4, [r6, #0]
 8017346:	2701      	movs	r7, #1
 8017348:	2c00      	cmp	r4, #0
 801734a:	d1a1      	bne.n	8017290 <rmw_wait+0x1c4>
 801734c:	e7b5      	b.n	80172ba <rmw_wait+0x1ee>
 801734e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8017352:	f7ff f9d5 	bl	8016700 <rmw_time_total_nsec>
 8017356:	2300      	movs	r3, #0
 8017358:	4a13      	ldr	r2, [pc, #76]	@ (80173a8 <rmw_wait+0x2dc>)
 801735a:	f7e9 f9d5 	bl	8000708 <__aeabi_uldivmod>
 801735e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8017362:	f171 0300 	sbcs.w	r3, r1, #0
 8017366:	4607      	mov	r7, r0
 8017368:	bfa8      	it	ge
 801736a:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 801736e:	e6c9      	b.n	8017104 <rmw_wait+0x38>
 8017370:	f1b8 0f00 	cmp.w	r8, #0
 8017374:	d009      	beq.n	801738a <rmw_wait+0x2be>
 8017376:	f8d8 3000 	ldr.w	r3, [r8]
 801737a:	464f      	mov	r7, r9
 801737c:	2b00      	cmp	r3, #0
 801737e:	f47f af57 	bne.w	8017230 <rmw_wait+0x164>
 8017382:	2d00      	cmp	r5, #0
 8017384:	f47f af65 	bne.w	8017252 <rmw_wait+0x186>
 8017388:	e7d3      	b.n	8017332 <rmw_wait+0x266>
 801738a:	b17d      	cbz	r5, 80173ac <rmw_wait+0x2e0>
 801738c:	682b      	ldr	r3, [r5, #0]
 801738e:	4647      	mov	r7, r8
 8017390:	2b00      	cmp	r3, #0
 8017392:	f47f af60 	bne.w	8017256 <rmw_wait+0x18a>
 8017396:	2e00      	cmp	r6, #0
 8017398:	f47f af78 	bne.w	801728c <rmw_wait+0x1c0>
 801739c:	e7cc      	b.n	8017338 <rmw_wait+0x26c>
 801739e:	bf00      	nop
 80173a0:	0801a6e8 	.word	0x0801a6e8
 80173a4:	2000aecc 	.word	0x2000aecc
 80173a8:	000f4240 	.word	0x000f4240
 80173ac:	2e00      	cmp	r6, #0
 80173ae:	d0c3      	beq.n	8017338 <rmw_wait+0x26c>
 80173b0:	6834      	ldr	r4, [r6, #0]
 80173b2:	462f      	mov	r7, r5
 80173b4:	2c00      	cmp	r4, #0
 80173b6:	f47f af6b 	bne.w	8017290 <rmw_wait+0x1c4>
 80173ba:	e7bd      	b.n	8017338 <rmw_wait+0x26c>

080173bc <rmw_create_wait_set>:
 80173bc:	b508      	push	{r3, lr}
 80173be:	4803      	ldr	r0, [pc, #12]	@ (80173cc <rmw_create_wait_set+0x10>)
 80173c0:	f7ff fbfe 	bl	8016bc0 <get_memory>
 80173c4:	b108      	cbz	r0, 80173ca <rmw_create_wait_set+0xe>
 80173c6:	6880      	ldr	r0, [r0, #8]
 80173c8:	3010      	adds	r0, #16
 80173ca:	bd08      	pop	{r3, pc}
 80173cc:	2000af0c 	.word	0x2000af0c

080173d0 <rmw_destroy_wait_set>:
 80173d0:	b508      	push	{r3, lr}
 80173d2:	4b08      	ldr	r3, [pc, #32]	@ (80173f4 <rmw_destroy_wait_set+0x24>)
 80173d4:	6819      	ldr	r1, [r3, #0]
 80173d6:	b911      	cbnz	r1, 80173de <rmw_destroy_wait_set+0xe>
 80173d8:	e00a      	b.n	80173f0 <rmw_destroy_wait_set+0x20>
 80173da:	6849      	ldr	r1, [r1, #4]
 80173dc:	b141      	cbz	r1, 80173f0 <rmw_destroy_wait_set+0x20>
 80173de:	688b      	ldr	r3, [r1, #8]
 80173e0:	3310      	adds	r3, #16
 80173e2:	4298      	cmp	r0, r3
 80173e4:	d1f9      	bne.n	80173da <rmw_destroy_wait_set+0xa>
 80173e6:	4803      	ldr	r0, [pc, #12]	@ (80173f4 <rmw_destroy_wait_set+0x24>)
 80173e8:	f7ff fbfa 	bl	8016be0 <put_memory>
 80173ec:	2000      	movs	r0, #0
 80173ee:	bd08      	pop	{r3, pc}
 80173f0:	2001      	movs	r0, #1
 80173f2:	bd08      	pop	{r3, pc}
 80173f4:	2000af0c 	.word	0x2000af0c

080173f8 <rosidl_runtime_c__double__Sequence__init>:
 80173f8:	b530      	push	{r4, r5, lr}
 80173fa:	4604      	mov	r4, r0
 80173fc:	b087      	sub	sp, #28
 80173fe:	b130      	cbz	r0, 801740e <rosidl_runtime_c__double__Sequence__init+0x16>
 8017400:	460d      	mov	r5, r1
 8017402:	b931      	cbnz	r1, 8017412 <rosidl_runtime_c__double__Sequence__init+0x1a>
 8017404:	4608      	mov	r0, r1
 8017406:	e9c4 0500 	strd	r0, r5, [r4]
 801740a:	60a5      	str	r5, [r4, #8]
 801740c:	2001      	movs	r0, #1
 801740e:	b007      	add	sp, #28
 8017410:	bd30      	pop	{r4, r5, pc}
 8017412:	a801      	add	r0, sp, #4
 8017414:	f7f5 ff40 	bl	800d298 <rcutils_get_default_allocator>
 8017418:	9b01      	ldr	r3, [sp, #4]
 801741a:	9905      	ldr	r1, [sp, #20]
 801741c:	00e8      	lsls	r0, r5, #3
 801741e:	4798      	blx	r3
 8017420:	2800      	cmp	r0, #0
 8017422:	d1f0      	bne.n	8017406 <rosidl_runtime_c__double__Sequence__init+0xe>
 8017424:	e7f3      	b.n	801740e <rosidl_runtime_c__double__Sequence__init+0x16>
 8017426:	bf00      	nop

08017428 <rosidl_runtime_c__double__Sequence__fini>:
 8017428:	b188      	cbz	r0, 801744e <rosidl_runtime_c__double__Sequence__fini+0x26>
 801742a:	b510      	push	{r4, lr}
 801742c:	6803      	ldr	r3, [r0, #0]
 801742e:	b086      	sub	sp, #24
 8017430:	4604      	mov	r4, r0
 8017432:	b153      	cbz	r3, 801744a <rosidl_runtime_c__double__Sequence__fini+0x22>
 8017434:	a801      	add	r0, sp, #4
 8017436:	f7f5 ff2f 	bl	800d298 <rcutils_get_default_allocator>
 801743a:	9b02      	ldr	r3, [sp, #8]
 801743c:	9905      	ldr	r1, [sp, #20]
 801743e:	6820      	ldr	r0, [r4, #0]
 8017440:	4798      	blx	r3
 8017442:	2300      	movs	r3, #0
 8017444:	e9c4 3300 	strd	r3, r3, [r4]
 8017448:	60a3      	str	r3, [r4, #8]
 801744a:	b006      	add	sp, #24
 801744c:	bd10      	pop	{r4, pc}
 801744e:	4770      	bx	lr

08017450 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8017450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017454:	6805      	ldr	r5, [r0, #0]
 8017456:	4604      	mov	r4, r0
 8017458:	4628      	mov	r0, r5
 801745a:	460e      	mov	r6, r1
 801745c:	f7e8 fee0 	bl	8000220 <strcmp>
 8017460:	b1c8      	cbz	r0, 8017496 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8017462:	4b11      	ldr	r3, [pc, #68]	@ (80174a8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8017464:	681b      	ldr	r3, [r3, #0]
 8017466:	429d      	cmp	r5, r3
 8017468:	d112      	bne.n	8017490 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 801746a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801746e:	f8d8 4000 	ldr.w	r4, [r8]
 8017472:	b16c      	cbz	r4, 8017490 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8017474:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8017478:	2700      	movs	r7, #0
 801747a:	3d04      	subs	r5, #4
 801747c:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8017480:	4631      	mov	r1, r6
 8017482:	f7e8 fecd 	bl	8000220 <strcmp>
 8017486:	00bb      	lsls	r3, r7, #2
 8017488:	b140      	cbz	r0, 801749c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 801748a:	3701      	adds	r7, #1
 801748c:	42bc      	cmp	r4, r7
 801748e:	d1f5      	bne.n	801747c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8017490:	2000      	movs	r0, #0
 8017492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017496:	4620      	mov	r0, r4
 8017498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801749c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80174a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80174a4:	58d3      	ldr	r3, [r2, r3]
 80174a6:	4718      	bx	r3
 80174a8:	200001b0 	.word	0x200001b0

080174ac <std_msgs__msg__Float64MultiArray__init>:
 80174ac:	b570      	push	{r4, r5, r6, lr}
 80174ae:	4605      	mov	r5, r0
 80174b0:	b1b0      	cbz	r0, 80174e0 <std_msgs__msg__Float64MultiArray__init+0x34>
 80174b2:	f000 f8b5 	bl	8017620 <std_msgs__msg__MultiArrayLayout__init>
 80174b6:	4604      	mov	r4, r0
 80174b8:	b148      	cbz	r0, 80174ce <std_msgs__msg__Float64MultiArray__init+0x22>
 80174ba:	f105 0610 	add.w	r6, r5, #16
 80174be:	2100      	movs	r1, #0
 80174c0:	4630      	mov	r0, r6
 80174c2:	f7ff ff99 	bl	80173f8 <rosidl_runtime_c__double__Sequence__init>
 80174c6:	4604      	mov	r4, r0
 80174c8:	b168      	cbz	r0, 80174e6 <std_msgs__msg__Float64MultiArray__init+0x3a>
 80174ca:	4620      	mov	r0, r4
 80174cc:	bd70      	pop	{r4, r5, r6, pc}
 80174ce:	4628      	mov	r0, r5
 80174d0:	f000 f8b8 	bl	8017644 <std_msgs__msg__MultiArrayLayout__fini>
 80174d4:	f105 0010 	add.w	r0, r5, #16
 80174d8:	f7ff ffa6 	bl	8017428 <rosidl_runtime_c__double__Sequence__fini>
 80174dc:	4620      	mov	r0, r4
 80174de:	bd70      	pop	{r4, r5, r6, pc}
 80174e0:	4604      	mov	r4, r0
 80174e2:	4620      	mov	r0, r4
 80174e4:	bd70      	pop	{r4, r5, r6, pc}
 80174e6:	4628      	mov	r0, r5
 80174e8:	f000 f8ac 	bl	8017644 <std_msgs__msg__MultiArrayLayout__fini>
 80174ec:	4630      	mov	r0, r6
 80174ee:	f7ff ff9b 	bl	8017428 <rosidl_runtime_c__double__Sequence__fini>
 80174f2:	e7ea      	b.n	80174ca <std_msgs__msg__Float64MultiArray__init+0x1e>

080174f4 <std_msgs__msg__Float64MultiArray__fini>:
 80174f4:	b148      	cbz	r0, 801750a <std_msgs__msg__Float64MultiArray__fini+0x16>
 80174f6:	b510      	push	{r4, lr}
 80174f8:	4604      	mov	r4, r0
 80174fa:	f000 f8a3 	bl	8017644 <std_msgs__msg__MultiArrayLayout__fini>
 80174fe:	f104 0010 	add.w	r0, r4, #16
 8017502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017506:	f7ff bf8f 	b.w	8017428 <rosidl_runtime_c__double__Sequence__fini>
 801750a:	4770      	bx	lr

0801750c <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0>:
 801750c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017510:	b086      	sub	sp, #24
 8017512:	4682      	mov	sl, r0
 8017514:	4689      	mov	r9, r1
 8017516:	a801      	add	r0, sp, #4
 8017518:	f7f5 febe 	bl	800d298 <rcutils_get_default_allocator>
 801751c:	f1b9 0f00 	cmp.w	r9, #0
 8017520:	d02f      	beq.n	8017582 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x76>
 8017522:	e9dd 3804 	ldrd	r3, r8, [sp, #16]
 8017526:	2114      	movs	r1, #20
 8017528:	4642      	mov	r2, r8
 801752a:	4648      	mov	r0, r9
 801752c:	4798      	blx	r3
 801752e:	4607      	mov	r7, r0
 8017530:	b388      	cbz	r0, 8017596 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x8a>
 8017532:	4606      	mov	r6, r0
 8017534:	2400      	movs	r4, #0
 8017536:	e004      	b.n	8017542 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x36>
 8017538:	3401      	adds	r4, #1
 801753a:	45a1      	cmp	r9, r4
 801753c:	f106 0614 	add.w	r6, r6, #20
 8017540:	d020      	beq.n	8017584 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x78>
 8017542:	4630      	mov	r0, r6
 8017544:	f001 fc2e 	bl	8018da4 <rosidl_runtime_c__String__init>
 8017548:	4605      	mov	r5, r0
 801754a:	2800      	cmp	r0, #0
 801754c:	d1f4      	bne.n	8017538 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x2c>
 801754e:	4630      	mov	r0, r6
 8017550:	f001 fc3e 	bl	8018dd0 <rosidl_runtime_c__String__fini>
 8017554:	45a1      	cmp	r9, r4
 8017556:	d915      	bls.n	8017584 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x78>
 8017558:	b15c      	cbz	r4, 8017572 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x66>
 801755a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801755e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8017562:	3c14      	subs	r4, #20
 8017564:	4620      	mov	r0, r4
 8017566:	f001 fc33 	bl	8018dd0 <rosidl_runtime_c__String__fini>
 801756a:	42a7      	cmp	r7, r4
 801756c:	f1a4 0414 	sub.w	r4, r4, #20
 8017570:	d1f8      	bne.n	8017564 <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x58>
 8017572:	4638      	mov	r0, r7
 8017574:	9b02      	ldr	r3, [sp, #8]
 8017576:	4641      	mov	r1, r8
 8017578:	4798      	blx	r3
 801757a:	4628      	mov	r0, r5
 801757c:	b006      	add	sp, #24
 801757e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017582:	464f      	mov	r7, r9
 8017584:	e9ca 7900 	strd	r7, r9, [sl]
 8017588:	f8ca 9008 	str.w	r9, [sl, #8]
 801758c:	2501      	movs	r5, #1
 801758e:	4628      	mov	r0, r5
 8017590:	b006      	add	sp, #24
 8017592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017596:	4605      	mov	r5, r0
 8017598:	e7f9      	b.n	801758e <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0+0x82>
 801759a:	bf00      	nop

0801759c <std_msgs__msg__MultiArrayDimension__init>:
 801759c:	b538      	push	{r3, r4, r5, lr}
 801759e:	4604      	mov	r4, r0
 80175a0:	b128      	cbz	r0, 80175ae <std_msgs__msg__MultiArrayDimension__init+0x12>
 80175a2:	f001 fbff 	bl	8018da4 <rosidl_runtime_c__String__init>
 80175a6:	4605      	mov	r5, r0
 80175a8:	b120      	cbz	r0, 80175b4 <std_msgs__msg__MultiArrayDimension__init+0x18>
 80175aa:	4628      	mov	r0, r5
 80175ac:	bd38      	pop	{r3, r4, r5, pc}
 80175ae:	4605      	mov	r5, r0
 80175b0:	4628      	mov	r0, r5
 80175b2:	bd38      	pop	{r3, r4, r5, pc}
 80175b4:	4620      	mov	r0, r4
 80175b6:	f001 fc0b 	bl	8018dd0 <rosidl_runtime_c__String__fini>
 80175ba:	4628      	mov	r0, r5
 80175bc:	bd38      	pop	{r3, r4, r5, pc}
 80175be:	bf00      	nop

080175c0 <std_msgs__msg__MultiArrayDimension__fini>:
 80175c0:	b108      	cbz	r0, 80175c6 <std_msgs__msg__MultiArrayDimension__fini+0x6>
 80175c2:	f001 bc05 	b.w	8018dd0 <rosidl_runtime_c__String__fini>
 80175c6:	4770      	bx	lr

080175c8 <std_msgs__msg__MultiArrayDimension__Sequence__init>:
 80175c8:	b108      	cbz	r0, 80175ce <std_msgs__msg__MultiArrayDimension__Sequence__init+0x6>
 80175ca:	f7ff bf9f 	b.w	801750c <std_msgs__msg__MultiArrayDimension__Sequence__init.part.0>
 80175ce:	4770      	bx	lr

080175d0 <std_msgs__msg__MultiArrayDimension__Sequence__fini>:
 80175d0:	b320      	cbz	r0, 801761c <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x4c>
 80175d2:	b530      	push	{r4, r5, lr}
 80175d4:	4605      	mov	r5, r0
 80175d6:	b087      	sub	sp, #28
 80175d8:	a801      	add	r0, sp, #4
 80175da:	f7f5 fe5d 	bl	800d298 <rcutils_get_default_allocator>
 80175de:	682a      	ldr	r2, [r5, #0]
 80175e0:	b1b2      	cbz	r2, 8017610 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x40>
 80175e2:	68a9      	ldr	r1, [r5, #8]
 80175e4:	b161      	cbz	r1, 8017600 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 80175e6:	2400      	movs	r4, #0
 80175e8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80175ec:	eb12 0083 	adds.w	r0, r2, r3, lsl #2
 80175f0:	d010      	beq.n	8017614 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x44>
 80175f2:	f001 fbed 	bl	8018dd0 <rosidl_runtime_c__String__fini>
 80175f6:	68a9      	ldr	r1, [r5, #8]
 80175f8:	682a      	ldr	r2, [r5, #0]
 80175fa:	3401      	adds	r4, #1
 80175fc:	428c      	cmp	r4, r1
 80175fe:	d3f3      	bcc.n	80175e8 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 8017600:	9b02      	ldr	r3, [sp, #8]
 8017602:	9905      	ldr	r1, [sp, #20]
 8017604:	4610      	mov	r0, r2
 8017606:	4798      	blx	r3
 8017608:	2300      	movs	r3, #0
 801760a:	e9c5 3300 	strd	r3, r3, [r5]
 801760e:	60ab      	str	r3, [r5, #8]
 8017610:	b007      	add	sp, #28
 8017612:	bd30      	pop	{r4, r5, pc}
 8017614:	3401      	adds	r4, #1
 8017616:	428c      	cmp	r4, r1
 8017618:	d3e6      	bcc.n	80175e8 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 801761a:	e7f1      	b.n	8017600 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 801761c:	4770      	bx	lr
 801761e:	bf00      	nop

08017620 <std_msgs__msg__MultiArrayLayout__init>:
 8017620:	b538      	push	{r3, r4, r5, lr}
 8017622:	4604      	mov	r4, r0
 8017624:	b130      	cbz	r0, 8017634 <std_msgs__msg__MultiArrayLayout__init+0x14>
 8017626:	2100      	movs	r1, #0
 8017628:	f7ff ffce 	bl	80175c8 <std_msgs__msg__MultiArrayDimension__Sequence__init>
 801762c:	4605      	mov	r5, r0
 801762e:	b120      	cbz	r0, 801763a <std_msgs__msg__MultiArrayLayout__init+0x1a>
 8017630:	4628      	mov	r0, r5
 8017632:	bd38      	pop	{r3, r4, r5, pc}
 8017634:	4605      	mov	r5, r0
 8017636:	4628      	mov	r0, r5
 8017638:	bd38      	pop	{r3, r4, r5, pc}
 801763a:	4620      	mov	r0, r4
 801763c:	f7ff ffc8 	bl	80175d0 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 8017640:	4628      	mov	r0, r5
 8017642:	bd38      	pop	{r3, r4, r5, pc}

08017644 <std_msgs__msg__MultiArrayLayout__fini>:
 8017644:	b108      	cbz	r0, 801764a <std_msgs__msg__MultiArrayLayout__fini+0x6>
 8017646:	f7ff bfc3 	b.w	80175d0 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 801764a:	4770      	bx	lr

0801764c <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_init_function>:
 801764c:	f7ff bfa6 	b.w	801759c <std_msgs__msg__MultiArrayDimension__init>

08017650 <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_fini_function>:
 8017650:	f7ff bfb6 	b.w	80175c0 <std_msgs__msg__MultiArrayDimension__fini>

08017654 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8017654:	4b04      	ldr	r3, [pc, #16]	@ (8017668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 8017656:	681a      	ldr	r2, [r3, #0]
 8017658:	b10a      	cbz	r2, 801765e <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0xa>
 801765a:	4803      	ldr	r0, [pc, #12]	@ (8017668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 801765c:	4770      	bx	lr
 801765e:	4a03      	ldr	r2, [pc, #12]	@ (801766c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x18>)
 8017660:	4801      	ldr	r0, [pc, #4]	@ (8017668 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 8017662:	6812      	ldr	r2, [r2, #0]
 8017664:	601a      	str	r2, [r3, #0]
 8017666:	4770      	bx	lr
 8017668:	2000026c 	.word	0x2000026c
 801766c:	200001b4 	.word	0x200001b4

08017670 <_MultiArrayDimension__cdr_serialize>:
 8017670:	b1d0      	cbz	r0, 80176a8 <_MultiArrayDimension__cdr_serialize+0x38>
 8017672:	b570      	push	{r4, r5, r6, lr}
 8017674:	6806      	ldr	r6, [r0, #0]
 8017676:	460d      	mov	r5, r1
 8017678:	4604      	mov	r4, r0
 801767a:	b196      	cbz	r6, 80176a2 <_MultiArrayDimension__cdr_serialize+0x32>
 801767c:	4630      	mov	r0, r6
 801767e:	f7e8 fdd9 	bl	8000234 <strlen>
 8017682:	1c42      	adds	r2, r0, #1
 8017684:	4631      	mov	r1, r6
 8017686:	6060      	str	r0, [r4, #4]
 8017688:	4628      	mov	r0, r5
 801768a:	f7f8 fc33 	bl	800fef4 <ucdr_serialize_sequence_char>
 801768e:	68e1      	ldr	r1, [r4, #12]
 8017690:	4628      	mov	r0, r5
 8017692:	f7f7 fc89 	bl	800efa8 <ucdr_serialize_uint32_t>
 8017696:	6921      	ldr	r1, [r4, #16]
 8017698:	4628      	mov	r0, r5
 801769a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801769e:	f7f7 bc83 	b.w	800efa8 <ucdr_serialize_uint32_t>
 80176a2:	4632      	mov	r2, r6
 80176a4:	4630      	mov	r0, r6
 80176a6:	e7ed      	b.n	8017684 <_MultiArrayDimension__cdr_serialize+0x14>
 80176a8:	4770      	bx	lr
 80176aa:	bf00      	nop

080176ac <get_serialized_size_std_msgs__msg__MultiArrayDimension>:
 80176ac:	b570      	push	{r4, r5, r6, lr}
 80176ae:	4604      	mov	r4, r0
 80176b0:	b1b0      	cbz	r0, 80176e0 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x34>
 80176b2:	460d      	mov	r5, r1
 80176b4:	4628      	mov	r0, r5
 80176b6:	2104      	movs	r1, #4
 80176b8:	f7f8 fbb0 	bl	800fe1c <ucdr_alignment>
 80176bc:	6866      	ldr	r6, [r4, #4]
 80176be:	1d6b      	adds	r3, r5, #5
 80176c0:	4433      	add	r3, r6
 80176c2:	181e      	adds	r6, r3, r0
 80176c4:	2104      	movs	r1, #4
 80176c6:	4630      	mov	r0, r6
 80176c8:	f7f8 fba8 	bl	800fe1c <ucdr_alignment>
 80176cc:	1d04      	adds	r4, r0, #4
 80176ce:	4434      	add	r4, r6
 80176d0:	2104      	movs	r1, #4
 80176d2:	4620      	mov	r0, r4
 80176d4:	f7f8 fba2 	bl	800fe1c <ucdr_alignment>
 80176d8:	f1c5 0504 	rsb	r5, r5, #4
 80176dc:	4428      	add	r0, r5
 80176de:	4420      	add	r0, r4
 80176e0:	bd70      	pop	{r4, r5, r6, pc}
 80176e2:	bf00      	nop

080176e4 <_MultiArrayDimension__cdr_deserialize>:
 80176e4:	b570      	push	{r4, r5, r6, lr}
 80176e6:	460c      	mov	r4, r1
 80176e8:	b082      	sub	sp, #8
 80176ea:	b1d9      	cbz	r1, 8017724 <_MultiArrayDimension__cdr_deserialize+0x40>
 80176ec:	688e      	ldr	r6, [r1, #8]
 80176ee:	6809      	ldr	r1, [r1, #0]
 80176f0:	ab01      	add	r3, sp, #4
 80176f2:	4632      	mov	r2, r6
 80176f4:	4605      	mov	r5, r0
 80176f6:	f7f8 fc0f 	bl	800ff18 <ucdr_deserialize_sequence_char>
 80176fa:	9b01      	ldr	r3, [sp, #4]
 80176fc:	b970      	cbnz	r0, 801771c <_MultiArrayDimension__cdr_deserialize+0x38>
 80176fe:	429e      	cmp	r6, r3
 8017700:	d313      	bcc.n	801772a <_MultiArrayDimension__cdr_deserialize+0x46>
 8017702:	f104 010c 	add.w	r1, r4, #12
 8017706:	4628      	mov	r0, r5
 8017708:	f7f7 fd7e 	bl	800f208 <ucdr_deserialize_uint32_t>
 801770c:	f104 0110 	add.w	r1, r4, #16
 8017710:	4628      	mov	r0, r5
 8017712:	b002      	add	sp, #8
 8017714:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017718:	f7f7 bd76 	b.w	800f208 <ucdr_deserialize_uint32_t>
 801771c:	b103      	cbz	r3, 8017720 <_MultiArrayDimension__cdr_deserialize+0x3c>
 801771e:	3b01      	subs	r3, #1
 8017720:	6063      	str	r3, [r4, #4]
 8017722:	e7ee      	b.n	8017702 <_MultiArrayDimension__cdr_deserialize+0x1e>
 8017724:	4608      	mov	r0, r1
 8017726:	b002      	add	sp, #8
 8017728:	bd70      	pop	{r4, r5, r6, pc}
 801772a:	2101      	movs	r1, #1
 801772c:	75a8      	strb	r0, [r5, #22]
 801772e:	7569      	strb	r1, [r5, #21]
 8017730:	6060      	str	r0, [r4, #4]
 8017732:	4628      	mov	r0, r5
 8017734:	f7f8 fb88 	bl	800fe48 <ucdr_align_to>
 8017738:	9901      	ldr	r1, [sp, #4]
 801773a:	4628      	mov	r0, r5
 801773c:	f7f8 fbba 	bl	800feb4 <ucdr_advance_buffer>
 8017740:	e7df      	b.n	8017702 <_MultiArrayDimension__cdr_deserialize+0x1e>
 8017742:	bf00      	nop

08017744 <_MultiArrayDimension__max_serialized_size>:
 8017744:	b510      	push	{r4, lr}
 8017746:	2104      	movs	r1, #4
 8017748:	2000      	movs	r0, #0
 801774a:	f7f8 fb67 	bl	800fe1c <ucdr_alignment>
 801774e:	1d04      	adds	r4, r0, #4
 8017750:	2104      	movs	r1, #4
 8017752:	4620      	mov	r0, r4
 8017754:	f7f8 fb62 	bl	800fe1c <ucdr_alignment>
 8017758:	3004      	adds	r0, #4
 801775a:	4420      	add	r0, r4
 801775c:	bd10      	pop	{r4, pc}
 801775e:	bf00      	nop

08017760 <_MultiArrayDimension__get_serialized_size>:
 8017760:	b510      	push	{r4, lr}
 8017762:	4604      	mov	r4, r0
 8017764:	b190      	cbz	r0, 801778c <_MultiArrayDimension__get_serialized_size+0x2c>
 8017766:	2104      	movs	r1, #4
 8017768:	2000      	movs	r0, #0
 801776a:	f7f8 fb57 	bl	800fe1c <ucdr_alignment>
 801776e:	6863      	ldr	r3, [r4, #4]
 8017770:	3305      	adds	r3, #5
 8017772:	181c      	adds	r4, r3, r0
 8017774:	2104      	movs	r1, #4
 8017776:	4620      	mov	r0, r4
 8017778:	f7f8 fb50 	bl	800fe1c <ucdr_alignment>
 801777c:	3004      	adds	r0, #4
 801777e:	4404      	add	r4, r0
 8017780:	2104      	movs	r1, #4
 8017782:	4620      	mov	r0, r4
 8017784:	f7f8 fb4a 	bl	800fe1c <ucdr_alignment>
 8017788:	3004      	adds	r0, #4
 801778a:	4420      	add	r0, r4
 801778c:	bd10      	pop	{r4, pc}
 801778e:	bf00      	nop

08017790 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8017790:	4800      	ldr	r0, [pc, #0]	@ (8017794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x4>)
 8017792:	4770      	bx	lr
 8017794:	20000278 	.word	0x20000278

08017798 <ucdr_serialize_endian_array_char>:
 8017798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801779c:	4619      	mov	r1, r3
 801779e:	461f      	mov	r7, r3
 80177a0:	4605      	mov	r5, r0
 80177a2:	4690      	mov	r8, r2
 80177a4:	f7f8 fae2 	bl	800fd6c <ucdr_check_buffer_available_for>
 80177a8:	b9e0      	cbnz	r0, 80177e4 <ucdr_serialize_endian_array_char+0x4c>
 80177aa:	463e      	mov	r6, r7
 80177ac:	e009      	b.n	80177c2 <ucdr_serialize_endian_array_char+0x2a>
 80177ae:	68a8      	ldr	r0, [r5, #8]
 80177b0:	f002 f90f 	bl	80199d2 <memcpy>
 80177b4:	68ab      	ldr	r3, [r5, #8]
 80177b6:	6928      	ldr	r0, [r5, #16]
 80177b8:	4423      	add	r3, r4
 80177ba:	4420      	add	r0, r4
 80177bc:	1b36      	subs	r6, r6, r4
 80177be:	60ab      	str	r3, [r5, #8]
 80177c0:	6128      	str	r0, [r5, #16]
 80177c2:	4631      	mov	r1, r6
 80177c4:	2201      	movs	r2, #1
 80177c6:	4628      	mov	r0, r5
 80177c8:	f7f8 fb58 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 80177cc:	1bb9      	subs	r1, r7, r6
 80177ce:	4441      	add	r1, r8
 80177d0:	4604      	mov	r4, r0
 80177d2:	4602      	mov	r2, r0
 80177d4:	2800      	cmp	r0, #0
 80177d6:	d1ea      	bne.n	80177ae <ucdr_serialize_endian_array_char+0x16>
 80177d8:	2301      	movs	r3, #1
 80177da:	7da8      	ldrb	r0, [r5, #22]
 80177dc:	756b      	strb	r3, [r5, #21]
 80177de:	4058      	eors	r0, r3
 80177e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177e4:	463a      	mov	r2, r7
 80177e6:	68a8      	ldr	r0, [r5, #8]
 80177e8:	4641      	mov	r1, r8
 80177ea:	f002 f8f2 	bl	80199d2 <memcpy>
 80177ee:	68aa      	ldr	r2, [r5, #8]
 80177f0:	692b      	ldr	r3, [r5, #16]
 80177f2:	443a      	add	r2, r7
 80177f4:	443b      	add	r3, r7
 80177f6:	60aa      	str	r2, [r5, #8]
 80177f8:	612b      	str	r3, [r5, #16]
 80177fa:	e7ed      	b.n	80177d8 <ucdr_serialize_endian_array_char+0x40>

080177fc <ucdr_deserialize_endian_array_char>:
 80177fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017800:	4619      	mov	r1, r3
 8017802:	461f      	mov	r7, r3
 8017804:	4605      	mov	r5, r0
 8017806:	4690      	mov	r8, r2
 8017808:	f7f8 fab0 	bl	800fd6c <ucdr_check_buffer_available_for>
 801780c:	b9e0      	cbnz	r0, 8017848 <ucdr_deserialize_endian_array_char+0x4c>
 801780e:	463e      	mov	r6, r7
 8017810:	e009      	b.n	8017826 <ucdr_deserialize_endian_array_char+0x2a>
 8017812:	68a9      	ldr	r1, [r5, #8]
 8017814:	f002 f8dd 	bl	80199d2 <memcpy>
 8017818:	68ab      	ldr	r3, [r5, #8]
 801781a:	6928      	ldr	r0, [r5, #16]
 801781c:	4423      	add	r3, r4
 801781e:	4420      	add	r0, r4
 8017820:	1b36      	subs	r6, r6, r4
 8017822:	60ab      	str	r3, [r5, #8]
 8017824:	6128      	str	r0, [r5, #16]
 8017826:	2201      	movs	r2, #1
 8017828:	4631      	mov	r1, r6
 801782a:	4628      	mov	r0, r5
 801782c:	f7f8 fb26 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 8017830:	4604      	mov	r4, r0
 8017832:	1bb8      	subs	r0, r7, r6
 8017834:	4440      	add	r0, r8
 8017836:	4622      	mov	r2, r4
 8017838:	2c00      	cmp	r4, #0
 801783a:	d1ea      	bne.n	8017812 <ucdr_deserialize_endian_array_char+0x16>
 801783c:	2301      	movs	r3, #1
 801783e:	7da8      	ldrb	r0, [r5, #22]
 8017840:	756b      	strb	r3, [r5, #21]
 8017842:	4058      	eors	r0, r3
 8017844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017848:	463a      	mov	r2, r7
 801784a:	68a9      	ldr	r1, [r5, #8]
 801784c:	4640      	mov	r0, r8
 801784e:	f002 f8c0 	bl	80199d2 <memcpy>
 8017852:	68aa      	ldr	r2, [r5, #8]
 8017854:	692b      	ldr	r3, [r5, #16]
 8017856:	443a      	add	r2, r7
 8017858:	443b      	add	r3, r7
 801785a:	60aa      	str	r2, [r5, #8]
 801785c:	612b      	str	r3, [r5, #16]
 801785e:	e7ed      	b.n	801783c <ucdr_deserialize_endian_array_char+0x40>

08017860 <ucdr_serialize_array_uint8_t>:
 8017860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017864:	4688      	mov	r8, r1
 8017866:	4611      	mov	r1, r2
 8017868:	4617      	mov	r7, r2
 801786a:	4605      	mov	r5, r0
 801786c:	f7f8 fa7e 	bl	800fd6c <ucdr_check_buffer_available_for>
 8017870:	b9e0      	cbnz	r0, 80178ac <ucdr_serialize_array_uint8_t+0x4c>
 8017872:	463e      	mov	r6, r7
 8017874:	e009      	b.n	801788a <ucdr_serialize_array_uint8_t+0x2a>
 8017876:	68a8      	ldr	r0, [r5, #8]
 8017878:	f002 f8ab 	bl	80199d2 <memcpy>
 801787c:	68aa      	ldr	r2, [r5, #8]
 801787e:	692b      	ldr	r3, [r5, #16]
 8017880:	4422      	add	r2, r4
 8017882:	4423      	add	r3, r4
 8017884:	1b36      	subs	r6, r6, r4
 8017886:	60aa      	str	r2, [r5, #8]
 8017888:	612b      	str	r3, [r5, #16]
 801788a:	4631      	mov	r1, r6
 801788c:	2201      	movs	r2, #1
 801788e:	4628      	mov	r0, r5
 8017890:	f7f8 faf4 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 8017894:	1bb9      	subs	r1, r7, r6
 8017896:	4441      	add	r1, r8
 8017898:	4604      	mov	r4, r0
 801789a:	4602      	mov	r2, r0
 801789c:	2800      	cmp	r0, #0
 801789e:	d1ea      	bne.n	8017876 <ucdr_serialize_array_uint8_t+0x16>
 80178a0:	2301      	movs	r3, #1
 80178a2:	7da8      	ldrb	r0, [r5, #22]
 80178a4:	756b      	strb	r3, [r5, #21]
 80178a6:	4058      	eors	r0, r3
 80178a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178ac:	463a      	mov	r2, r7
 80178ae:	68a8      	ldr	r0, [r5, #8]
 80178b0:	4641      	mov	r1, r8
 80178b2:	f002 f88e 	bl	80199d2 <memcpy>
 80178b6:	68aa      	ldr	r2, [r5, #8]
 80178b8:	692b      	ldr	r3, [r5, #16]
 80178ba:	443a      	add	r2, r7
 80178bc:	443b      	add	r3, r7
 80178be:	60aa      	str	r2, [r5, #8]
 80178c0:	612b      	str	r3, [r5, #16]
 80178c2:	e7ed      	b.n	80178a0 <ucdr_serialize_array_uint8_t+0x40>

080178c4 <ucdr_serialize_endian_array_uint8_t>:
 80178c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178c8:	4619      	mov	r1, r3
 80178ca:	461f      	mov	r7, r3
 80178cc:	4605      	mov	r5, r0
 80178ce:	4690      	mov	r8, r2
 80178d0:	f7f8 fa4c 	bl	800fd6c <ucdr_check_buffer_available_for>
 80178d4:	b9e0      	cbnz	r0, 8017910 <ucdr_serialize_endian_array_uint8_t+0x4c>
 80178d6:	463e      	mov	r6, r7
 80178d8:	e009      	b.n	80178ee <ucdr_serialize_endian_array_uint8_t+0x2a>
 80178da:	68a8      	ldr	r0, [r5, #8]
 80178dc:	f002 f879 	bl	80199d2 <memcpy>
 80178e0:	68ab      	ldr	r3, [r5, #8]
 80178e2:	6928      	ldr	r0, [r5, #16]
 80178e4:	4423      	add	r3, r4
 80178e6:	4420      	add	r0, r4
 80178e8:	1b36      	subs	r6, r6, r4
 80178ea:	60ab      	str	r3, [r5, #8]
 80178ec:	6128      	str	r0, [r5, #16]
 80178ee:	4631      	mov	r1, r6
 80178f0:	2201      	movs	r2, #1
 80178f2:	4628      	mov	r0, r5
 80178f4:	f7f8 fac2 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 80178f8:	1bb9      	subs	r1, r7, r6
 80178fa:	4441      	add	r1, r8
 80178fc:	4604      	mov	r4, r0
 80178fe:	4602      	mov	r2, r0
 8017900:	2800      	cmp	r0, #0
 8017902:	d1ea      	bne.n	80178da <ucdr_serialize_endian_array_uint8_t+0x16>
 8017904:	2301      	movs	r3, #1
 8017906:	7da8      	ldrb	r0, [r5, #22]
 8017908:	756b      	strb	r3, [r5, #21]
 801790a:	4058      	eors	r0, r3
 801790c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017910:	463a      	mov	r2, r7
 8017912:	68a8      	ldr	r0, [r5, #8]
 8017914:	4641      	mov	r1, r8
 8017916:	f002 f85c 	bl	80199d2 <memcpy>
 801791a:	68aa      	ldr	r2, [r5, #8]
 801791c:	692b      	ldr	r3, [r5, #16]
 801791e:	443a      	add	r2, r7
 8017920:	443b      	add	r3, r7
 8017922:	60aa      	str	r2, [r5, #8]
 8017924:	612b      	str	r3, [r5, #16]
 8017926:	e7ed      	b.n	8017904 <ucdr_serialize_endian_array_uint8_t+0x40>

08017928 <ucdr_deserialize_array_uint8_t>:
 8017928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801792c:	4688      	mov	r8, r1
 801792e:	4611      	mov	r1, r2
 8017930:	4617      	mov	r7, r2
 8017932:	4605      	mov	r5, r0
 8017934:	f7f8 fa1a 	bl	800fd6c <ucdr_check_buffer_available_for>
 8017938:	b9e0      	cbnz	r0, 8017974 <ucdr_deserialize_array_uint8_t+0x4c>
 801793a:	463e      	mov	r6, r7
 801793c:	e009      	b.n	8017952 <ucdr_deserialize_array_uint8_t+0x2a>
 801793e:	68a9      	ldr	r1, [r5, #8]
 8017940:	f002 f847 	bl	80199d2 <memcpy>
 8017944:	68aa      	ldr	r2, [r5, #8]
 8017946:	692b      	ldr	r3, [r5, #16]
 8017948:	4422      	add	r2, r4
 801794a:	4423      	add	r3, r4
 801794c:	1b36      	subs	r6, r6, r4
 801794e:	60aa      	str	r2, [r5, #8]
 8017950:	612b      	str	r3, [r5, #16]
 8017952:	2201      	movs	r2, #1
 8017954:	4631      	mov	r1, r6
 8017956:	4628      	mov	r0, r5
 8017958:	f7f8 fa90 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 801795c:	4604      	mov	r4, r0
 801795e:	1bb8      	subs	r0, r7, r6
 8017960:	4440      	add	r0, r8
 8017962:	4622      	mov	r2, r4
 8017964:	2c00      	cmp	r4, #0
 8017966:	d1ea      	bne.n	801793e <ucdr_deserialize_array_uint8_t+0x16>
 8017968:	2301      	movs	r3, #1
 801796a:	7da8      	ldrb	r0, [r5, #22]
 801796c:	756b      	strb	r3, [r5, #21]
 801796e:	4058      	eors	r0, r3
 8017970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017974:	463a      	mov	r2, r7
 8017976:	68a9      	ldr	r1, [r5, #8]
 8017978:	4640      	mov	r0, r8
 801797a:	f002 f82a 	bl	80199d2 <memcpy>
 801797e:	68aa      	ldr	r2, [r5, #8]
 8017980:	692b      	ldr	r3, [r5, #16]
 8017982:	443a      	add	r2, r7
 8017984:	443b      	add	r3, r7
 8017986:	60aa      	str	r2, [r5, #8]
 8017988:	612b      	str	r3, [r5, #16]
 801798a:	e7ed      	b.n	8017968 <ucdr_deserialize_array_uint8_t+0x40>

0801798c <ucdr_deserialize_endian_array_uint8_t>:
 801798c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017990:	4619      	mov	r1, r3
 8017992:	461f      	mov	r7, r3
 8017994:	4605      	mov	r5, r0
 8017996:	4690      	mov	r8, r2
 8017998:	f7f8 f9e8 	bl	800fd6c <ucdr_check_buffer_available_for>
 801799c:	b9e0      	cbnz	r0, 80179d8 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 801799e:	463e      	mov	r6, r7
 80179a0:	e009      	b.n	80179b6 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 80179a2:	68a9      	ldr	r1, [r5, #8]
 80179a4:	f002 f815 	bl	80199d2 <memcpy>
 80179a8:	68ab      	ldr	r3, [r5, #8]
 80179aa:	6928      	ldr	r0, [r5, #16]
 80179ac:	4423      	add	r3, r4
 80179ae:	4420      	add	r0, r4
 80179b0:	1b36      	subs	r6, r6, r4
 80179b2:	60ab      	str	r3, [r5, #8]
 80179b4:	6128      	str	r0, [r5, #16]
 80179b6:	2201      	movs	r2, #1
 80179b8:	4631      	mov	r1, r6
 80179ba:	4628      	mov	r0, r5
 80179bc:	f7f8 fa5e 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 80179c0:	4604      	mov	r4, r0
 80179c2:	1bb8      	subs	r0, r7, r6
 80179c4:	4440      	add	r0, r8
 80179c6:	4622      	mov	r2, r4
 80179c8:	2c00      	cmp	r4, #0
 80179ca:	d1ea      	bne.n	80179a2 <ucdr_deserialize_endian_array_uint8_t+0x16>
 80179cc:	2301      	movs	r3, #1
 80179ce:	7da8      	ldrb	r0, [r5, #22]
 80179d0:	756b      	strb	r3, [r5, #21]
 80179d2:	4058      	eors	r0, r3
 80179d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80179d8:	463a      	mov	r2, r7
 80179da:	68a9      	ldr	r1, [r5, #8]
 80179dc:	4640      	mov	r0, r8
 80179de:	f001 fff8 	bl	80199d2 <memcpy>
 80179e2:	68aa      	ldr	r2, [r5, #8]
 80179e4:	692b      	ldr	r3, [r5, #16]
 80179e6:	443a      	add	r2, r7
 80179e8:	443b      	add	r3, r7
 80179ea:	60aa      	str	r2, [r5, #8]
 80179ec:	612b      	str	r3, [r5, #16]
 80179ee:	e7ed      	b.n	80179cc <ucdr_deserialize_endian_array_uint8_t+0x40>

080179f0 <ucdr_serialize_endian_array_double>:
 80179f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179f4:	4688      	mov	r8, r1
 80179f6:	2108      	movs	r1, #8
 80179f8:	4604      	mov	r4, r0
 80179fa:	4616      	mov	r6, r2
 80179fc:	461f      	mov	r7, r3
 80179fe:	f7f8 fa15 	bl	800fe2c <ucdr_buffer_alignment>
 8017a02:	4601      	mov	r1, r0
 8017a04:	4620      	mov	r0, r4
 8017a06:	7d65      	ldrb	r5, [r4, #21]
 8017a08:	f7f8 fa54 	bl	800feb4 <ucdr_advance_buffer>
 8017a0c:	f1b8 0f01 	cmp.w	r8, #1
 8017a10:	7565      	strb	r5, [r4, #21]
 8017a12:	d00f      	beq.n	8017a34 <ucdr_serialize_endian_array_double+0x44>
 8017a14:	2500      	movs	r5, #0
 8017a16:	b147      	cbz	r7, 8017a2a <ucdr_serialize_endian_array_double+0x3a>
 8017a18:	ecb6 0b02 	vldmia	r6!, {d0}
 8017a1c:	4641      	mov	r1, r8
 8017a1e:	4620      	mov	r0, r4
 8017a20:	3501      	adds	r5, #1
 8017a22:	f7f8 f803 	bl	800fa2c <ucdr_serialize_endian_double>
 8017a26:	42af      	cmp	r7, r5
 8017a28:	d1f6      	bne.n	8017a18 <ucdr_serialize_endian_array_double+0x28>
 8017a2a:	7da0      	ldrb	r0, [r4, #22]
 8017a2c:	f080 0001 	eor.w	r0, r0, #1
 8017a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a34:	00ff      	lsls	r7, r7, #3
 8017a36:	4639      	mov	r1, r7
 8017a38:	4620      	mov	r0, r4
 8017a3a:	f7f8 f997 	bl	800fd6c <ucdr_check_buffer_available_for>
 8017a3e:	b9f8      	cbnz	r0, 8017a80 <ucdr_serialize_endian_array_double+0x90>
 8017a40:	46b8      	mov	r8, r7
 8017a42:	e00a      	b.n	8017a5a <ucdr_serialize_endian_array_double+0x6a>
 8017a44:	68a0      	ldr	r0, [r4, #8]
 8017a46:	f001 ffc4 	bl	80199d2 <memcpy>
 8017a4a:	68a2      	ldr	r2, [r4, #8]
 8017a4c:	6923      	ldr	r3, [r4, #16]
 8017a4e:	442a      	add	r2, r5
 8017a50:	442b      	add	r3, r5
 8017a52:	eba8 0805 	sub.w	r8, r8, r5
 8017a56:	60a2      	str	r2, [r4, #8]
 8017a58:	6123      	str	r3, [r4, #16]
 8017a5a:	4641      	mov	r1, r8
 8017a5c:	2208      	movs	r2, #8
 8017a5e:	4620      	mov	r0, r4
 8017a60:	f7f8 fa0c 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 8017a64:	eba7 0108 	sub.w	r1, r7, r8
 8017a68:	4431      	add	r1, r6
 8017a6a:	4605      	mov	r5, r0
 8017a6c:	4602      	mov	r2, r0
 8017a6e:	2800      	cmp	r0, #0
 8017a70:	d1e8      	bne.n	8017a44 <ucdr_serialize_endian_array_double+0x54>
 8017a72:	7da0      	ldrb	r0, [r4, #22]
 8017a74:	2308      	movs	r3, #8
 8017a76:	7563      	strb	r3, [r4, #21]
 8017a78:	f080 0001 	eor.w	r0, r0, #1
 8017a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a80:	463a      	mov	r2, r7
 8017a82:	68a0      	ldr	r0, [r4, #8]
 8017a84:	4631      	mov	r1, r6
 8017a86:	f001 ffa4 	bl	80199d2 <memcpy>
 8017a8a:	68a2      	ldr	r2, [r4, #8]
 8017a8c:	6923      	ldr	r3, [r4, #16]
 8017a8e:	443a      	add	r2, r7
 8017a90:	441f      	add	r7, r3
 8017a92:	60a2      	str	r2, [r4, #8]
 8017a94:	6127      	str	r7, [r4, #16]
 8017a96:	e7ec      	b.n	8017a72 <ucdr_serialize_endian_array_double+0x82>

08017a98 <ucdr_deserialize_endian_array_double>:
 8017a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a9c:	4688      	mov	r8, r1
 8017a9e:	2108      	movs	r1, #8
 8017aa0:	4605      	mov	r5, r0
 8017aa2:	4614      	mov	r4, r2
 8017aa4:	461f      	mov	r7, r3
 8017aa6:	f7f8 f9c1 	bl	800fe2c <ucdr_buffer_alignment>
 8017aaa:	4601      	mov	r1, r0
 8017aac:	4628      	mov	r0, r5
 8017aae:	7d6e      	ldrb	r6, [r5, #21]
 8017ab0:	f7f8 fa00 	bl	800feb4 <ucdr_advance_buffer>
 8017ab4:	f1b8 0f01 	cmp.w	r8, #1
 8017ab8:	756e      	strb	r6, [r5, #21]
 8017aba:	d010      	beq.n	8017ade <ucdr_deserialize_endian_array_double+0x46>
 8017abc:	2600      	movs	r6, #0
 8017abe:	b14f      	cbz	r7, 8017ad4 <ucdr_deserialize_endian_array_double+0x3c>
 8017ac0:	4622      	mov	r2, r4
 8017ac2:	4641      	mov	r1, r8
 8017ac4:	4628      	mov	r0, r5
 8017ac6:	3601      	adds	r6, #1
 8017ac8:	f7f8 f882 	bl	800fbd0 <ucdr_deserialize_endian_double>
 8017acc:	42b7      	cmp	r7, r6
 8017ace:	f104 0408 	add.w	r4, r4, #8
 8017ad2:	d1f5      	bne.n	8017ac0 <ucdr_deserialize_endian_array_double+0x28>
 8017ad4:	7da8      	ldrb	r0, [r5, #22]
 8017ad6:	f080 0001 	eor.w	r0, r0, #1
 8017ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ade:	00ff      	lsls	r7, r7, #3
 8017ae0:	4639      	mov	r1, r7
 8017ae2:	4628      	mov	r0, r5
 8017ae4:	f7f8 f942 	bl	800fd6c <ucdr_check_buffer_available_for>
 8017ae8:	b9f8      	cbnz	r0, 8017b2a <ucdr_deserialize_endian_array_double+0x92>
 8017aea:	46b8      	mov	r8, r7
 8017aec:	e00a      	b.n	8017b04 <ucdr_deserialize_endian_array_double+0x6c>
 8017aee:	68a9      	ldr	r1, [r5, #8]
 8017af0:	f001 ff6f 	bl	80199d2 <memcpy>
 8017af4:	68aa      	ldr	r2, [r5, #8]
 8017af6:	692b      	ldr	r3, [r5, #16]
 8017af8:	4432      	add	r2, r6
 8017afa:	4433      	add	r3, r6
 8017afc:	eba8 0806 	sub.w	r8, r8, r6
 8017b00:	60aa      	str	r2, [r5, #8]
 8017b02:	612b      	str	r3, [r5, #16]
 8017b04:	2208      	movs	r2, #8
 8017b06:	4641      	mov	r1, r8
 8017b08:	4628      	mov	r0, r5
 8017b0a:	f7f8 f9b7 	bl	800fe7c <ucdr_check_final_buffer_behavior_array>
 8017b0e:	4606      	mov	r6, r0
 8017b10:	eba7 0008 	sub.w	r0, r7, r8
 8017b14:	4420      	add	r0, r4
 8017b16:	4632      	mov	r2, r6
 8017b18:	2e00      	cmp	r6, #0
 8017b1a:	d1e8      	bne.n	8017aee <ucdr_deserialize_endian_array_double+0x56>
 8017b1c:	7da8      	ldrb	r0, [r5, #22]
 8017b1e:	2308      	movs	r3, #8
 8017b20:	756b      	strb	r3, [r5, #21]
 8017b22:	f080 0001 	eor.w	r0, r0, #1
 8017b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b2a:	463a      	mov	r2, r7
 8017b2c:	68a9      	ldr	r1, [r5, #8]
 8017b2e:	4620      	mov	r0, r4
 8017b30:	f001 ff4f 	bl	80199d2 <memcpy>
 8017b34:	68aa      	ldr	r2, [r5, #8]
 8017b36:	692b      	ldr	r3, [r5, #16]
 8017b38:	443a      	add	r2, r7
 8017b3a:	441f      	add	r7, r3
 8017b3c:	60aa      	str	r2, [r5, #8]
 8017b3e:	612f      	str	r7, [r5, #16]
 8017b40:	e7ec      	b.n	8017b1c <ucdr_deserialize_endian_array_double+0x84>
 8017b42:	bf00      	nop

08017b44 <ucdr_serialize_string>:
 8017b44:	b510      	push	{r4, lr}
 8017b46:	b082      	sub	sp, #8
 8017b48:	4604      	mov	r4, r0
 8017b4a:	4608      	mov	r0, r1
 8017b4c:	9101      	str	r1, [sp, #4]
 8017b4e:	f7e8 fb71 	bl	8000234 <strlen>
 8017b52:	9901      	ldr	r1, [sp, #4]
 8017b54:	1c42      	adds	r2, r0, #1
 8017b56:	4620      	mov	r0, r4
 8017b58:	b002      	add	sp, #8
 8017b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017b5e:	f7f8 b9c9 	b.w	800fef4 <ucdr_serialize_sequence_char>
 8017b62:	bf00      	nop

08017b64 <ucdr_deserialize_string>:
 8017b64:	b500      	push	{lr}
 8017b66:	b083      	sub	sp, #12
 8017b68:	ab01      	add	r3, sp, #4
 8017b6a:	f7f8 f9d5 	bl	800ff18 <ucdr_deserialize_sequence_char>
 8017b6e:	b003      	add	sp, #12
 8017b70:	f85d fb04 	ldr.w	pc, [sp], #4

08017b74 <uxr_init_input_best_effort_stream>:
 8017b74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017b78:	8003      	strh	r3, [r0, #0]
 8017b7a:	4770      	bx	lr

08017b7c <uxr_reset_input_best_effort_stream>:
 8017b7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017b80:	8003      	strh	r3, [r0, #0]
 8017b82:	4770      	bx	lr

08017b84 <uxr_receive_best_effort_message>:
 8017b84:	b538      	push	{r3, r4, r5, lr}
 8017b86:	4604      	mov	r4, r0
 8017b88:	8800      	ldrh	r0, [r0, #0]
 8017b8a:	460d      	mov	r5, r1
 8017b8c:	f000 fd42 	bl	8018614 <uxr_seq_num_cmp>
 8017b90:	4603      	mov	r3, r0
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8017b98:	bfb8      	it	lt
 8017b9a:	8025      	strhlt	r5, [r4, #0]
 8017b9c:	bd38      	pop	{r3, r4, r5, pc}
 8017b9e:	bf00      	nop

08017ba0 <on_full_input_buffer>:
 8017ba0:	b570      	push	{r4, r5, r6, lr}
 8017ba2:	4605      	mov	r5, r0
 8017ba4:	460c      	mov	r4, r1
 8017ba6:	682b      	ldr	r3, [r5, #0]
 8017ba8:	6809      	ldr	r1, [r1, #0]
 8017baa:	8920      	ldrh	r0, [r4, #8]
 8017bac:	6862      	ldr	r2, [r4, #4]
 8017bae:	fbb2 f2f0 	udiv	r2, r2, r0
 8017bb2:	eba3 0c01 	sub.w	ip, r3, r1
 8017bb6:	fbbc fcf2 	udiv	ip, ip, r2
 8017bba:	f10c 0c01 	add.w	ip, ip, #1
 8017bbe:	fa1f f38c 	uxth.w	r3, ip
 8017bc2:	fbb3 f6f0 	udiv	r6, r3, r0
 8017bc6:	fb00 3316 	mls	r3, r0, r6, r3
 8017bca:	b29b      	uxth	r3, r3
 8017bcc:	fb02 f303 	mul.w	r3, r2, r3
 8017bd0:	1d18      	adds	r0, r3, #4
 8017bd2:	4408      	add	r0, r1
 8017bd4:	7d26      	ldrb	r6, [r4, #20]
 8017bd6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017bda:	b116      	cbz	r6, 8017be2 <on_full_input_buffer+0x42>
 8017bdc:	2600      	movs	r6, #0
 8017bde:	f840 6c04 	str.w	r6, [r0, #-4]
 8017be2:	2a03      	cmp	r2, #3
 8017be4:	d801      	bhi.n	8017bea <on_full_input_buffer+0x4a>
 8017be6:	2001      	movs	r0, #1
 8017be8:	bd70      	pop	{r4, r5, r6, pc}
 8017bea:	3308      	adds	r3, #8
 8017bec:	4419      	add	r1, r3
 8017bee:	4628      	mov	r0, r5
 8017bf0:	692b      	ldr	r3, [r5, #16]
 8017bf2:	3a04      	subs	r2, #4
 8017bf4:	f7f8 f906 	bl	800fe04 <ucdr_init_buffer_origin>
 8017bf8:	4628      	mov	r0, r5
 8017bfa:	4903      	ldr	r1, [pc, #12]	@ (8017c08 <on_full_input_buffer+0x68>)
 8017bfc:	4622      	mov	r2, r4
 8017bfe:	f7f8 f8dd 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8017c02:	2000      	movs	r0, #0
 8017c04:	bd70      	pop	{r4, r5, r6, pc}
 8017c06:	bf00      	nop
 8017c08:	08017ba1 	.word	0x08017ba1

08017c0c <uxr_init_input_reliable_stream>:
 8017c0c:	b500      	push	{lr}
 8017c0e:	e9c0 1200 	strd	r1, r2, [r0]
 8017c12:	f04f 0e00 	mov.w	lr, #0
 8017c16:	9a01      	ldr	r2, [sp, #4]
 8017c18:	8103      	strh	r3, [r0, #8]
 8017c1a:	6102      	str	r2, [r0, #16]
 8017c1c:	f880 e014 	strb.w	lr, [r0, #20]
 8017c20:	b1d3      	cbz	r3, 8017c58 <uxr_init_input_reliable_stream+0x4c>
 8017c22:	f8c1 e000 	str.w	lr, [r1]
 8017c26:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017c2a:	f1bc 0f01 	cmp.w	ip, #1
 8017c2e:	d913      	bls.n	8017c58 <uxr_init_input_reliable_stream+0x4c>
 8017c30:	2301      	movs	r3, #1
 8017c32:	fbb3 f1fc 	udiv	r1, r3, ip
 8017c36:	fb0c 3111 	mls	r1, ip, r1, r3
 8017c3a:	b289      	uxth	r1, r1
 8017c3c:	6842      	ldr	r2, [r0, #4]
 8017c3e:	fbb2 f2fc 	udiv	r2, r2, ip
 8017c42:	fb01 f202 	mul.w	r2, r1, r2
 8017c46:	6801      	ldr	r1, [r0, #0]
 8017c48:	f841 e002 	str.w	lr, [r1, r2]
 8017c4c:	3301      	adds	r3, #1
 8017c4e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017c52:	b29b      	uxth	r3, r3
 8017c54:	459c      	cmp	ip, r3
 8017c56:	d8ec      	bhi.n	8017c32 <uxr_init_input_reliable_stream+0x26>
 8017c58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017c5c:	60c3      	str	r3, [r0, #12]
 8017c5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8017c62:	bf00      	nop

08017c64 <uxr_reset_input_reliable_stream>:
 8017c64:	8901      	ldrh	r1, [r0, #8]
 8017c66:	b1e9      	cbz	r1, 8017ca4 <uxr_reset_input_reliable_stream+0x40>
 8017c68:	f04f 0c00 	mov.w	ip, #0
 8017c6c:	b500      	push	{lr}
 8017c6e:	4663      	mov	r3, ip
 8017c70:	46e6      	mov	lr, ip
 8017c72:	fbb3 f2f1 	udiv	r2, r3, r1
 8017c76:	fb01 3312 	mls	r3, r1, r2, r3
 8017c7a:	b29b      	uxth	r3, r3
 8017c7c:	6842      	ldr	r2, [r0, #4]
 8017c7e:	fbb2 f2f1 	udiv	r2, r2, r1
 8017c82:	fb02 f303 	mul.w	r3, r2, r3
 8017c86:	6802      	ldr	r2, [r0, #0]
 8017c88:	f842 e003 	str.w	lr, [r2, r3]
 8017c8c:	f10c 0c01 	add.w	ip, ip, #1
 8017c90:	8901      	ldrh	r1, [r0, #8]
 8017c92:	fa1f f38c 	uxth.w	r3, ip
 8017c96:	4299      	cmp	r1, r3
 8017c98:	d8eb      	bhi.n	8017c72 <uxr_reset_input_reliable_stream+0xe>
 8017c9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017c9e:	60c3      	str	r3, [r0, #12]
 8017ca0:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ca4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017ca8:	60c3      	str	r3, [r0, #12]
 8017caa:	4770      	bx	lr

08017cac <uxr_receive_reliable_message>:
 8017cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cb0:	4604      	mov	r4, r0
 8017cb2:	460d      	mov	r5, r1
 8017cb4:	8901      	ldrh	r1, [r0, #8]
 8017cb6:	8980      	ldrh	r0, [r0, #12]
 8017cb8:	4690      	mov	r8, r2
 8017cba:	461f      	mov	r7, r3
 8017cbc:	f000 fca2 	bl	8018604 <uxr_seq_num_add>
 8017cc0:	4629      	mov	r1, r5
 8017cc2:	4606      	mov	r6, r0
 8017cc4:	89a0      	ldrh	r0, [r4, #12]
 8017cc6:	f000 fca5 	bl	8018614 <uxr_seq_num_cmp>
 8017cca:	2800      	cmp	r0, #0
 8017ccc:	db0a      	blt.n	8017ce4 <uxr_receive_reliable_message+0x38>
 8017cce:	2600      	movs	r6, #0
 8017cd0:	89e0      	ldrh	r0, [r4, #14]
 8017cd2:	4629      	mov	r1, r5
 8017cd4:	f000 fc9e 	bl	8018614 <uxr_seq_num_cmp>
 8017cd8:	2800      	cmp	r0, #0
 8017cda:	da00      	bge.n	8017cde <uxr_receive_reliable_message+0x32>
 8017cdc:	81e5      	strh	r5, [r4, #14]
 8017cde:	4630      	mov	r0, r6
 8017ce0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017ce4:	4630      	mov	r0, r6
 8017ce6:	4629      	mov	r1, r5
 8017ce8:	f000 fc94 	bl	8018614 <uxr_seq_num_cmp>
 8017cec:	2800      	cmp	r0, #0
 8017cee:	dbee      	blt.n	8017cce <uxr_receive_reliable_message+0x22>
 8017cf0:	6923      	ldr	r3, [r4, #16]
 8017cf2:	4640      	mov	r0, r8
 8017cf4:	4798      	blx	r3
 8017cf6:	2101      	movs	r1, #1
 8017cf8:	4681      	mov	r9, r0
 8017cfa:	89a0      	ldrh	r0, [r4, #12]
 8017cfc:	f000 fc82 	bl	8018604 <uxr_seq_num_add>
 8017d00:	f1b9 0f00 	cmp.w	r9, #0
 8017d04:	d101      	bne.n	8017d0a <uxr_receive_reliable_message+0x5e>
 8017d06:	4285      	cmp	r5, r0
 8017d08:	d047      	beq.n	8017d9a <uxr_receive_reliable_message+0xee>
 8017d0a:	8922      	ldrh	r2, [r4, #8]
 8017d0c:	fbb5 f0f2 	udiv	r0, r5, r2
 8017d10:	fb02 5010 	mls	r0, r2, r0, r5
 8017d14:	b280      	uxth	r0, r0
 8017d16:	6863      	ldr	r3, [r4, #4]
 8017d18:	fbb3 f3f2 	udiv	r3, r3, r2
 8017d1c:	fb00 f303 	mul.w	r3, r0, r3
 8017d20:	6820      	ldr	r0, [r4, #0]
 8017d22:	3304      	adds	r3, #4
 8017d24:	4418      	add	r0, r3
 8017d26:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017d2a:	2b00      	cmp	r3, #0
 8017d2c:	d1cf      	bne.n	8017cce <uxr_receive_reliable_message+0x22>
 8017d2e:	4641      	mov	r1, r8
 8017d30:	463a      	mov	r2, r7
 8017d32:	f001 fe4e 	bl	80199d2 <memcpy>
 8017d36:	8921      	ldrh	r1, [r4, #8]
 8017d38:	fbb5 f2f1 	udiv	r2, r5, r1
 8017d3c:	fb01 5212 	mls	r2, r1, r2, r5
 8017d40:	b292      	uxth	r2, r2
 8017d42:	6863      	ldr	r3, [r4, #4]
 8017d44:	fbb3 f3f1 	udiv	r3, r3, r1
 8017d48:	fb02 f303 	mul.w	r3, r2, r3
 8017d4c:	6822      	ldr	r2, [r4, #0]
 8017d4e:	50d7      	str	r7, [r2, r3]
 8017d50:	9a08      	ldr	r2, [sp, #32]
 8017d52:	2301      	movs	r3, #1
 8017d54:	7013      	strb	r3, [r2, #0]
 8017d56:	f1b9 0f00 	cmp.w	r9, #0
 8017d5a:	d0b8      	beq.n	8017cce <uxr_receive_reliable_message+0x22>
 8017d5c:	89a6      	ldrh	r6, [r4, #12]
 8017d5e:	4630      	mov	r0, r6
 8017d60:	2101      	movs	r1, #1
 8017d62:	f000 fc4f 	bl	8018604 <uxr_seq_num_add>
 8017d66:	8922      	ldrh	r2, [r4, #8]
 8017d68:	6863      	ldr	r3, [r4, #4]
 8017d6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8017d6e:	4606      	mov	r6, r0
 8017d70:	fbb0 f0f2 	udiv	r0, r0, r2
 8017d74:	fb02 6010 	mls	r0, r2, r0, r6
 8017d78:	b280      	uxth	r0, r0
 8017d7a:	fb00 f303 	mul.w	r3, r0, r3
 8017d7e:	6820      	ldr	r0, [r4, #0]
 8017d80:	3304      	adds	r3, #4
 8017d82:	4418      	add	r0, r3
 8017d84:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d0a0      	beq.n	8017cce <uxr_receive_reliable_message+0x22>
 8017d8c:	6923      	ldr	r3, [r4, #16]
 8017d8e:	4798      	blx	r3
 8017d90:	2802      	cmp	r0, #2
 8017d92:	d008      	beq.n	8017da6 <uxr_receive_reliable_message+0xfa>
 8017d94:	2801      	cmp	r0, #1
 8017d96:	d0e2      	beq.n	8017d5e <uxr_receive_reliable_message+0xb2>
 8017d98:	e799      	b.n	8017cce <uxr_receive_reliable_message+0x22>
 8017d9a:	9b08      	ldr	r3, [sp, #32]
 8017d9c:	81a5      	strh	r5, [r4, #12]
 8017d9e:	2601      	movs	r6, #1
 8017da0:	f883 9000 	strb.w	r9, [r3]
 8017da4:	e794      	b.n	8017cd0 <uxr_receive_reliable_message+0x24>
 8017da6:	2601      	movs	r6, #1
 8017da8:	e792      	b.n	8017cd0 <uxr_receive_reliable_message+0x24>
 8017daa:	bf00      	nop

08017dac <uxr_next_input_reliable_buffer_available>:
 8017dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017db0:	4604      	mov	r4, r0
 8017db2:	460f      	mov	r7, r1
 8017db4:	8980      	ldrh	r0, [r0, #12]
 8017db6:	2101      	movs	r1, #1
 8017db8:	4690      	mov	r8, r2
 8017dba:	f000 fc23 	bl	8018604 <uxr_seq_num_add>
 8017dbe:	8922      	ldrh	r2, [r4, #8]
 8017dc0:	fbb0 f6f2 	udiv	r6, r0, r2
 8017dc4:	fb02 0616 	mls	r6, r2, r6, r0
 8017dc8:	b2b6      	uxth	r6, r6
 8017dca:	6863      	ldr	r3, [r4, #4]
 8017dcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8017dd0:	fb06 f303 	mul.w	r3, r6, r3
 8017dd4:	6826      	ldr	r6, [r4, #0]
 8017dd6:	3304      	adds	r3, #4
 8017dd8:	441e      	add	r6, r3
 8017dda:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8017dde:	f1b9 0f00 	cmp.w	r9, #0
 8017de2:	d023      	beq.n	8017e2c <uxr_next_input_reliable_buffer_available+0x80>
 8017de4:	6923      	ldr	r3, [r4, #16]
 8017de6:	4605      	mov	r5, r0
 8017de8:	4630      	mov	r0, r6
 8017dea:	4798      	blx	r3
 8017dec:	4682      	mov	sl, r0
 8017dee:	b300      	cbz	r0, 8017e32 <uxr_next_input_reliable_buffer_available+0x86>
 8017df0:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8017df4:	2101      	movs	r1, #1
 8017df6:	4650      	mov	r0, sl
 8017df8:	f000 fc04 	bl	8018604 <uxr_seq_num_add>
 8017dfc:	8921      	ldrh	r1, [r4, #8]
 8017dfe:	fbb0 f2f1 	udiv	r2, r0, r1
 8017e02:	4682      	mov	sl, r0
 8017e04:	fb01 0212 	mls	r2, r1, r2, r0
 8017e08:	e9d4 0300 	ldrd	r0, r3, [r4]
 8017e0c:	b292      	uxth	r2, r2
 8017e0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e12:	fb02 f303 	mul.w	r3, r2, r3
 8017e16:	3304      	adds	r3, #4
 8017e18:	4418      	add	r0, r3
 8017e1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017e1e:	b12b      	cbz	r3, 8017e2c <uxr_next_input_reliable_buffer_available+0x80>
 8017e20:	6923      	ldr	r3, [r4, #16]
 8017e22:	4798      	blx	r3
 8017e24:	2802      	cmp	r0, #2
 8017e26:	d01b      	beq.n	8017e60 <uxr_next_input_reliable_buffer_available+0xb4>
 8017e28:	2801      	cmp	r0, #1
 8017e2a:	d0e3      	beq.n	8017df4 <uxr_next_input_reliable_buffer_available+0x48>
 8017e2c:	2000      	movs	r0, #0
 8017e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e32:	464a      	mov	r2, r9
 8017e34:	4631      	mov	r1, r6
 8017e36:	4638      	mov	r0, r7
 8017e38:	f7f7 ffec 	bl	800fe14 <ucdr_init_buffer>
 8017e3c:	8921      	ldrh	r1, [r4, #8]
 8017e3e:	fbb5 f2f1 	udiv	r2, r5, r1
 8017e42:	fb01 5212 	mls	r2, r1, r2, r5
 8017e46:	b292      	uxth	r2, r2
 8017e48:	6863      	ldr	r3, [r4, #4]
 8017e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e4e:	fb02 f303 	mul.w	r3, r2, r3
 8017e52:	6822      	ldr	r2, [r4, #0]
 8017e54:	f842 a003 	str.w	sl, [r2, r3]
 8017e58:	2001      	movs	r0, #1
 8017e5a:	81a5      	strh	r5, [r4, #12]
 8017e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e60:	8920      	ldrh	r0, [r4, #8]
 8017e62:	fbb5 f3f0 	udiv	r3, r5, r0
 8017e66:	fb00 5513 	mls	r5, r0, r3, r5
 8017e6a:	b2ad      	uxth	r5, r5
 8017e6c:	6863      	ldr	r3, [r4, #4]
 8017e6e:	fbb3 f3f0 	udiv	r3, r3, r0
 8017e72:	fb03 f505 	mul.w	r5, r3, r5
 8017e76:	6823      	ldr	r3, [r4, #0]
 8017e78:	2000      	movs	r0, #0
 8017e7a:	5158      	str	r0, [r3, r5]
 8017e7c:	eb06 0108 	add.w	r1, r6, r8
 8017e80:	eba9 0208 	sub.w	r2, r9, r8
 8017e84:	4638      	mov	r0, r7
 8017e86:	f7f7 ffc5 	bl	800fe14 <ucdr_init_buffer>
 8017e8a:	4638      	mov	r0, r7
 8017e8c:	4903      	ldr	r1, [pc, #12]	@ (8017e9c <uxr_next_input_reliable_buffer_available+0xf0>)
 8017e8e:	4622      	mov	r2, r4
 8017e90:	f7f7 ff94 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8017e94:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8017e98:	2001      	movs	r0, #1
 8017e9a:	e7c8      	b.n	8017e2e <uxr_next_input_reliable_buffer_available+0x82>
 8017e9c:	08017ba1 	.word	0x08017ba1

08017ea0 <uxr_process_heartbeat>:
 8017ea0:	b538      	push	{r3, r4, r5, lr}
 8017ea2:	4611      	mov	r1, r2
 8017ea4:	4604      	mov	r4, r0
 8017ea6:	89c0      	ldrh	r0, [r0, #14]
 8017ea8:	4615      	mov	r5, r2
 8017eaa:	f000 fbb3 	bl	8018614 <uxr_seq_num_cmp>
 8017eae:	2800      	cmp	r0, #0
 8017eb0:	bfb8      	it	lt
 8017eb2:	81e5      	strhlt	r5, [r4, #14]
 8017eb4:	bd38      	pop	{r3, r4, r5, pc}
 8017eb6:	bf00      	nop

08017eb8 <uxr_compute_acknack>:
 8017eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ebc:	8903      	ldrh	r3, [r0, #8]
 8017ebe:	8985      	ldrh	r5, [r0, #12]
 8017ec0:	4604      	mov	r4, r0
 8017ec2:	460e      	mov	r6, r1
 8017ec4:	b1d3      	cbz	r3, 8017efc <uxr_compute_acknack+0x44>
 8017ec6:	4628      	mov	r0, r5
 8017ec8:	2701      	movs	r7, #1
 8017eca:	e003      	b.n	8017ed4 <uxr_compute_acknack+0x1c>
 8017ecc:	4567      	cmp	r7, ip
 8017ece:	d215      	bcs.n	8017efc <uxr_compute_acknack+0x44>
 8017ed0:	89a0      	ldrh	r0, [r4, #12]
 8017ed2:	3701      	adds	r7, #1
 8017ed4:	b2b9      	uxth	r1, r7
 8017ed6:	f000 fb95 	bl	8018604 <uxr_seq_num_add>
 8017eda:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017ede:	fbb0 f3fc 	udiv	r3, r0, ip
 8017ee2:	fb0c 0313 	mls	r3, ip, r3, r0
 8017ee6:	b29a      	uxth	r2, r3
 8017ee8:	e9d4 1300 	ldrd	r1, r3, [r4]
 8017eec:	fbb3 f3fc 	udiv	r3, r3, ip
 8017ef0:	fb02 f303 	mul.w	r3, r2, r3
 8017ef4:	58cb      	ldr	r3, [r1, r3]
 8017ef6:	2b00      	cmp	r3, #0
 8017ef8:	d1e8      	bne.n	8017ecc <uxr_compute_acknack+0x14>
 8017efa:	4605      	mov	r5, r0
 8017efc:	8035      	strh	r5, [r6, #0]
 8017efe:	2101      	movs	r1, #1
 8017f00:	4628      	mov	r0, r5
 8017f02:	89e7      	ldrh	r7, [r4, #14]
 8017f04:	f000 fb82 	bl	801860c <uxr_seq_num_sub>
 8017f08:	4601      	mov	r1, r0
 8017f0a:	4638      	mov	r0, r7
 8017f0c:	f000 fb7e 	bl	801860c <uxr_seq_num_sub>
 8017f10:	4605      	mov	r5, r0
 8017f12:	b318      	cbz	r0, 8017f5c <uxr_compute_acknack+0xa4>
 8017f14:	f04f 0900 	mov.w	r9, #0
 8017f18:	464f      	mov	r7, r9
 8017f1a:	f04f 0801 	mov.w	r8, #1
 8017f1e:	fa1f f189 	uxth.w	r1, r9
 8017f22:	8830      	ldrh	r0, [r6, #0]
 8017f24:	f000 fb6e 	bl	8018604 <uxr_seq_num_add>
 8017f28:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017f2c:	fbb0 f3fc 	udiv	r3, r0, ip
 8017f30:	e9d4 1200 	ldrd	r1, r2, [r4]
 8017f34:	fb03 001c 	mls	r0, r3, ip, r0
 8017f38:	b283      	uxth	r3, r0
 8017f3a:	fbb2 f2fc 	udiv	r2, r2, ip
 8017f3e:	fb02 f303 	mul.w	r3, r2, r3
 8017f42:	fa08 f209 	lsl.w	r2, r8, r9
 8017f46:	58cb      	ldr	r3, [r1, r3]
 8017f48:	f109 0901 	add.w	r9, r9, #1
 8017f4c:	b90b      	cbnz	r3, 8017f52 <uxr_compute_acknack+0x9a>
 8017f4e:	4317      	orrs	r7, r2
 8017f50:	b2bf      	uxth	r7, r7
 8017f52:	454d      	cmp	r5, r9
 8017f54:	d1e3      	bne.n	8017f1e <uxr_compute_acknack+0x66>
 8017f56:	4638      	mov	r0, r7
 8017f58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017f5c:	4607      	mov	r7, r0
 8017f5e:	4638      	mov	r0, r7
 8017f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017f64 <uxr_init_output_best_effort_stream>:
 8017f64:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8017f68:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017f6c:	6001      	str	r1, [r0, #0]
 8017f6e:	7303      	strb	r3, [r0, #12]
 8017f70:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017f74:	4770      	bx	lr
 8017f76:	bf00      	nop

08017f78 <uxr_reset_output_best_effort_stream>:
 8017f78:	7b02      	ldrb	r2, [r0, #12]
 8017f7a:	6042      	str	r2, [r0, #4]
 8017f7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017f80:	81c3      	strh	r3, [r0, #14]
 8017f82:	4770      	bx	lr

08017f84 <uxr_prepare_best_effort_buffer_to_write>:
 8017f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017f86:	4604      	mov	r4, r0
 8017f88:	b083      	sub	sp, #12
 8017f8a:	6840      	ldr	r0, [r0, #4]
 8017f8c:	460d      	mov	r5, r1
 8017f8e:	4616      	mov	r6, r2
 8017f90:	f7fa fa68 	bl	8012464 <uxr_submessage_padding>
 8017f94:	6863      	ldr	r3, [r4, #4]
 8017f96:	4418      	add	r0, r3
 8017f98:	68a3      	ldr	r3, [r4, #8]
 8017f9a:	1942      	adds	r2, r0, r5
 8017f9c:	4293      	cmp	r3, r2
 8017f9e:	bf2c      	ite	cs
 8017fa0:	2701      	movcs	r7, #1
 8017fa2:	2700      	movcc	r7, #0
 8017fa4:	d202      	bcs.n	8017fac <uxr_prepare_best_effort_buffer_to_write+0x28>
 8017fa6:	4638      	mov	r0, r7
 8017fa8:	b003      	add	sp, #12
 8017faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fac:	9000      	str	r0, [sp, #0]
 8017fae:	6821      	ldr	r1, [r4, #0]
 8017fb0:	4630      	mov	r0, r6
 8017fb2:	2300      	movs	r3, #0
 8017fb4:	f7f7 ff1c 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8017fb8:	6861      	ldr	r1, [r4, #4]
 8017fba:	4638      	mov	r0, r7
 8017fbc:	4429      	add	r1, r5
 8017fbe:	6061      	str	r1, [r4, #4]
 8017fc0:	b003      	add	sp, #12
 8017fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017fc4 <uxr_prepare_best_effort_buffer_to_send>:
 8017fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fc8:	4604      	mov	r4, r0
 8017fca:	461d      	mov	r5, r3
 8017fcc:	6840      	ldr	r0, [r0, #4]
 8017fce:	7b23      	ldrb	r3, [r4, #12]
 8017fd0:	4298      	cmp	r0, r3
 8017fd2:	bf8c      	ite	hi
 8017fd4:	2601      	movhi	r6, #1
 8017fd6:	2600      	movls	r6, #0
 8017fd8:	d802      	bhi.n	8017fe0 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8017fda:	4630      	mov	r0, r6
 8017fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017fe0:	4688      	mov	r8, r1
 8017fe2:	89e0      	ldrh	r0, [r4, #14]
 8017fe4:	2101      	movs	r1, #1
 8017fe6:	4617      	mov	r7, r2
 8017fe8:	f000 fb0c 	bl	8018604 <uxr_seq_num_add>
 8017fec:	6823      	ldr	r3, [r4, #0]
 8017fee:	81e0      	strh	r0, [r4, #14]
 8017ff0:	8028      	strh	r0, [r5, #0]
 8017ff2:	f8c8 3000 	str.w	r3, [r8]
 8017ff6:	6863      	ldr	r3, [r4, #4]
 8017ff8:	603b      	str	r3, [r7, #0]
 8017ffa:	7b23      	ldrb	r3, [r4, #12]
 8017ffc:	6063      	str	r3, [r4, #4]
 8017ffe:	4630      	mov	r0, r6
 8018000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018004 <on_full_output_buffer>:
 8018004:	b538      	push	{r3, r4, r5, lr}
 8018006:	6802      	ldr	r2, [r0, #0]
 8018008:	460c      	mov	r4, r1
 801800a:	6809      	ldr	r1, [r1, #0]
 801800c:	8923      	ldrh	r3, [r4, #8]
 801800e:	eba2 0c01 	sub.w	ip, r2, r1
 8018012:	6862      	ldr	r2, [r4, #4]
 8018014:	fbb2 f2f3 	udiv	r2, r2, r3
 8018018:	fbbc fcf2 	udiv	ip, ip, r2
 801801c:	f10c 0c01 	add.w	ip, ip, #1
 8018020:	fa1f fc8c 	uxth.w	ip, ip
 8018024:	fbbc fef3 	udiv	lr, ip, r3
 8018028:	fb03 c31e 	mls	r3, r3, lr, ip
 801802c:	b29b      	uxth	r3, r3
 801802e:	fb02 f303 	mul.w	r3, r2, r3
 8018032:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8018036:	58ca      	ldr	r2, [r1, r3]
 8018038:	4463      	add	r3, ip
 801803a:	eba2 020c 	sub.w	r2, r2, ip
 801803e:	3308      	adds	r3, #8
 8018040:	4605      	mov	r5, r0
 8018042:	4419      	add	r1, r3
 8018044:	3a04      	subs	r2, #4
 8018046:	6903      	ldr	r3, [r0, #16]
 8018048:	f7f7 fedc 	bl	800fe04 <ucdr_init_buffer_origin>
 801804c:	4628      	mov	r0, r5
 801804e:	4903      	ldr	r1, [pc, #12]	@ (801805c <on_full_output_buffer+0x58>)
 8018050:	4622      	mov	r2, r4
 8018052:	f7f7 feb3 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8018056:	2000      	movs	r0, #0
 8018058:	bd38      	pop	{r3, r4, r5, pc}
 801805a:	bf00      	nop
 801805c:	08018005 	.word	0x08018005

08018060 <uxr_init_output_reliable_stream>:
 8018060:	b410      	push	{r4}
 8018062:	f89d c004 	ldrb.w	ip, [sp, #4]
 8018066:	8103      	strh	r3, [r0, #8]
 8018068:	e9c0 1200 	strd	r1, r2, [r0]
 801806c:	f880 c00c 	strb.w	ip, [r0, #12]
 8018070:	b1d3      	cbz	r3, 80180a8 <uxr_init_output_reliable_stream+0x48>
 8018072:	f8c1 c000 	str.w	ip, [r1]
 8018076:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801807a:	f1bc 0f01 	cmp.w	ip, #1
 801807e:	d913      	bls.n	80180a8 <uxr_init_output_reliable_stream+0x48>
 8018080:	2301      	movs	r3, #1
 8018082:	fbb3 f1fc 	udiv	r1, r3, ip
 8018086:	fb0c 3111 	mls	r1, ip, r1, r3
 801808a:	b289      	uxth	r1, r1
 801808c:	6842      	ldr	r2, [r0, #4]
 801808e:	6804      	ldr	r4, [r0, #0]
 8018090:	fbb2 f2fc 	udiv	r2, r2, ip
 8018094:	fb01 f202 	mul.w	r2, r1, r2
 8018098:	7b01      	ldrb	r1, [r0, #12]
 801809a:	50a1      	str	r1, [r4, r2]
 801809c:	3301      	adds	r3, #1
 801809e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80180a2:	b29b      	uxth	r3, r3
 80180a4:	459c      	cmp	ip, r3
 80180a6:	d8ec      	bhi.n	8018082 <uxr_init_output_reliable_stream+0x22>
 80180a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80180ac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80180b0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80180b4:	4905      	ldr	r1, [pc, #20]	@ (80180cc <uxr_init_output_reliable_stream+0x6c>)
 80180b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80180ba:	f8c0 100e 	str.w	r1, [r0, #14]
 80180be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80180c2:	2300      	movs	r3, #0
 80180c4:	8242      	strh	r2, [r0, #18]
 80180c6:	8403      	strh	r3, [r0, #32]
 80180c8:	4770      	bx	lr
 80180ca:	bf00      	nop
 80180cc:	ffff0000 	.word	0xffff0000

080180d0 <uxr_reset_output_reliable_stream>:
 80180d0:	8901      	ldrh	r1, [r0, #8]
 80180d2:	b1b1      	cbz	r1, 8018102 <uxr_reset_output_reliable_stream+0x32>
 80180d4:	f04f 0c00 	mov.w	ip, #0
 80180d8:	4663      	mov	r3, ip
 80180da:	fbb3 f2f1 	udiv	r2, r3, r1
 80180de:	fb01 3312 	mls	r3, r1, r2, r3
 80180e2:	b29b      	uxth	r3, r3
 80180e4:	6842      	ldr	r2, [r0, #4]
 80180e6:	fbb2 f2f1 	udiv	r2, r2, r1
 80180ea:	6801      	ldr	r1, [r0, #0]
 80180ec:	fb02 f303 	mul.w	r3, r2, r3
 80180f0:	7b02      	ldrb	r2, [r0, #12]
 80180f2:	50ca      	str	r2, [r1, r3]
 80180f4:	f10c 0c01 	add.w	ip, ip, #1
 80180f8:	8901      	ldrh	r1, [r0, #8]
 80180fa:	fa1f f38c 	uxth.w	r3, ip
 80180fe:	4299      	cmp	r1, r3
 8018100:	d8eb      	bhi.n	80180da <uxr_reset_output_reliable_stream+0xa>
 8018102:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018106:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801810a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801810e:	4904      	ldr	r1, [pc, #16]	@ (8018120 <uxr_reset_output_reliable_stream+0x50>)
 8018110:	f8c0 100e 	str.w	r1, [r0, #14]
 8018114:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018118:	2300      	movs	r3, #0
 801811a:	8242      	strh	r2, [r0, #18]
 801811c:	8403      	strh	r3, [r0, #32]
 801811e:	4770      	bx	lr
 8018120:	ffff0000 	.word	0xffff0000

08018124 <uxr_prepare_reliable_buffer_to_write>:
 8018124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018128:	4604      	mov	r4, r0
 801812a:	b091      	sub	sp, #68	@ 0x44
 801812c:	8900      	ldrh	r0, [r0, #8]
 801812e:	89e6      	ldrh	r6, [r4, #14]
 8018130:	6823      	ldr	r3, [r4, #0]
 8018132:	9204      	str	r2, [sp, #16]
 8018134:	fbb6 f2f0 	udiv	r2, r6, r0
 8018138:	fb00 6212 	mls	r2, r0, r2, r6
 801813c:	b292      	uxth	r2, r2
 801813e:	6865      	ldr	r5, [r4, #4]
 8018140:	fbb5 f5f0 	udiv	r5, r5, r0
 8018144:	fb05 3202 	mla	r2, r5, r2, r3
 8018148:	3204      	adds	r2, #4
 801814a:	f852 8c04 	ldr.w	r8, [r2, #-4]
 801814e:	f894 900c 	ldrb.w	r9, [r4, #12]
 8018152:	9203      	str	r2, [sp, #12]
 8018154:	468b      	mov	fp, r1
 8018156:	1f2f      	subs	r7, r5, #4
 8018158:	2800      	cmp	r0, #0
 801815a:	f000 814c 	beq.w	80183f6 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801815e:	f04f 0c00 	mov.w	ip, #0
 8018162:	46e2      	mov	sl, ip
 8018164:	4661      	mov	r1, ip
 8018166:	fbb1 f2f0 	udiv	r2, r1, r0
 801816a:	fb00 1212 	mls	r2, r0, r2, r1
 801816e:	b292      	uxth	r2, r2
 8018170:	fb05 f202 	mul.w	r2, r5, r2
 8018174:	f10c 0c01 	add.w	ip, ip, #1
 8018178:	589a      	ldr	r2, [r3, r2]
 801817a:	454a      	cmp	r2, r9
 801817c:	bf08      	it	eq
 801817e:	f10a 0a01 	addeq.w	sl, sl, #1
 8018182:	fa1f f18c 	uxth.w	r1, ip
 8018186:	bf08      	it	eq
 8018188:	fa1f fa8a 	uxtheq.w	sl, sl
 801818c:	4281      	cmp	r1, r0
 801818e:	d3ea      	bcc.n	8018166 <uxr_prepare_reliable_buffer_to_write+0x42>
 8018190:	4640      	mov	r0, r8
 8018192:	2104      	movs	r1, #4
 8018194:	f8cd a014 	str.w	sl, [sp, #20]
 8018198:	f7f7 fe40 	bl	800fe1c <ucdr_alignment>
 801819c:	4480      	add	r8, r0
 801819e:	eb08 020b 	add.w	r2, r8, fp
 80181a2:	42ba      	cmp	r2, r7
 80181a4:	f240 80cd 	bls.w	8018342 <uxr_prepare_reliable_buffer_to_write+0x21e>
 80181a8:	7b22      	ldrb	r2, [r4, #12]
 80181aa:	445a      	add	r2, fp
 80181ac:	42ba      	cmp	r2, r7
 80181ae:	f240 80b5 	bls.w	801831c <uxr_prepare_reliable_buffer_to_write+0x1f8>
 80181b2:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 80181b6:	33fc      	adds	r3, #252	@ 0xfc
 80181b8:	b2ba      	uxth	r2, r7
 80181ba:	4413      	add	r3, r2
 80181bc:	b29b      	uxth	r3, r3
 80181be:	fb0a f903 	mul.w	r9, sl, r3
 80181c2:	45d9      	cmp	r9, fp
 80181c4:	9305      	str	r3, [sp, #20]
 80181c6:	9306      	str	r3, [sp, #24]
 80181c8:	f0c0 80b7 	bcc.w	801833a <uxr_prepare_reliable_buffer_to_write+0x216>
 80181cc:	f108 0304 	add.w	r3, r8, #4
 80181d0:	42bb      	cmp	r3, r7
 80181d2:	f080 80db 	bcs.w	801838c <uxr_prepare_reliable_buffer_to_write+0x268>
 80181d6:	f1a2 0904 	sub.w	r9, r2, #4
 80181da:	eba9 0908 	sub.w	r9, r9, r8
 80181de:	9b05      	ldr	r3, [sp, #20]
 80181e0:	fa1f f989 	uxth.w	r9, r9
 80181e4:	ebab 0b09 	sub.w	fp, fp, r9
 80181e8:	fbbb f2f3 	udiv	r2, fp, r3
 80181ec:	fb03 b312 	mls	r3, r3, r2, fp
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	f000 80c8 	beq.w	8018386 <uxr_prepare_reliable_buffer_to_write+0x262>
 80181f6:	3201      	adds	r2, #1
 80181f8:	b292      	uxth	r2, r2
 80181fa:	9306      	str	r3, [sp, #24]
 80181fc:	4552      	cmp	r2, sl
 80181fe:	f200 809c 	bhi.w	801833a <uxr_prepare_reliable_buffer_to_write+0x216>
 8018202:	f10d 0b20 	add.w	fp, sp, #32
 8018206:	2a00      	cmp	r2, #0
 8018208:	d042      	beq.n	8018290 <uxr_prepare_reliable_buffer_to_write+0x16c>
 801820a:	f8cd 801c 	str.w	r8, [sp, #28]
 801820e:	f04f 0a00 	mov.w	sl, #0
 8018212:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8018216:	9505      	str	r5, [sp, #20]
 8018218:	f10d 0b20 	add.w	fp, sp, #32
 801821c:	4615      	mov	r5, r2
 801821e:	e000      	b.n	8018222 <uxr_prepare_reliable_buffer_to_write+0xfe>
 8018220:	46c1      	mov	r9, r8
 8018222:	8920      	ldrh	r0, [r4, #8]
 8018224:	fbb6 f2f0 	udiv	r2, r6, r0
 8018228:	fb00 6112 	mls	r1, r0, r2, r6
 801822c:	b28a      	uxth	r2, r1
 801822e:	6863      	ldr	r3, [r4, #4]
 8018230:	fbb3 f1f0 	udiv	r1, r3, r0
 8018234:	6823      	ldr	r3, [r4, #0]
 8018236:	fb02 f101 	mul.w	r1, r2, r1
 801823a:	3104      	adds	r1, #4
 801823c:	4419      	add	r1, r3
 801823e:	4658      	mov	r0, fp
 8018240:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8018244:	9200      	str	r2, [sp, #0]
 8018246:	2300      	movs	r3, #0
 8018248:	463a      	mov	r2, r7
 801824a:	f7f7 fdd1 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 801824e:	464a      	mov	r2, r9
 8018250:	2300      	movs	r3, #0
 8018252:	210d      	movs	r1, #13
 8018254:	4658      	mov	r0, fp
 8018256:	f7fa f8c5 	bl	80123e4 <uxr_buffer_submessage_header>
 801825a:	8921      	ldrh	r1, [r4, #8]
 801825c:	fbb6 f2f1 	udiv	r2, r6, r1
 8018260:	fb01 6212 	mls	r2, r1, r2, r6
 8018264:	b292      	uxth	r2, r2
 8018266:	6863      	ldr	r3, [r4, #4]
 8018268:	fbb3 f3f1 	udiv	r3, r3, r1
 801826c:	fb02 f303 	mul.w	r3, r2, r3
 8018270:	6822      	ldr	r2, [r4, #0]
 8018272:	4630      	mov	r0, r6
 8018274:	50d7      	str	r7, [r2, r3]
 8018276:	2101      	movs	r1, #1
 8018278:	f000 f9c4 	bl	8018604 <uxr_seq_num_add>
 801827c:	f10a 0a01 	add.w	sl, sl, #1
 8018280:	fa1f f38a 	uxth.w	r3, sl
 8018284:	429d      	cmp	r5, r3
 8018286:	4606      	mov	r6, r0
 8018288:	d8ca      	bhi.n	8018220 <uxr_prepare_reliable_buffer_to_write+0xfc>
 801828a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801828e:	9d05      	ldr	r5, [sp, #20]
 8018290:	8920      	ldrh	r0, [r4, #8]
 8018292:	fbb6 f3f0 	udiv	r3, r6, r0
 8018296:	fb00 6313 	mls	r3, r0, r3, r6
 801829a:	b299      	uxth	r1, r3
 801829c:	6863      	ldr	r3, [r4, #4]
 801829e:	fbb3 f3f0 	udiv	r3, r3, r0
 80182a2:	fb01 f303 	mul.w	r3, r1, r3
 80182a6:	6821      	ldr	r1, [r4, #0]
 80182a8:	3304      	adds	r3, #4
 80182aa:	4419      	add	r1, r3
 80182ac:	463a      	mov	r2, r7
 80182ae:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80182b2:	9000      	str	r0, [sp, #0]
 80182b4:	2300      	movs	r3, #0
 80182b6:	4658      	mov	r0, fp
 80182b8:	f7f7 fd9a 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 80182bc:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80182c0:	4658      	mov	r0, fp
 80182c2:	fa1f f289 	uxth.w	r2, r9
 80182c6:	2302      	movs	r3, #2
 80182c8:	210d      	movs	r1, #13
 80182ca:	f7fa f88b 	bl	80123e4 <uxr_buffer_submessage_header>
 80182ce:	9b03      	ldr	r3, [sp, #12]
 80182d0:	8927      	ldrh	r7, [r4, #8]
 80182d2:	7b20      	ldrb	r0, [r4, #12]
 80182d4:	f108 0104 	add.w	r1, r8, #4
 80182d8:	440b      	add	r3, r1
 80182da:	4619      	mov	r1, r3
 80182dc:	fbb6 f3f7 	udiv	r3, r6, r7
 80182e0:	fb07 6313 	mls	r3, r7, r3, r6
 80182e4:	f1a5 0208 	sub.w	r2, r5, #8
 80182e8:	b29d      	uxth	r5, r3
 80182ea:	3004      	adds	r0, #4
 80182ec:	6863      	ldr	r3, [r4, #4]
 80182ee:	fbb3 f3f7 	udiv	r3, r3, r7
 80182f2:	fb05 f303 	mul.w	r3, r5, r3
 80182f6:	6825      	ldr	r5, [r4, #0]
 80182f8:	4448      	add	r0, r9
 80182fa:	50e8      	str	r0, [r5, r3]
 80182fc:	9d04      	ldr	r5, [sp, #16]
 80182fe:	eba2 0208 	sub.w	r2, r2, r8
 8018302:	4628      	mov	r0, r5
 8018304:	f7f7 fd86 	bl	800fe14 <ucdr_init_buffer>
 8018308:	4628      	mov	r0, r5
 801830a:	493c      	ldr	r1, [pc, #240]	@ (80183fc <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801830c:	4622      	mov	r2, r4
 801830e:	f7f7 fd55 	bl	800fdbc <ucdr_set_on_full_buffer_callback>
 8018312:	2001      	movs	r0, #1
 8018314:	81e6      	strh	r6, [r4, #14]
 8018316:	b011      	add	sp, #68	@ 0x44
 8018318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801831c:	2101      	movs	r1, #1
 801831e:	89e0      	ldrh	r0, [r4, #14]
 8018320:	f000 f970 	bl	8018604 <uxr_seq_num_add>
 8018324:	8921      	ldrh	r1, [r4, #8]
 8018326:	4605      	mov	r5, r0
 8018328:	8a60      	ldrh	r0, [r4, #18]
 801832a:	f000 f96b 	bl	8018604 <uxr_seq_num_add>
 801832e:	4601      	mov	r1, r0
 8018330:	4628      	mov	r0, r5
 8018332:	f000 f96f 	bl	8018614 <uxr_seq_num_cmp>
 8018336:	2800      	cmp	r0, #0
 8018338:	dd42      	ble.n	80183c0 <uxr_prepare_reliable_buffer_to_write+0x29c>
 801833a:	2000      	movs	r0, #0
 801833c:	b011      	add	sp, #68	@ 0x44
 801833e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018342:	8921      	ldrh	r1, [r4, #8]
 8018344:	8a60      	ldrh	r0, [r4, #18]
 8018346:	9205      	str	r2, [sp, #20]
 8018348:	f000 f95c 	bl	8018604 <uxr_seq_num_add>
 801834c:	4601      	mov	r1, r0
 801834e:	4630      	mov	r0, r6
 8018350:	f000 f960 	bl	8018614 <uxr_seq_num_cmp>
 8018354:	2800      	cmp	r0, #0
 8018356:	9a05      	ldr	r2, [sp, #20]
 8018358:	dcef      	bgt.n	801833a <uxr_prepare_reliable_buffer_to_write+0x216>
 801835a:	8927      	ldrh	r7, [r4, #8]
 801835c:	fbb6 f3f7 	udiv	r3, r6, r7
 8018360:	fb07 6313 	mls	r3, r7, r3, r6
 8018364:	b29d      	uxth	r5, r3
 8018366:	6863      	ldr	r3, [r4, #4]
 8018368:	6824      	ldr	r4, [r4, #0]
 801836a:	fbb3 f3f7 	udiv	r3, r3, r7
 801836e:	fb05 f303 	mul.w	r3, r5, r3
 8018372:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018376:	50e2      	str	r2, [r4, r3]
 8018378:	2300      	movs	r3, #0
 801837a:	f8cd 8000 	str.w	r8, [sp]
 801837e:	f7f7 fd37 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 8018382:	2001      	movs	r0, #1
 8018384:	e7da      	b.n	801833c <uxr_prepare_reliable_buffer_to_write+0x218>
 8018386:	b293      	uxth	r3, r2
 8018388:	461a      	mov	r2, r3
 801838a:	e737      	b.n	80181fc <uxr_prepare_reliable_buffer_to_write+0xd8>
 801838c:	4630      	mov	r0, r6
 801838e:	2101      	movs	r1, #1
 8018390:	9207      	str	r2, [sp, #28]
 8018392:	f000 f937 	bl	8018604 <uxr_seq_num_add>
 8018396:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801839a:	fbb0 f1fc 	udiv	r1, r0, ip
 801839e:	fb0c 0111 	mls	r1, ip, r1, r0
 80183a2:	4606      	mov	r6, r0
 80183a4:	b288      	uxth	r0, r1
 80183a6:	6863      	ldr	r3, [r4, #4]
 80183a8:	fbb3 f1fc 	udiv	r1, r3, ip
 80183ac:	6823      	ldr	r3, [r4, #0]
 80183ae:	9a07      	ldr	r2, [sp, #28]
 80183b0:	fb00 f101 	mul.w	r1, r0, r1
 80183b4:	3104      	adds	r1, #4
 80183b6:	440b      	add	r3, r1
 80183b8:	9303      	str	r3, [sp, #12]
 80183ba:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80183be:	e70a      	b.n	80181d6 <uxr_prepare_reliable_buffer_to_write+0xb2>
 80183c0:	8921      	ldrh	r1, [r4, #8]
 80183c2:	fbb5 f3f1 	udiv	r3, r5, r1
 80183c6:	fb01 5313 	mls	r3, r1, r3, r5
 80183ca:	b29a      	uxth	r2, r3
 80183cc:	6863      	ldr	r3, [r4, #4]
 80183ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80183d2:	6821      	ldr	r1, [r4, #0]
 80183d4:	9804      	ldr	r0, [sp, #16]
 80183d6:	fb02 f303 	mul.w	r3, r2, r3
 80183da:	3304      	adds	r3, #4
 80183dc:	7b22      	ldrb	r2, [r4, #12]
 80183de:	4419      	add	r1, r3
 80183e0:	445a      	add	r2, fp
 80183e2:	f841 2c04 	str.w	r2, [r1, #-4]
 80183e6:	7b23      	ldrb	r3, [r4, #12]
 80183e8:	9300      	str	r3, [sp, #0]
 80183ea:	2300      	movs	r3, #0
 80183ec:	f7f7 fd00 	bl	800fdf0 <ucdr_init_buffer_origin_offset>
 80183f0:	81e5      	strh	r5, [r4, #14]
 80183f2:	2001      	movs	r0, #1
 80183f4:	e7a2      	b.n	801833c <uxr_prepare_reliable_buffer_to_write+0x218>
 80183f6:	4682      	mov	sl, r0
 80183f8:	e6ca      	b.n	8018190 <uxr_prepare_reliable_buffer_to_write+0x6c>
 80183fa:	bf00      	nop
 80183fc:	08018005 	.word	0x08018005

08018400 <uxr_prepare_next_reliable_buffer_to_send>:
 8018400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018402:	4604      	mov	r4, r0
 8018404:	460f      	mov	r7, r1
 8018406:	8a00      	ldrh	r0, [r0, #16]
 8018408:	2101      	movs	r1, #1
 801840a:	4616      	mov	r6, r2
 801840c:	461d      	mov	r5, r3
 801840e:	f000 f8f9 	bl	8018604 <uxr_seq_num_add>
 8018412:	8028      	strh	r0, [r5, #0]
 8018414:	8922      	ldrh	r2, [r4, #8]
 8018416:	fbb0 f3f2 	udiv	r3, r0, r2
 801841a:	fb02 0c13 	mls	ip, r2, r3, r0
 801841e:	fa1f fc8c 	uxth.w	ip, ip
 8018422:	6863      	ldr	r3, [r4, #4]
 8018424:	fbb3 f3f2 	udiv	r3, r3, r2
 8018428:	fb0c fc03 	mul.w	ip, ip, r3
 801842c:	6823      	ldr	r3, [r4, #0]
 801842e:	89e1      	ldrh	r1, [r4, #14]
 8018430:	f10c 0c04 	add.w	ip, ip, #4
 8018434:	4463      	add	r3, ip
 8018436:	603b      	str	r3, [r7, #0]
 8018438:	6823      	ldr	r3, [r4, #0]
 801843a:	449c      	add	ip, r3
 801843c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8018440:	6033      	str	r3, [r6, #0]
 8018442:	f000 f8e7 	bl	8018614 <uxr_seq_num_cmp>
 8018446:	2800      	cmp	r0, #0
 8018448:	dd01      	ble.n	801844e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801844a:	2000      	movs	r0, #0
 801844c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801844e:	7b23      	ldrb	r3, [r4, #12]
 8018450:	6832      	ldr	r2, [r6, #0]
 8018452:	429a      	cmp	r2, r3
 8018454:	d9f9      	bls.n	801844a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018456:	8a61      	ldrh	r1, [r4, #18]
 8018458:	8a20      	ldrh	r0, [r4, #16]
 801845a:	f000 f8d7 	bl	801860c <uxr_seq_num_sub>
 801845e:	8923      	ldrh	r3, [r4, #8]
 8018460:	4283      	cmp	r3, r0
 8018462:	d0f2      	beq.n	801844a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018464:	8828      	ldrh	r0, [r5, #0]
 8018466:	89e3      	ldrh	r3, [r4, #14]
 8018468:	8220      	strh	r0, [r4, #16]
 801846a:	4298      	cmp	r0, r3
 801846c:	d001      	beq.n	8018472 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801846e:	2001      	movs	r0, #1
 8018470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018472:	2101      	movs	r1, #1
 8018474:	f000 f8c6 	bl	8018604 <uxr_seq_num_add>
 8018478:	81e0      	strh	r0, [r4, #14]
 801847a:	2001      	movs	r0, #1
 801847c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801847e:	bf00      	nop

08018480 <uxr_update_output_stream_heartbeat_timestamp>:
 8018480:	b570      	push	{r4, r5, r6, lr}
 8018482:	8a01      	ldrh	r1, [r0, #16]
 8018484:	4604      	mov	r4, r0
 8018486:	8a40      	ldrh	r0, [r0, #18]
 8018488:	4615      	mov	r5, r2
 801848a:	461e      	mov	r6, r3
 801848c:	f000 f8c2 	bl	8018614 <uxr_seq_num_cmp>
 8018490:	2800      	cmp	r0, #0
 8018492:	db07      	blt.n	80184a4 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8018494:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018498:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801849c:	e9c4 2306 	strd	r2, r3, [r4, #24]
 80184a0:	2000      	movs	r0, #0
 80184a2:	bd70      	pop	{r4, r5, r6, pc}
 80184a4:	f894 0020 	ldrb.w	r0, [r4, #32]
 80184a8:	b940      	cbnz	r0, 80184bc <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 80184aa:	2301      	movs	r3, #1
 80184ac:	f884 3020 	strb.w	r3, [r4, #32]
 80184b0:	3564      	adds	r5, #100	@ 0x64
 80184b2:	f146 0600 	adc.w	r6, r6, #0
 80184b6:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80184ba:	bd70      	pop	{r4, r5, r6, pc}
 80184bc:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 80184c0:	4295      	cmp	r5, r2
 80184c2:	eb76 0303 	sbcs.w	r3, r6, r3
 80184c6:	bfa5      	ittet	ge
 80184c8:	3001      	addge	r0, #1
 80184ca:	f884 0020 	strbge.w	r0, [r4, #32]
 80184ce:	2000      	movlt	r0, #0
 80184d0:	2001      	movge	r0, #1
 80184d2:	e7ed      	b.n	80184b0 <uxr_update_output_stream_heartbeat_timestamp+0x30>

080184d4 <uxr_begin_output_nack_buffer_it>:
 80184d4:	8a40      	ldrh	r0, [r0, #18]
 80184d6:	4770      	bx	lr

080184d8 <uxr_next_reliable_nack_buffer_to_send>:
 80184d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184dc:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80184e0:	b082      	sub	sp, #8
 80184e2:	f1b8 0f00 	cmp.w	r8, #0
 80184e6:	d011      	beq.n	801850c <uxr_next_reliable_nack_buffer_to_send+0x34>
 80184e8:	4604      	mov	r4, r0
 80184ea:	8818      	ldrh	r0, [r3, #0]
 80184ec:	460e      	mov	r6, r1
 80184ee:	4617      	mov	r7, r2
 80184f0:	461d      	mov	r5, r3
 80184f2:	2101      	movs	r1, #1
 80184f4:	f000 f886 	bl	8018604 <uxr_seq_num_add>
 80184f8:	8028      	strh	r0, [r5, #0]
 80184fa:	8a21      	ldrh	r1, [r4, #16]
 80184fc:	f000 f88a 	bl	8018614 <uxr_seq_num_cmp>
 8018500:	2800      	cmp	r0, #0
 8018502:	dd07      	ble.n	8018514 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8018504:	f04f 0800 	mov.w	r8, #0
 8018508:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 801850c:	4640      	mov	r0, r8
 801850e:	b002      	add	sp, #8
 8018510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018514:	8921      	ldrh	r1, [r4, #8]
 8018516:	8828      	ldrh	r0, [r5, #0]
 8018518:	6823      	ldr	r3, [r4, #0]
 801851a:	fbb0 f2f1 	udiv	r2, r0, r1
 801851e:	fb01 0c12 	mls	ip, r1, r2, r0
 8018522:	fa1f f28c 	uxth.w	r2, ip
 8018526:	9301      	str	r3, [sp, #4]
 8018528:	6863      	ldr	r3, [r4, #4]
 801852a:	fbb3 fcf1 	udiv	ip, r3, r1
 801852e:	9b01      	ldr	r3, [sp, #4]
 8018530:	fb02 fc0c 	mul.w	ip, r2, ip
 8018534:	f10c 0c04 	add.w	ip, ip, #4
 8018538:	4463      	add	r3, ip
 801853a:	6033      	str	r3, [r6, #0]
 801853c:	6823      	ldr	r3, [r4, #0]
 801853e:	4463      	add	r3, ip
 8018540:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8018544:	603b      	str	r3, [r7, #0]
 8018546:	7b22      	ldrb	r2, [r4, #12]
 8018548:	429a      	cmp	r2, r3
 801854a:	d0d2      	beq.n	80184f2 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 801854c:	4640      	mov	r0, r8
 801854e:	b002      	add	sp, #8
 8018550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018554 <uxr_process_acknack>:
 8018554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018556:	4604      	mov	r4, r0
 8018558:	460e      	mov	r6, r1
 801855a:	4610      	mov	r0, r2
 801855c:	2101      	movs	r1, #1
 801855e:	f000 f855 	bl	801860c <uxr_seq_num_sub>
 8018562:	8a61      	ldrh	r1, [r4, #18]
 8018564:	f000 f852 	bl	801860c <uxr_seq_num_sub>
 8018568:	b1c0      	cbz	r0, 801859c <uxr_process_acknack+0x48>
 801856a:	4605      	mov	r5, r0
 801856c:	2700      	movs	r7, #0
 801856e:	2101      	movs	r1, #1
 8018570:	8a60      	ldrh	r0, [r4, #18]
 8018572:	f000 f847 	bl	8018604 <uxr_seq_num_add>
 8018576:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801857a:	fbb0 f1fc 	udiv	r1, r0, ip
 801857e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018582:	fb0c 0111 	mls	r1, ip, r1, r0
 8018586:	b289      	uxth	r1, r1
 8018588:	3701      	adds	r7, #1
 801858a:	fbb3 f3fc 	udiv	r3, r3, ip
 801858e:	fb01 f303 	mul.w	r3, r1, r3
 8018592:	42bd      	cmp	r5, r7
 8018594:	7b21      	ldrb	r1, [r4, #12]
 8018596:	8260      	strh	r0, [r4, #18]
 8018598:	50d1      	str	r1, [r2, r3]
 801859a:	d1e8      	bne.n	801856e <uxr_process_acknack+0x1a>
 801859c:	3e00      	subs	r6, #0
 801859e:	f04f 0300 	mov.w	r3, #0
 80185a2:	bf18      	it	ne
 80185a4:	2601      	movne	r6, #1
 80185a6:	f884 3020 	strb.w	r3, [r4, #32]
 80185aa:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80185ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080185b0 <uxr_is_output_up_to_date>:
 80185b0:	8a01      	ldrh	r1, [r0, #16]
 80185b2:	8a40      	ldrh	r0, [r0, #18]
 80185b4:	b508      	push	{r3, lr}
 80185b6:	f000 f82d 	bl	8018614 <uxr_seq_num_cmp>
 80185ba:	fab0 f080 	clz	r0, r0
 80185be:	0940      	lsrs	r0, r0, #5
 80185c0:	bd08      	pop	{r3, pc}
 80185c2:	bf00      	nop

080185c4 <get_available_free_slots>:
 80185c4:	8902      	ldrh	r2, [r0, #8]
 80185c6:	b1da      	cbz	r2, 8018600 <get_available_free_slots+0x3c>
 80185c8:	b530      	push	{r4, r5, lr}
 80185ca:	2100      	movs	r1, #0
 80185cc:	6843      	ldr	r3, [r0, #4]
 80185ce:	6805      	ldr	r5, [r0, #0]
 80185d0:	7b04      	ldrb	r4, [r0, #12]
 80185d2:	fbb3 fef2 	udiv	lr, r3, r2
 80185d6:	4608      	mov	r0, r1
 80185d8:	460b      	mov	r3, r1
 80185da:	fbb3 fcf2 	udiv	ip, r3, r2
 80185de:	fb02 331c 	mls	r3, r2, ip, r3
 80185e2:	b29b      	uxth	r3, r3
 80185e4:	fb0e f303 	mul.w	r3, lr, r3
 80185e8:	3101      	adds	r1, #1
 80185ea:	f855 c003 	ldr.w	ip, [r5, r3]
 80185ee:	4564      	cmp	r4, ip
 80185f0:	bf08      	it	eq
 80185f2:	3001      	addeq	r0, #1
 80185f4:	b28b      	uxth	r3, r1
 80185f6:	bf08      	it	eq
 80185f8:	b280      	uxtheq	r0, r0
 80185fa:	4293      	cmp	r3, r2
 80185fc:	d3ed      	bcc.n	80185da <get_available_free_slots+0x16>
 80185fe:	bd30      	pop	{r4, r5, pc}
 8018600:	4610      	mov	r0, r2
 8018602:	4770      	bx	lr

08018604 <uxr_seq_num_add>:
 8018604:	4408      	add	r0, r1
 8018606:	b280      	uxth	r0, r0
 8018608:	4770      	bx	lr
 801860a:	bf00      	nop

0801860c <uxr_seq_num_sub>:
 801860c:	1a40      	subs	r0, r0, r1
 801860e:	b280      	uxth	r0, r0
 8018610:	4770      	bx	lr
 8018612:	bf00      	nop

08018614 <uxr_seq_num_cmp>:
 8018614:	4288      	cmp	r0, r1
 8018616:	d011      	beq.n	801863c <uxr_seq_num_cmp+0x28>
 8018618:	d309      	bcc.n	801862e <uxr_seq_num_cmp+0x1a>
 801861a:	4288      	cmp	r0, r1
 801861c:	d910      	bls.n	8018640 <uxr_seq_num_cmp+0x2c>
 801861e:	1a40      	subs	r0, r0, r1
 8018620:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8018624:	bfd4      	ite	le
 8018626:	2001      	movle	r0, #1
 8018628:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801862c:	4770      	bx	lr
 801862e:	1a0b      	subs	r3, r1, r0
 8018630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018634:	daf1      	bge.n	801861a <uxr_seq_num_cmp+0x6>
 8018636:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801863a:	4770      	bx	lr
 801863c:	2000      	movs	r0, #0
 801863e:	4770      	bx	lr
 8018640:	2001      	movs	r0, #1
 8018642:	4770      	bx	lr

08018644 <rcl_get_default_domain_id>:
 8018644:	b530      	push	{r4, r5, lr}
 8018646:	b083      	sub	sp, #12
 8018648:	2300      	movs	r3, #0
 801864a:	9300      	str	r3, [sp, #0]
 801864c:	b1d0      	cbz	r0, 8018684 <rcl_get_default_domain_id+0x40>
 801864e:	4604      	mov	r4, r0
 8018650:	4669      	mov	r1, sp
 8018652:	4815      	ldr	r0, [pc, #84]	@ (80186a8 <rcl_get_default_domain_id+0x64>)
 8018654:	f7fd fd54 	bl	8016100 <rcutils_get_env>
 8018658:	4602      	mov	r2, r0
 801865a:	b110      	cbz	r0, 8018662 <rcl_get_default_domain_id+0x1e>
 801865c:	2001      	movs	r0, #1
 801865e:	b003      	add	sp, #12
 8018660:	bd30      	pop	{r4, r5, pc}
 8018662:	9b00      	ldr	r3, [sp, #0]
 8018664:	b18b      	cbz	r3, 801868a <rcl_get_default_domain_id+0x46>
 8018666:	7818      	ldrb	r0, [r3, #0]
 8018668:	2800      	cmp	r0, #0
 801866a:	d0f8      	beq.n	801865e <rcl_get_default_domain_id+0x1a>
 801866c:	a901      	add	r1, sp, #4
 801866e:	4618      	mov	r0, r3
 8018670:	9201      	str	r2, [sp, #4]
 8018672:	f000 fe39 	bl	80192e8 <strtoul>
 8018676:	4605      	mov	r5, r0
 8018678:	b150      	cbz	r0, 8018690 <rcl_get_default_domain_id+0x4c>
 801867a:	1c43      	adds	r3, r0, #1
 801867c:	d00d      	beq.n	801869a <rcl_get_default_domain_id+0x56>
 801867e:	6025      	str	r5, [r4, #0]
 8018680:	2000      	movs	r0, #0
 8018682:	e7ec      	b.n	801865e <rcl_get_default_domain_id+0x1a>
 8018684:	200b      	movs	r0, #11
 8018686:	b003      	add	sp, #12
 8018688:	bd30      	pop	{r4, r5, pc}
 801868a:	4618      	mov	r0, r3
 801868c:	b003      	add	sp, #12
 801868e:	bd30      	pop	{r4, r5, pc}
 8018690:	9b01      	ldr	r3, [sp, #4]
 8018692:	781b      	ldrb	r3, [r3, #0]
 8018694:	2b00      	cmp	r3, #0
 8018696:	d0f2      	beq.n	801867e <rcl_get_default_domain_id+0x3a>
 8018698:	e7e0      	b.n	801865c <rcl_get_default_domain_id+0x18>
 801869a:	f001 f965 	bl	8019968 <__errno>
 801869e:	6803      	ldr	r3, [r0, #0]
 80186a0:	2b22      	cmp	r3, #34	@ 0x22
 80186a2:	d1ec      	bne.n	801867e <rcl_get_default_domain_id+0x3a>
 80186a4:	e7da      	b.n	801865c <rcl_get_default_domain_id+0x18>
 80186a6:	bf00      	nop
 80186a8:	0801adf4 	.word	0x0801adf4

080186ac <rcl_expand_topic_name>:
 80186ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186b0:	b08b      	sub	sp, #44	@ 0x2c
 80186b2:	9306      	str	r3, [sp, #24]
 80186b4:	2800      	cmp	r0, #0
 80186b6:	f000 80ad 	beq.w	8018814 <rcl_expand_topic_name+0x168>
 80186ba:	460e      	mov	r6, r1
 80186bc:	2900      	cmp	r1, #0
 80186be:	f000 80a9 	beq.w	8018814 <rcl_expand_topic_name+0x168>
 80186c2:	4617      	mov	r7, r2
 80186c4:	2a00      	cmp	r2, #0
 80186c6:	f000 80a5 	beq.w	8018814 <rcl_expand_topic_name+0x168>
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	f000 80a2 	beq.w	8018814 <rcl_expand_topic_name+0x168>
 80186d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	f000 809e 	beq.w	8018814 <rcl_expand_topic_name+0x168>
 80186d8:	2200      	movs	r2, #0
 80186da:	a909      	add	r1, sp, #36	@ 0x24
 80186dc:	4680      	mov	r8, r0
 80186de:	f000 fa57 	bl	8018b90 <rcl_validate_topic_name>
 80186e2:	4604      	mov	r4, r0
 80186e4:	2800      	cmp	r0, #0
 80186e6:	f040 8096 	bne.w	8018816 <rcl_expand_topic_name+0x16a>
 80186ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186ec:	2b00      	cmp	r3, #0
 80186ee:	f040 809a 	bne.w	8018826 <rcl_expand_topic_name+0x17a>
 80186f2:	4602      	mov	r2, r0
 80186f4:	a909      	add	r1, sp, #36	@ 0x24
 80186f6:	4630      	mov	r0, r6
 80186f8:	f7fe f91c 	bl	8016934 <rmw_validate_node_name>
 80186fc:	2800      	cmp	r0, #0
 80186fe:	f040 808e 	bne.w	801881e <rcl_expand_topic_name+0x172>
 8018702:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018704:	2a00      	cmp	r2, #0
 8018706:	f040 8093 	bne.w	8018830 <rcl_expand_topic_name+0x184>
 801870a:	a909      	add	r1, sp, #36	@ 0x24
 801870c:	4638      	mov	r0, r7
 801870e:	f7fe f8f3 	bl	80168f8 <rmw_validate_namespace>
 8018712:	2800      	cmp	r0, #0
 8018714:	f040 8083 	bne.w	801881e <rcl_expand_topic_name+0x172>
 8018718:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801871a:	2c00      	cmp	r4, #0
 801871c:	f040 80ed 	bne.w	80188fa <rcl_expand_topic_name+0x24e>
 8018720:	217b      	movs	r1, #123	@ 0x7b
 8018722:	4640      	mov	r0, r8
 8018724:	f001 f894 	bl	8019850 <strchr>
 8018728:	f898 3000 	ldrb.w	r3, [r8]
 801872c:	2b2f      	cmp	r3, #47	@ 0x2f
 801872e:	4605      	mov	r5, r0
 8018730:	f000 809e 	beq.w	8018870 <rcl_expand_topic_name+0x1c4>
 8018734:	2b7e      	cmp	r3, #126	@ 0x7e
 8018736:	f040 80a2 	bne.w	801887e <rcl_expand_topic_name+0x1d2>
 801873a:	4638      	mov	r0, r7
 801873c:	f7e7 fd7a 	bl	8000234 <strlen>
 8018740:	4a82      	ldr	r2, [pc, #520]	@ (801894c <rcl_expand_topic_name+0x2a0>)
 8018742:	4b83      	ldr	r3, [pc, #524]	@ (8018950 <rcl_expand_topic_name+0x2a4>)
 8018744:	2801      	cmp	r0, #1
 8018746:	bf18      	it	ne
 8018748:	4613      	movne	r3, r2
 801874a:	9302      	str	r3, [sp, #8]
 801874c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801874e:	9300      	str	r3, [sp, #0]
 8018750:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018754:	f108 0301 	add.w	r3, r8, #1
 8018758:	9305      	str	r3, [sp, #20]
 801875a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801875e:	9301      	str	r3, [sp, #4]
 8018760:	ab14      	add	r3, sp, #80	@ 0x50
 8018762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018764:	f7fd fce4 	bl	8016130 <rcutils_format_string_limit>
 8018768:	4682      	mov	sl, r0
 801876a:	2800      	cmp	r0, #0
 801876c:	f000 80c7 	beq.w	80188fe <rcl_expand_topic_name+0x252>
 8018770:	2d00      	cmp	r5, #0
 8018772:	f000 80a2 	beq.w	80188ba <rcl_expand_topic_name+0x20e>
 8018776:	217b      	movs	r1, #123	@ 0x7b
 8018778:	f001 f86a 	bl	8019850 <strchr>
 801877c:	46d1      	mov	r9, sl
 801877e:	4605      	mov	r5, r0
 8018780:	9407      	str	r4, [sp, #28]
 8018782:	46d3      	mov	fp, sl
 8018784:	464c      	mov	r4, r9
 8018786:	2d00      	cmp	r5, #0
 8018788:	f000 80be 	beq.w	8018908 <rcl_expand_topic_name+0x25c>
 801878c:	217d      	movs	r1, #125	@ 0x7d
 801878e:	4620      	mov	r0, r4
 8018790:	f001 f85e 	bl	8019850 <strchr>
 8018794:	eba0 0905 	sub.w	r9, r0, r5
 8018798:	f109 0a01 	add.w	sl, r9, #1
 801879c:	486d      	ldr	r0, [pc, #436]	@ (8018954 <rcl_expand_topic_name+0x2a8>)
 801879e:	4652      	mov	r2, sl
 80187a0:	4629      	mov	r1, r5
 80187a2:	f001 f862 	bl	801986a <strncmp>
 80187a6:	2800      	cmp	r0, #0
 80187a8:	d067      	beq.n	801887a <rcl_expand_topic_name+0x1ce>
 80187aa:	486b      	ldr	r0, [pc, #428]	@ (8018958 <rcl_expand_topic_name+0x2ac>)
 80187ac:	4652      	mov	r2, sl
 80187ae:	4629      	mov	r1, r5
 80187b0:	f001 f85b 	bl	801986a <strncmp>
 80187b4:	b130      	cbz	r0, 80187c4 <rcl_expand_topic_name+0x118>
 80187b6:	4869      	ldr	r0, [pc, #420]	@ (801895c <rcl_expand_topic_name+0x2b0>)
 80187b8:	4652      	mov	r2, sl
 80187ba:	4629      	mov	r1, r5
 80187bc:	f001 f855 	bl	801986a <strncmp>
 80187c0:	2800      	cmp	r0, #0
 80187c2:	d137      	bne.n	8018834 <rcl_expand_topic_name+0x188>
 80187c4:	46b9      	mov	r9, r7
 80187c6:	ab16      	add	r3, sp, #88	@ 0x58
 80187c8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80187cc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80187d0:	ab14      	add	r3, sp, #80	@ 0x50
 80187d2:	4628      	mov	r0, r5
 80187d4:	cb0c      	ldmia	r3, {r2, r3}
 80187d6:	4651      	mov	r1, sl
 80187d8:	f7fd fde6 	bl	80163a8 <rcutils_strndup>
 80187dc:	4605      	mov	r5, r0
 80187de:	2800      	cmp	r0, #0
 80187e0:	f000 809c 	beq.w	801891c <rcl_expand_topic_name+0x270>
 80187e4:	464a      	mov	r2, r9
 80187e6:	4620      	mov	r0, r4
 80187e8:	ab14      	add	r3, sp, #80	@ 0x50
 80187ea:	4629      	mov	r1, r5
 80187ec:	f7fd fcda 	bl	80161a4 <rcutils_repl_str>
 80187f0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80187f2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80187f4:	4604      	mov	r4, r0
 80187f6:	4628      	mov	r0, r5
 80187f8:	4798      	blx	r3
 80187fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80187fc:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80187fe:	4658      	mov	r0, fp
 8018800:	4798      	blx	r3
 8018802:	2c00      	cmp	r4, #0
 8018804:	d07b      	beq.n	80188fe <rcl_expand_topic_name+0x252>
 8018806:	217b      	movs	r1, #123	@ 0x7b
 8018808:	4620      	mov	r0, r4
 801880a:	f001 f821 	bl	8019850 <strchr>
 801880e:	46a3      	mov	fp, r4
 8018810:	4605      	mov	r5, r0
 8018812:	e7b8      	b.n	8018786 <rcl_expand_topic_name+0xda>
 8018814:	240b      	movs	r4, #11
 8018816:	4620      	mov	r0, r4
 8018818:	b00b      	add	sp, #44	@ 0x2c
 801881a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801881e:	f7fb f819 	bl	8013854 <rcl_convert_rmw_ret_to_rcl_ret>
 8018822:	4604      	mov	r4, r0
 8018824:	e7f7      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 8018826:	2467      	movs	r4, #103	@ 0x67
 8018828:	4620      	mov	r0, r4
 801882a:	b00b      	add	sp, #44	@ 0x2c
 801882c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018830:	24c9      	movs	r4, #201	@ 0xc9
 8018832:	e7f0      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 8018834:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8018838:	9806      	ldr	r0, [sp, #24]
 801883a:	1c69      	adds	r1, r5, #1
 801883c:	f7fd fece 	bl	80165dc <rcutils_string_map_getn>
 8018840:	4681      	mov	r9, r0
 8018842:	2800      	cmp	r0, #0
 8018844:	d1bf      	bne.n	80187c6 <rcl_expand_topic_name+0x11a>
 8018846:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018848:	aa16      	add	r2, sp, #88	@ 0x58
 801884a:	6018      	str	r0, [r3, #0]
 801884c:	ca07      	ldmia	r2, {r0, r1, r2}
 801884e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018852:	ab14      	add	r3, sp, #80	@ 0x50
 8018854:	cb0c      	ldmia	r3, {r2, r3}
 8018856:	4651      	mov	r1, sl
 8018858:	4628      	mov	r0, r5
 801885a:	f7fd fda5 	bl	80163a8 <rcutils_strndup>
 801885e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018860:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018862:	4798      	blx	r3
 8018864:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018866:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018868:	4658      	mov	r0, fp
 801886a:	2469      	movs	r4, #105	@ 0x69
 801886c:	4798      	blx	r3
 801886e:	e7d2      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 8018870:	2800      	cmp	r0, #0
 8018872:	d05b      	beq.n	801892c <rcl_expand_topic_name+0x280>
 8018874:	46c1      	mov	r9, r8
 8018876:	46a2      	mov	sl, r4
 8018878:	e782      	b.n	8018780 <rcl_expand_topic_name+0xd4>
 801887a:	46b1      	mov	r9, r6
 801887c:	e7a3      	b.n	80187c6 <rcl_expand_topic_name+0x11a>
 801887e:	2800      	cmp	r0, #0
 8018880:	d1f8      	bne.n	8018874 <rcl_expand_topic_name+0x1c8>
 8018882:	4638      	mov	r0, r7
 8018884:	f7e7 fcd6 	bl	8000234 <strlen>
 8018888:	4a35      	ldr	r2, [pc, #212]	@ (8018960 <rcl_expand_topic_name+0x2b4>)
 801888a:	4b36      	ldr	r3, [pc, #216]	@ (8018964 <rcl_expand_topic_name+0x2b8>)
 801888c:	f8cd 8010 	str.w	r8, [sp, #16]
 8018890:	2801      	cmp	r0, #1
 8018892:	bf18      	it	ne
 8018894:	4613      	movne	r3, r2
 8018896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801889a:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801889e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80188a0:	9703      	str	r7, [sp, #12]
 80188a2:	9200      	str	r2, [sp, #0]
 80188a4:	ab14      	add	r3, sp, #80	@ 0x50
 80188a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80188a8:	f7fd fc42 	bl	8016130 <rcutils_format_string_limit>
 80188ac:	4682      	mov	sl, r0
 80188ae:	4653      	mov	r3, sl
 80188b0:	b32b      	cbz	r3, 80188fe <rcl_expand_topic_name+0x252>
 80188b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80188b4:	f8c3 a000 	str.w	sl, [r3]
 80188b8:	e7ad      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 80188ba:	f89a 3000 	ldrb.w	r3, [sl]
 80188be:	2b2f      	cmp	r3, #47	@ 0x2f
 80188c0:	d0f7      	beq.n	80188b2 <rcl_expand_topic_name+0x206>
 80188c2:	4638      	mov	r0, r7
 80188c4:	f7e7 fcb6 	bl	8000234 <strlen>
 80188c8:	4a25      	ldr	r2, [pc, #148]	@ (8018960 <rcl_expand_topic_name+0x2b4>)
 80188ca:	4b26      	ldr	r3, [pc, #152]	@ (8018964 <rcl_expand_topic_name+0x2b8>)
 80188cc:	f8cd a010 	str.w	sl, [sp, #16]
 80188d0:	2801      	cmp	r0, #1
 80188d2:	bf18      	it	ne
 80188d4:	4613      	movne	r3, r2
 80188d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80188da:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80188de:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80188e0:	9703      	str	r7, [sp, #12]
 80188e2:	9200      	str	r2, [sp, #0]
 80188e4:	ab14      	add	r3, sp, #80	@ 0x50
 80188e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80188e8:	f7fd fc22 	bl	8016130 <rcutils_format_string_limit>
 80188ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80188ee:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80188f0:	4605      	mov	r5, r0
 80188f2:	4650      	mov	r0, sl
 80188f4:	4798      	blx	r3
 80188f6:	46aa      	mov	sl, r5
 80188f8:	e7d9      	b.n	80188ae <rcl_expand_topic_name+0x202>
 80188fa:	24ca      	movs	r4, #202	@ 0xca
 80188fc:	e78b      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 80188fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018900:	2300      	movs	r3, #0
 8018902:	6013      	str	r3, [r2, #0]
 8018904:	240a      	movs	r4, #10
 8018906:	e786      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 8018908:	465b      	mov	r3, fp
 801890a:	9c07      	ldr	r4, [sp, #28]
 801890c:	46da      	mov	sl, fp
 801890e:	2b00      	cmp	r3, #0
 8018910:	d1d3      	bne.n	80188ba <rcl_expand_topic_name+0x20e>
 8018912:	f898 3000 	ldrb.w	r3, [r8]
 8018916:	2b2f      	cmp	r3, #47	@ 0x2f
 8018918:	d0cb      	beq.n	80188b2 <rcl_expand_topic_name+0x206>
 801891a:	e7b2      	b.n	8018882 <rcl_expand_topic_name+0x1d6>
 801891c:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8018920:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018922:	6015      	str	r5, [r2, #0]
 8018924:	4658      	mov	r0, fp
 8018926:	4798      	blx	r3
 8018928:	240a      	movs	r4, #10
 801892a:	e774      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 801892c:	ab17      	add	r3, sp, #92	@ 0x5c
 801892e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018932:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018936:	ab14      	add	r3, sp, #80	@ 0x50
 8018938:	cb0e      	ldmia	r3, {r1, r2, r3}
 801893a:	4640      	mov	r0, r8
 801893c:	f7fd fd12 	bl	8016364 <rcutils_strdup>
 8018940:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018942:	2800      	cmp	r0, #0
 8018944:	6018      	str	r0, [r3, #0]
 8018946:	bf08      	it	eq
 8018948:	240a      	moveq	r4, #10
 801894a:	e764      	b.n	8018816 <rcl_expand_topic_name+0x16a>
 801894c:	0801ae04 	.word	0x0801ae04
 8018950:	0801a8f0 	.word	0x0801a8f0
 8018954:	0801ae0c 	.word	0x0801ae0c
 8018958:	0801ae14 	.word	0x0801ae14
 801895c:	0801ae1c 	.word	0x0801ae1c
 8018960:	0801a8b8 	.word	0x0801a8b8
 8018964:	0801a900 	.word	0x0801a900

08018968 <rcl_get_default_topic_name_substitutions>:
 8018968:	2800      	cmp	r0, #0
 801896a:	bf0c      	ite	eq
 801896c:	200b      	moveq	r0, #11
 801896e:	2000      	movne	r0, #0
 8018970:	4770      	bx	lr
 8018972:	bf00      	nop

08018974 <rcl_get_zero_initialized_guard_condition>:
 8018974:	4a03      	ldr	r2, [pc, #12]	@ (8018984 <rcl_get_zero_initialized_guard_condition+0x10>)
 8018976:	4603      	mov	r3, r0
 8018978:	e892 0003 	ldmia.w	r2, {r0, r1}
 801897c:	e883 0003 	stmia.w	r3, {r0, r1}
 8018980:	4618      	mov	r0, r3
 8018982:	4770      	bx	lr
 8018984:	0801b2c8 	.word	0x0801b2c8

08018988 <rcl_guard_condition_init>:
 8018988:	b082      	sub	sp, #8
 801898a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801898c:	b087      	sub	sp, #28
 801898e:	ac0c      	add	r4, sp, #48	@ 0x30
 8018990:	e884 000c 	stmia.w	r4, {r2, r3}
 8018994:	46a6      	mov	lr, r4
 8018996:	460d      	mov	r5, r1
 8018998:	4604      	mov	r4, r0
 801899a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801899e:	f10d 0c04 	add.w	ip, sp, #4
 80189a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80189a6:	f8de 3000 	ldr.w	r3, [lr]
 80189aa:	f8cc 3000 	str.w	r3, [ip]
 80189ae:	a801      	add	r0, sp, #4
 80189b0:	f7f4 fc80 	bl	800d2b4 <rcutils_allocator_is_valid>
 80189b4:	b338      	cbz	r0, 8018a06 <rcl_guard_condition_init+0x7e>
 80189b6:	b334      	cbz	r4, 8018a06 <rcl_guard_condition_init+0x7e>
 80189b8:	6866      	ldr	r6, [r4, #4]
 80189ba:	b9ee      	cbnz	r6, 80189f8 <rcl_guard_condition_init+0x70>
 80189bc:	b31d      	cbz	r5, 8018a06 <rcl_guard_condition_init+0x7e>
 80189be:	4628      	mov	r0, r5
 80189c0:	f7fa ff66 	bl	8013890 <rcl_context_is_valid>
 80189c4:	b308      	cbz	r0, 8018a0a <rcl_guard_condition_init+0x82>
 80189c6:	9b01      	ldr	r3, [sp, #4]
 80189c8:	9905      	ldr	r1, [sp, #20]
 80189ca:	201c      	movs	r0, #28
 80189cc:	4798      	blx	r3
 80189ce:	4607      	mov	r7, r0
 80189d0:	6060      	str	r0, [r4, #4]
 80189d2:	b310      	cbz	r0, 8018a1a <rcl_guard_condition_init+0x92>
 80189d4:	6828      	ldr	r0, [r5, #0]
 80189d6:	3028      	adds	r0, #40	@ 0x28
 80189d8:	f000 f9ac 	bl	8018d34 <rmw_create_guard_condition>
 80189dc:	6038      	str	r0, [r7, #0]
 80189de:	6860      	ldr	r0, [r4, #4]
 80189e0:	6805      	ldr	r5, [r0, #0]
 80189e2:	b1a5      	cbz	r5, 8018a0e <rcl_guard_condition_init+0x86>
 80189e4:	2301      	movs	r3, #1
 80189e6:	ac01      	add	r4, sp, #4
 80189e8:	7103      	strb	r3, [r0, #4]
 80189ea:	f100 0708 	add.w	r7, r0, #8
 80189ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80189f0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80189f2:	6823      	ldr	r3, [r4, #0]
 80189f4:	603b      	str	r3, [r7, #0]
 80189f6:	e000      	b.n	80189fa <rcl_guard_condition_init+0x72>
 80189f8:	2664      	movs	r6, #100	@ 0x64
 80189fa:	4630      	mov	r0, r6
 80189fc:	b007      	add	sp, #28
 80189fe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8018a02:	b002      	add	sp, #8
 8018a04:	4770      	bx	lr
 8018a06:	260b      	movs	r6, #11
 8018a08:	e7f7      	b.n	80189fa <rcl_guard_condition_init+0x72>
 8018a0a:	2665      	movs	r6, #101	@ 0x65
 8018a0c:	e7f5      	b.n	80189fa <rcl_guard_condition_init+0x72>
 8018a0e:	9b02      	ldr	r3, [sp, #8]
 8018a10:	9905      	ldr	r1, [sp, #20]
 8018a12:	4798      	blx	r3
 8018a14:	2601      	movs	r6, #1
 8018a16:	6065      	str	r5, [r4, #4]
 8018a18:	e7ef      	b.n	80189fa <rcl_guard_condition_init+0x72>
 8018a1a:	260a      	movs	r6, #10
 8018a1c:	e7ed      	b.n	80189fa <rcl_guard_condition_init+0x72>
 8018a1e:	bf00      	nop

08018a20 <rcl_guard_condition_init_from_rmw>:
 8018a20:	b082      	sub	sp, #8
 8018a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a26:	b086      	sub	sp, #24
 8018a28:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8018a2c:	4604      	mov	r4, r0
 8018a2e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8018a32:	460e      	mov	r6, r1
 8018a34:	4617      	mov	r7, r2
 8018a36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a3a:	f10d 0e04 	add.w	lr, sp, #4
 8018a3e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018a42:	f8dc 3000 	ldr.w	r3, [ip]
 8018a46:	f8ce 3000 	str.w	r3, [lr]
 8018a4a:	a801      	add	r0, sp, #4
 8018a4c:	f7f4 fc32 	bl	800d2b4 <rcutils_allocator_is_valid>
 8018a50:	b350      	cbz	r0, 8018aa8 <rcl_guard_condition_init_from_rmw+0x88>
 8018a52:	b34c      	cbz	r4, 8018aa8 <rcl_guard_condition_init_from_rmw+0x88>
 8018a54:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018a58:	f1b8 0f00 	cmp.w	r8, #0
 8018a5c:	d11e      	bne.n	8018a9c <rcl_guard_condition_init_from_rmw+0x7c>
 8018a5e:	b31f      	cbz	r7, 8018aa8 <rcl_guard_condition_init_from_rmw+0x88>
 8018a60:	4638      	mov	r0, r7
 8018a62:	f7fa ff15 	bl	8013890 <rcl_context_is_valid>
 8018a66:	b328      	cbz	r0, 8018ab4 <rcl_guard_condition_init_from_rmw+0x94>
 8018a68:	9b01      	ldr	r3, [sp, #4]
 8018a6a:	9905      	ldr	r1, [sp, #20]
 8018a6c:	201c      	movs	r0, #28
 8018a6e:	4798      	blx	r3
 8018a70:	4605      	mov	r5, r0
 8018a72:	6060      	str	r0, [r4, #4]
 8018a74:	b358      	cbz	r0, 8018ace <rcl_guard_condition_init_from_rmw+0xae>
 8018a76:	b1fe      	cbz	r6, 8018ab8 <rcl_guard_condition_init_from_rmw+0x98>
 8018a78:	6006      	str	r6, [r0, #0]
 8018a7a:	f880 8004 	strb.w	r8, [r0, #4]
 8018a7e:	ac01      	add	r4, sp, #4
 8018a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018a82:	f105 0c08 	add.w	ip, r5, #8
 8018a86:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a8a:	6823      	ldr	r3, [r4, #0]
 8018a8c:	f8cc 3000 	str.w	r3, [ip]
 8018a90:	2000      	movs	r0, #0
 8018a92:	b006      	add	sp, #24
 8018a94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a98:	b002      	add	sp, #8
 8018a9a:	4770      	bx	lr
 8018a9c:	2064      	movs	r0, #100	@ 0x64
 8018a9e:	b006      	add	sp, #24
 8018aa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018aa4:	b002      	add	sp, #8
 8018aa6:	4770      	bx	lr
 8018aa8:	200b      	movs	r0, #11
 8018aaa:	b006      	add	sp, #24
 8018aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ab0:	b002      	add	sp, #8
 8018ab2:	4770      	bx	lr
 8018ab4:	2065      	movs	r0, #101	@ 0x65
 8018ab6:	e7f2      	b.n	8018a9e <rcl_guard_condition_init_from_rmw+0x7e>
 8018ab8:	6838      	ldr	r0, [r7, #0]
 8018aba:	3028      	adds	r0, #40	@ 0x28
 8018abc:	f000 f93a 	bl	8018d34 <rmw_create_guard_condition>
 8018ac0:	6028      	str	r0, [r5, #0]
 8018ac2:	6865      	ldr	r5, [r4, #4]
 8018ac4:	682e      	ldr	r6, [r5, #0]
 8018ac6:	b126      	cbz	r6, 8018ad2 <rcl_guard_condition_init_from_rmw+0xb2>
 8018ac8:	2301      	movs	r3, #1
 8018aca:	712b      	strb	r3, [r5, #4]
 8018acc:	e7d7      	b.n	8018a7e <rcl_guard_condition_init_from_rmw+0x5e>
 8018ace:	200a      	movs	r0, #10
 8018ad0:	e7e5      	b.n	8018a9e <rcl_guard_condition_init_from_rmw+0x7e>
 8018ad2:	4628      	mov	r0, r5
 8018ad4:	9b02      	ldr	r3, [sp, #8]
 8018ad6:	9905      	ldr	r1, [sp, #20]
 8018ad8:	4798      	blx	r3
 8018ada:	6066      	str	r6, [r4, #4]
 8018adc:	2001      	movs	r0, #1
 8018ade:	e7de      	b.n	8018a9e <rcl_guard_condition_init_from_rmw+0x7e>

08018ae0 <rcl_guard_condition_fini>:
 8018ae0:	b570      	push	{r4, r5, r6, lr}
 8018ae2:	b082      	sub	sp, #8
 8018ae4:	b1f0      	cbz	r0, 8018b24 <rcl_guard_condition_fini+0x44>
 8018ae6:	6843      	ldr	r3, [r0, #4]
 8018ae8:	4604      	mov	r4, r0
 8018aea:	b163      	cbz	r3, 8018b06 <rcl_guard_condition_fini+0x26>
 8018aec:	6818      	ldr	r0, [r3, #0]
 8018aee:	68de      	ldr	r6, [r3, #12]
 8018af0:	6999      	ldr	r1, [r3, #24]
 8018af2:	b160      	cbz	r0, 8018b0e <rcl_guard_condition_fini+0x2e>
 8018af4:	791d      	ldrb	r5, [r3, #4]
 8018af6:	b965      	cbnz	r5, 8018b12 <rcl_guard_condition_fini+0x32>
 8018af8:	4618      	mov	r0, r3
 8018afa:	47b0      	blx	r6
 8018afc:	2300      	movs	r3, #0
 8018afe:	4628      	mov	r0, r5
 8018b00:	6063      	str	r3, [r4, #4]
 8018b02:	b002      	add	sp, #8
 8018b04:	bd70      	pop	{r4, r5, r6, pc}
 8018b06:	461d      	mov	r5, r3
 8018b08:	4628      	mov	r0, r5
 8018b0a:	b002      	add	sp, #8
 8018b0c:	bd70      	pop	{r4, r5, r6, pc}
 8018b0e:	4605      	mov	r5, r0
 8018b10:	e7f2      	b.n	8018af8 <rcl_guard_condition_fini+0x18>
 8018b12:	9101      	str	r1, [sp, #4]
 8018b14:	f000 f922 	bl	8018d5c <rmw_destroy_guard_condition>
 8018b18:	1e05      	subs	r5, r0, #0
 8018b1a:	6863      	ldr	r3, [r4, #4]
 8018b1c:	9901      	ldr	r1, [sp, #4]
 8018b1e:	bf18      	it	ne
 8018b20:	2501      	movne	r5, #1
 8018b22:	e7e9      	b.n	8018af8 <rcl_guard_condition_fini+0x18>
 8018b24:	250b      	movs	r5, #11
 8018b26:	4628      	mov	r0, r5
 8018b28:	b002      	add	sp, #8
 8018b2a:	bd70      	pop	{r4, r5, r6, pc}

08018b2c <rcl_guard_condition_get_default_options>:
 8018b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018b2e:	b087      	sub	sp, #28
 8018b30:	4606      	mov	r6, r0
 8018b32:	4668      	mov	r0, sp
 8018b34:	f7f4 fbb0 	bl	800d298 <rcutils_get_default_allocator>
 8018b38:	4b09      	ldr	r3, [pc, #36]	@ (8018b60 <rcl_guard_condition_get_default_options+0x34>)
 8018b3a:	46ee      	mov	lr, sp
 8018b3c:	469c      	mov	ip, r3
 8018b3e:	461d      	mov	r5, r3
 8018b40:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018b44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b4a:	4634      	mov	r4, r6
 8018b4c:	f8de 7000 	ldr.w	r7, [lr]
 8018b50:	f8cc 7000 	str.w	r7, [ip]
 8018b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b56:	4630      	mov	r0, r6
 8018b58:	6027      	str	r7, [r4, #0]
 8018b5a:	b007      	add	sp, #28
 8018b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018b5e:	bf00      	nop
 8018b60:	2000afe0 	.word	0x2000afe0

08018b64 <rcl_trigger_guard_condition>:
 8018b64:	b148      	cbz	r0, 8018b7a <rcl_trigger_guard_condition+0x16>
 8018b66:	b508      	push	{r3, lr}
 8018b68:	6843      	ldr	r3, [r0, #4]
 8018b6a:	b143      	cbz	r3, 8018b7e <rcl_trigger_guard_condition+0x1a>
 8018b6c:	6818      	ldr	r0, [r3, #0]
 8018b6e:	f000 f909 	bl	8018d84 <rmw_trigger_guard_condition>
 8018b72:	3800      	subs	r0, #0
 8018b74:	bf18      	it	ne
 8018b76:	2001      	movne	r0, #1
 8018b78:	bd08      	pop	{r3, pc}
 8018b7a:	200b      	movs	r0, #11
 8018b7c:	4770      	bx	lr
 8018b7e:	200b      	movs	r0, #11
 8018b80:	bd08      	pop	{r3, pc}
 8018b82:	bf00      	nop

08018b84 <rcl_guard_condition_get_rmw_handle>:
 8018b84:	b110      	cbz	r0, 8018b8c <rcl_guard_condition_get_rmw_handle+0x8>
 8018b86:	6840      	ldr	r0, [r0, #4]
 8018b88:	b100      	cbz	r0, 8018b8c <rcl_guard_condition_get_rmw_handle+0x8>
 8018b8a:	6800      	ldr	r0, [r0, #0]
 8018b8c:	4770      	bx	lr
 8018b8e:	bf00      	nop

08018b90 <rcl_validate_topic_name>:
 8018b90:	2800      	cmp	r0, #0
 8018b92:	d07a      	beq.n	8018c8a <rcl_validate_topic_name+0xfa>
 8018b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b98:	460e      	mov	r6, r1
 8018b9a:	2900      	cmp	r1, #0
 8018b9c:	d07c      	beq.n	8018c98 <rcl_validate_topic_name+0x108>
 8018b9e:	4617      	mov	r7, r2
 8018ba0:	4605      	mov	r5, r0
 8018ba2:	f7e7 fb47 	bl	8000234 <strlen>
 8018ba6:	b1b0      	cbz	r0, 8018bd6 <rcl_validate_topic_name+0x46>
 8018ba8:	f895 9000 	ldrb.w	r9, [r5]
 8018bac:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8018d30 <rcl_validate_topic_name+0x1a0>
 8018bb0:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8018bb4:	f013 0304 	ands.w	r3, r3, #4
 8018bb8:	d169      	bne.n	8018c8e <rcl_validate_topic_name+0xfe>
 8018bba:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8018bbe:	f815 2008 	ldrb.w	r2, [r5, r8]
 8018bc2:	2a2f      	cmp	r2, #47	@ 0x2f
 8018bc4:	d10e      	bne.n	8018be4 <rcl_validate_topic_name+0x54>
 8018bc6:	2202      	movs	r2, #2
 8018bc8:	6032      	str	r2, [r6, #0]
 8018bca:	b36f      	cbz	r7, 8018c28 <rcl_validate_topic_name+0x98>
 8018bcc:	f8c7 8000 	str.w	r8, [r7]
 8018bd0:	4618      	mov	r0, r3
 8018bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018bd6:	2301      	movs	r3, #1
 8018bd8:	6033      	str	r3, [r6, #0]
 8018bda:	b32f      	cbz	r7, 8018c28 <rcl_validate_topic_name+0x98>
 8018bdc:	2000      	movs	r0, #0
 8018bde:	6038      	str	r0, [r7, #0]
 8018be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018be4:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8018be8:	461c      	mov	r4, r3
 8018bea:	4619      	mov	r1, r3
 8018bec:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8018bf0:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8018bf4:	f1be 0f09 	cmp.w	lr, #9
 8018bf8:	d919      	bls.n	8018c2e <rcl_validate_topic_name+0x9e>
 8018bfa:	f022 0e20 	bic.w	lr, r2, #32
 8018bfe:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8018c02:	f1be 0f19 	cmp.w	lr, #25
 8018c06:	d912      	bls.n	8018c2e <rcl_validate_topic_name+0x9e>
 8018c08:	2a5f      	cmp	r2, #95	@ 0x5f
 8018c0a:	d019      	beq.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018c0c:	2a2f      	cmp	r2, #47	@ 0x2f
 8018c0e:	d051      	beq.n	8018cb4 <rcl_validate_topic_name+0x124>
 8018c10:	2a7e      	cmp	r2, #126	@ 0x7e
 8018c12:	d048      	beq.n	8018ca6 <rcl_validate_topic_name+0x116>
 8018c14:	2a7b      	cmp	r2, #123	@ 0x7b
 8018c16:	d054      	beq.n	8018cc2 <rcl_validate_topic_name+0x132>
 8018c18:	2a7d      	cmp	r2, #125	@ 0x7d
 8018c1a:	d161      	bne.n	8018ce0 <rcl_validate_topic_name+0x150>
 8018c1c:	2c00      	cmp	r4, #0
 8018c1e:	d155      	bne.n	8018ccc <rcl_validate_topic_name+0x13c>
 8018c20:	2305      	movs	r3, #5
 8018c22:	6033      	str	r3, [r6, #0]
 8018c24:	b107      	cbz	r7, 8018c28 <rcl_validate_topic_name+0x98>
 8018c26:	6039      	str	r1, [r7, #0]
 8018c28:	2000      	movs	r0, #0
 8018c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c2e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018c32:	0752      	lsls	r2, r2, #29
 8018c34:	d504      	bpl.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018c36:	b11c      	cbz	r4, 8018c40 <rcl_validate_topic_name+0xb0>
 8018c38:	b111      	cbz	r1, 8018c40 <rcl_validate_topic_name+0xb0>
 8018c3a:	1e4a      	subs	r2, r1, #1
 8018c3c:	429a      	cmp	r2, r3
 8018c3e:	d02d      	beq.n	8018c9c <rcl_validate_topic_name+0x10c>
 8018c40:	3101      	adds	r1, #1
 8018c42:	4288      	cmp	r0, r1
 8018c44:	d1d2      	bne.n	8018bec <rcl_validate_topic_name+0x5c>
 8018c46:	2c00      	cmp	r4, #0
 8018c48:	d145      	bne.n	8018cd6 <rcl_validate_topic_name+0x146>
 8018c4a:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8018c4e:	d04f      	beq.n	8018cf0 <rcl_validate_topic_name+0x160>
 8018c50:	4620      	mov	r0, r4
 8018c52:	2301      	movs	r3, #1
 8018c54:	e006      	b.n	8018c64 <rcl_validate_topic_name+0xd4>
 8018c56:	428b      	cmp	r3, r1
 8018c58:	f105 0501 	add.w	r5, r5, #1
 8018c5c:	f103 0201 	add.w	r2, r3, #1
 8018c60:	d236      	bcs.n	8018cd0 <rcl_validate_topic_name+0x140>
 8018c62:	4613      	mov	r3, r2
 8018c64:	4580      	cmp	r8, r0
 8018c66:	f100 0001 	add.w	r0, r0, #1
 8018c6a:	d0f4      	beq.n	8018c56 <rcl_validate_topic_name+0xc6>
 8018c6c:	782a      	ldrb	r2, [r5, #0]
 8018c6e:	2a2f      	cmp	r2, #47	@ 0x2f
 8018c70:	d1f1      	bne.n	8018c56 <rcl_validate_topic_name+0xc6>
 8018c72:	786a      	ldrb	r2, [r5, #1]
 8018c74:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018c78:	0754      	lsls	r4, r2, #29
 8018c7a:	d5ec      	bpl.n	8018c56 <rcl_validate_topic_name+0xc6>
 8018c7c:	2204      	movs	r2, #4
 8018c7e:	6032      	str	r2, [r6, #0]
 8018c80:	2f00      	cmp	r7, #0
 8018c82:	d0d1      	beq.n	8018c28 <rcl_validate_topic_name+0x98>
 8018c84:	603b      	str	r3, [r7, #0]
 8018c86:	2000      	movs	r0, #0
 8018c88:	e7aa      	b.n	8018be0 <rcl_validate_topic_name+0x50>
 8018c8a:	200b      	movs	r0, #11
 8018c8c:	4770      	bx	lr
 8018c8e:	2304      	movs	r3, #4
 8018c90:	6033      	str	r3, [r6, #0]
 8018c92:	2f00      	cmp	r7, #0
 8018c94:	d1a2      	bne.n	8018bdc <rcl_validate_topic_name+0x4c>
 8018c96:	e7c7      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018c98:	200b      	movs	r0, #11
 8018c9a:	e7a1      	b.n	8018be0 <rcl_validate_topic_name+0x50>
 8018c9c:	2309      	movs	r3, #9
 8018c9e:	6033      	str	r3, [r6, #0]
 8018ca0:	2f00      	cmp	r7, #0
 8018ca2:	d1c0      	bne.n	8018c26 <rcl_validate_topic_name+0x96>
 8018ca4:	e7c0      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018ca6:	2900      	cmp	r1, #0
 8018ca8:	d0ca      	beq.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018caa:	2306      	movs	r3, #6
 8018cac:	6033      	str	r3, [r6, #0]
 8018cae:	2f00      	cmp	r7, #0
 8018cb0:	d1b9      	bne.n	8018c26 <rcl_validate_topic_name+0x96>
 8018cb2:	e7b9      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018cb4:	2c00      	cmp	r4, #0
 8018cb6:	d0c3      	beq.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018cb8:	2308      	movs	r3, #8
 8018cba:	6033      	str	r3, [r6, #0]
 8018cbc:	2f00      	cmp	r7, #0
 8018cbe:	d1b2      	bne.n	8018c26 <rcl_validate_topic_name+0x96>
 8018cc0:	e7b2      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018cc2:	2c00      	cmp	r4, #0
 8018cc4:	d1f8      	bne.n	8018cb8 <rcl_validate_topic_name+0x128>
 8018cc6:	460b      	mov	r3, r1
 8018cc8:	2401      	movs	r4, #1
 8018cca:	e7b9      	b.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018ccc:	2400      	movs	r4, #0
 8018cce:	e7b7      	b.n	8018c40 <rcl_validate_topic_name+0xb0>
 8018cd0:	2000      	movs	r0, #0
 8018cd2:	6030      	str	r0, [r6, #0]
 8018cd4:	e784      	b.n	8018be0 <rcl_validate_topic_name+0x50>
 8018cd6:	2205      	movs	r2, #5
 8018cd8:	6032      	str	r2, [r6, #0]
 8018cda:	2f00      	cmp	r7, #0
 8018cdc:	d1d2      	bne.n	8018c84 <rcl_validate_topic_name+0xf4>
 8018cde:	e7a3      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018ce0:	2c00      	cmp	r4, #0
 8018ce2:	bf14      	ite	ne
 8018ce4:	2308      	movne	r3, #8
 8018ce6:	2303      	moveq	r3, #3
 8018ce8:	6033      	str	r3, [r6, #0]
 8018cea:	2f00      	cmp	r7, #0
 8018cec:	d19b      	bne.n	8018c26 <rcl_validate_topic_name+0x96>
 8018cee:	e79b      	b.n	8018c28 <rcl_validate_topic_name+0x98>
 8018cf0:	2301      	movs	r3, #1
 8018cf2:	e00a      	b.n	8018d0a <rcl_validate_topic_name+0x17a>
 8018cf4:	2c01      	cmp	r4, #1
 8018cf6:	d013      	beq.n	8018d20 <rcl_validate_topic_name+0x190>
 8018cf8:	4299      	cmp	r1, r3
 8018cfa:	f104 0401 	add.w	r4, r4, #1
 8018cfe:	f105 0501 	add.w	r5, r5, #1
 8018d02:	f103 0201 	add.w	r2, r3, #1
 8018d06:	d9e3      	bls.n	8018cd0 <rcl_validate_topic_name+0x140>
 8018d08:	4613      	mov	r3, r2
 8018d0a:	45a0      	cmp	r8, r4
 8018d0c:	d0f4      	beq.n	8018cf8 <rcl_validate_topic_name+0x168>
 8018d0e:	782a      	ldrb	r2, [r5, #0]
 8018d10:	2a2f      	cmp	r2, #47	@ 0x2f
 8018d12:	d1ef      	bne.n	8018cf4 <rcl_validate_topic_name+0x164>
 8018d14:	786a      	ldrb	r2, [r5, #1]
 8018d16:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018d1a:	0752      	lsls	r2, r2, #29
 8018d1c:	d5ec      	bpl.n	8018cf8 <rcl_validate_topic_name+0x168>
 8018d1e:	e7ad      	b.n	8018c7c <rcl_validate_topic_name+0xec>
 8018d20:	2307      	movs	r3, #7
 8018d22:	6033      	str	r3, [r6, #0]
 8018d24:	2f00      	cmp	r7, #0
 8018d26:	f43f af7f 	beq.w	8018c28 <rcl_validate_topic_name+0x98>
 8018d2a:	603c      	str	r4, [r7, #0]
 8018d2c:	2000      	movs	r0, #0
 8018d2e:	e757      	b.n	8018be0 <rcl_validate_topic_name+0x50>
 8018d30:	0801b3af 	.word	0x0801b3af

08018d34 <rmw_create_guard_condition>:
 8018d34:	b538      	push	{r3, r4, r5, lr}
 8018d36:	4605      	mov	r5, r0
 8018d38:	4807      	ldr	r0, [pc, #28]	@ (8018d58 <rmw_create_guard_condition+0x24>)
 8018d3a:	f7fd ff41 	bl	8016bc0 <get_memory>
 8018d3e:	b148      	cbz	r0, 8018d54 <rmw_create_guard_condition+0x20>
 8018d40:	6884      	ldr	r4, [r0, #8]
 8018d42:	2300      	movs	r3, #0
 8018d44:	7423      	strb	r3, [r4, #16]
 8018d46:	61e5      	str	r5, [r4, #28]
 8018d48:	f7fd ffa2 	bl	8016c90 <rmw_get_implementation_identifier>
 8018d4c:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018d50:	f104 0014 	add.w	r0, r4, #20
 8018d54:	bd38      	pop	{r3, r4, r5, pc}
 8018d56:	bf00      	nop
 8018d58:	2000ae7c 	.word	0x2000ae7c

08018d5c <rmw_destroy_guard_condition>:
 8018d5c:	b508      	push	{r3, lr}
 8018d5e:	4b08      	ldr	r3, [pc, #32]	@ (8018d80 <rmw_destroy_guard_condition+0x24>)
 8018d60:	6819      	ldr	r1, [r3, #0]
 8018d62:	b911      	cbnz	r1, 8018d6a <rmw_destroy_guard_condition+0xe>
 8018d64:	e00a      	b.n	8018d7c <rmw_destroy_guard_condition+0x20>
 8018d66:	6849      	ldr	r1, [r1, #4]
 8018d68:	b141      	cbz	r1, 8018d7c <rmw_destroy_guard_condition+0x20>
 8018d6a:	688b      	ldr	r3, [r1, #8]
 8018d6c:	3314      	adds	r3, #20
 8018d6e:	4298      	cmp	r0, r3
 8018d70:	d1f9      	bne.n	8018d66 <rmw_destroy_guard_condition+0xa>
 8018d72:	4803      	ldr	r0, [pc, #12]	@ (8018d80 <rmw_destroy_guard_condition+0x24>)
 8018d74:	f7fd ff34 	bl	8016be0 <put_memory>
 8018d78:	2000      	movs	r0, #0
 8018d7a:	bd08      	pop	{r3, pc}
 8018d7c:	2001      	movs	r0, #1
 8018d7e:	bd08      	pop	{r3, pc}
 8018d80:	2000ae7c 	.word	0x2000ae7c

08018d84 <rmw_trigger_guard_condition>:
 8018d84:	b160      	cbz	r0, 8018da0 <rmw_trigger_guard_condition+0x1c>
 8018d86:	b510      	push	{r4, lr}
 8018d88:	4604      	mov	r4, r0
 8018d8a:	6800      	ldr	r0, [r0, #0]
 8018d8c:	f7f5 fcc6 	bl	800e71c <is_uxrce_rmw_identifier_valid>
 8018d90:	b908      	cbnz	r0, 8018d96 <rmw_trigger_guard_condition+0x12>
 8018d92:	2001      	movs	r0, #1
 8018d94:	bd10      	pop	{r4, pc}
 8018d96:	6863      	ldr	r3, [r4, #4]
 8018d98:	2201      	movs	r2, #1
 8018d9a:	741a      	strb	r2, [r3, #16]
 8018d9c:	2000      	movs	r0, #0
 8018d9e:	bd10      	pop	{r4, pc}
 8018da0:	2001      	movs	r0, #1
 8018da2:	4770      	bx	lr

08018da4 <rosidl_runtime_c__String__init>:
 8018da4:	b510      	push	{r4, lr}
 8018da6:	4604      	mov	r4, r0
 8018da8:	b086      	sub	sp, #24
 8018daa:	b170      	cbz	r0, 8018dca <rosidl_runtime_c__String__init+0x26>
 8018dac:	a801      	add	r0, sp, #4
 8018dae:	f7f4 fa73 	bl	800d298 <rcutils_get_default_allocator>
 8018db2:	9b01      	ldr	r3, [sp, #4]
 8018db4:	9905      	ldr	r1, [sp, #20]
 8018db6:	2001      	movs	r0, #1
 8018db8:	4798      	blx	r3
 8018dba:	6020      	str	r0, [r4, #0]
 8018dbc:	b128      	cbz	r0, 8018dca <rosidl_runtime_c__String__init+0x26>
 8018dbe:	2100      	movs	r1, #0
 8018dc0:	2201      	movs	r2, #1
 8018dc2:	7001      	strb	r1, [r0, #0]
 8018dc4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8018dc8:	4610      	mov	r0, r2
 8018dca:	b006      	add	sp, #24
 8018dcc:	bd10      	pop	{r4, pc}
 8018dce:	bf00      	nop

08018dd0 <rosidl_runtime_c__String__fini>:
 8018dd0:	b320      	cbz	r0, 8018e1c <rosidl_runtime_c__String__fini+0x4c>
 8018dd2:	b510      	push	{r4, lr}
 8018dd4:	6803      	ldr	r3, [r0, #0]
 8018dd6:	b086      	sub	sp, #24
 8018dd8:	4604      	mov	r4, r0
 8018dda:	b173      	cbz	r3, 8018dfa <rosidl_runtime_c__String__fini+0x2a>
 8018ddc:	6883      	ldr	r3, [r0, #8]
 8018dde:	b1f3      	cbz	r3, 8018e1e <rosidl_runtime_c__String__fini+0x4e>
 8018de0:	a801      	add	r0, sp, #4
 8018de2:	f7f4 fa59 	bl	800d298 <rcutils_get_default_allocator>
 8018de6:	9b02      	ldr	r3, [sp, #8]
 8018de8:	9905      	ldr	r1, [sp, #20]
 8018dea:	6820      	ldr	r0, [r4, #0]
 8018dec:	4798      	blx	r3
 8018dee:	2300      	movs	r3, #0
 8018df0:	e9c4 3300 	strd	r3, r3, [r4]
 8018df4:	60a3      	str	r3, [r4, #8]
 8018df6:	b006      	add	sp, #24
 8018df8:	bd10      	pop	{r4, pc}
 8018dfa:	6843      	ldr	r3, [r0, #4]
 8018dfc:	b9db      	cbnz	r3, 8018e36 <rosidl_runtime_c__String__fini+0x66>
 8018dfe:	6883      	ldr	r3, [r0, #8]
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	d0f8      	beq.n	8018df6 <rosidl_runtime_c__String__fini+0x26>
 8018e04:	4b12      	ldr	r3, [pc, #72]	@ (8018e50 <rosidl_runtime_c__String__fini+0x80>)
 8018e06:	4813      	ldr	r0, [pc, #76]	@ (8018e54 <rosidl_runtime_c__String__fini+0x84>)
 8018e08:	681b      	ldr	r3, [r3, #0]
 8018e0a:	2251      	movs	r2, #81	@ 0x51
 8018e0c:	68db      	ldr	r3, [r3, #12]
 8018e0e:	2101      	movs	r1, #1
 8018e10:	f000 fb82 	bl	8019518 <fwrite>
 8018e14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e18:	f000 f83e 	bl	8018e98 <exit>
 8018e1c:	4770      	bx	lr
 8018e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8018e50 <rosidl_runtime_c__String__fini+0x80>)
 8018e20:	480d      	ldr	r0, [pc, #52]	@ (8018e58 <rosidl_runtime_c__String__fini+0x88>)
 8018e22:	681b      	ldr	r3, [r3, #0]
 8018e24:	224c      	movs	r2, #76	@ 0x4c
 8018e26:	68db      	ldr	r3, [r3, #12]
 8018e28:	2101      	movs	r1, #1
 8018e2a:	f000 fb75 	bl	8019518 <fwrite>
 8018e2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e32:	f000 f831 	bl	8018e98 <exit>
 8018e36:	4b06      	ldr	r3, [pc, #24]	@ (8018e50 <rosidl_runtime_c__String__fini+0x80>)
 8018e38:	4808      	ldr	r0, [pc, #32]	@ (8018e5c <rosidl_runtime_c__String__fini+0x8c>)
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	224e      	movs	r2, #78	@ 0x4e
 8018e3e:	68db      	ldr	r3, [r3, #12]
 8018e40:	2101      	movs	r1, #1
 8018e42:	f000 fb69 	bl	8019518 <fwrite>
 8018e46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e4a:	f000 f825 	bl	8018e98 <exit>
 8018e4e:	bf00      	nop
 8018e50:	200002ac 	.word	0x200002ac
 8018e54:	0801aec8 	.word	0x0801aec8
 8018e58:	0801ae28 	.word	0x0801ae28
 8018e5c:	0801ae78 	.word	0x0801ae78

08018e60 <calloc>:
 8018e60:	4b02      	ldr	r3, [pc, #8]	@ (8018e6c <calloc+0xc>)
 8018e62:	460a      	mov	r2, r1
 8018e64:	4601      	mov	r1, r0
 8018e66:	6818      	ldr	r0, [r3, #0]
 8018e68:	f000 b802 	b.w	8018e70 <_calloc_r>
 8018e6c:	200002ac 	.word	0x200002ac

08018e70 <_calloc_r>:
 8018e70:	b570      	push	{r4, r5, r6, lr}
 8018e72:	fba1 5402 	umull	r5, r4, r1, r2
 8018e76:	b934      	cbnz	r4, 8018e86 <_calloc_r+0x16>
 8018e78:	4629      	mov	r1, r5
 8018e7a:	f000 f899 	bl	8018fb0 <_malloc_r>
 8018e7e:	4606      	mov	r6, r0
 8018e80:	b928      	cbnz	r0, 8018e8e <_calloc_r+0x1e>
 8018e82:	4630      	mov	r0, r6
 8018e84:	bd70      	pop	{r4, r5, r6, pc}
 8018e86:	220c      	movs	r2, #12
 8018e88:	6002      	str	r2, [r0, #0]
 8018e8a:	2600      	movs	r6, #0
 8018e8c:	e7f9      	b.n	8018e82 <_calloc_r+0x12>
 8018e8e:	462a      	mov	r2, r5
 8018e90:	4621      	mov	r1, r4
 8018e92:	f000 fcd5 	bl	8019840 <memset>
 8018e96:	e7f4      	b.n	8018e82 <_calloc_r+0x12>

08018e98 <exit>:
 8018e98:	b508      	push	{r3, lr}
 8018e9a:	4b06      	ldr	r3, [pc, #24]	@ (8018eb4 <exit+0x1c>)
 8018e9c:	4604      	mov	r4, r0
 8018e9e:	b113      	cbz	r3, 8018ea6 <exit+0xe>
 8018ea0:	2100      	movs	r1, #0
 8018ea2:	f3af 8000 	nop.w
 8018ea6:	4b04      	ldr	r3, [pc, #16]	@ (8018eb8 <exit+0x20>)
 8018ea8:	681b      	ldr	r3, [r3, #0]
 8018eaa:	b103      	cbz	r3, 8018eae <exit+0x16>
 8018eac:	4798      	blx	r3
 8018eae:	4620      	mov	r0, r4
 8018eb0:	f7e9 fb4a 	bl	8002548 <_exit>
 8018eb4:	00000000 	.word	0x00000000
 8018eb8:	2000b134 	.word	0x2000b134

08018ebc <getenv>:
 8018ebc:	b507      	push	{r0, r1, r2, lr}
 8018ebe:	4b04      	ldr	r3, [pc, #16]	@ (8018ed0 <getenv+0x14>)
 8018ec0:	4601      	mov	r1, r0
 8018ec2:	aa01      	add	r2, sp, #4
 8018ec4:	6818      	ldr	r0, [r3, #0]
 8018ec6:	f000 f805 	bl	8018ed4 <_findenv_r>
 8018eca:	b003      	add	sp, #12
 8018ecc:	f85d fb04 	ldr.w	pc, [sp], #4
 8018ed0:	200002ac 	.word	0x200002ac

08018ed4 <_findenv_r>:
 8018ed4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ed8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8018f48 <_findenv_r+0x74>
 8018edc:	4606      	mov	r6, r0
 8018ede:	4689      	mov	r9, r1
 8018ee0:	4617      	mov	r7, r2
 8018ee2:	f000 fda3 	bl	8019a2c <__env_lock>
 8018ee6:	f8da 4000 	ldr.w	r4, [sl]
 8018eea:	b134      	cbz	r4, 8018efa <_findenv_r+0x26>
 8018eec:	464b      	mov	r3, r9
 8018eee:	4698      	mov	r8, r3
 8018ef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018ef4:	b13a      	cbz	r2, 8018f06 <_findenv_r+0x32>
 8018ef6:	2a3d      	cmp	r2, #61	@ 0x3d
 8018ef8:	d1f9      	bne.n	8018eee <_findenv_r+0x1a>
 8018efa:	4630      	mov	r0, r6
 8018efc:	f000 fd9c 	bl	8019a38 <__env_unlock>
 8018f00:	2000      	movs	r0, #0
 8018f02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f06:	eba8 0809 	sub.w	r8, r8, r9
 8018f0a:	46a3      	mov	fp, r4
 8018f0c:	f854 0b04 	ldr.w	r0, [r4], #4
 8018f10:	2800      	cmp	r0, #0
 8018f12:	d0f2      	beq.n	8018efa <_findenv_r+0x26>
 8018f14:	4642      	mov	r2, r8
 8018f16:	4649      	mov	r1, r9
 8018f18:	f000 fca7 	bl	801986a <strncmp>
 8018f1c:	2800      	cmp	r0, #0
 8018f1e:	d1f4      	bne.n	8018f0a <_findenv_r+0x36>
 8018f20:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018f24:	eb03 0508 	add.w	r5, r3, r8
 8018f28:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018f2c:	2b3d      	cmp	r3, #61	@ 0x3d
 8018f2e:	d1ec      	bne.n	8018f0a <_findenv_r+0x36>
 8018f30:	f8da 3000 	ldr.w	r3, [sl]
 8018f34:	ebab 0303 	sub.w	r3, fp, r3
 8018f38:	109b      	asrs	r3, r3, #2
 8018f3a:	4630      	mov	r0, r6
 8018f3c:	603b      	str	r3, [r7, #0]
 8018f3e:	f000 fd7b 	bl	8019a38 <__env_unlock>
 8018f42:	1c68      	adds	r0, r5, #1
 8018f44:	e7dd      	b.n	8018f02 <_findenv_r+0x2e>
 8018f46:	bf00      	nop
 8018f48:	2000001c 	.word	0x2000001c

08018f4c <malloc>:
 8018f4c:	4b02      	ldr	r3, [pc, #8]	@ (8018f58 <malloc+0xc>)
 8018f4e:	4601      	mov	r1, r0
 8018f50:	6818      	ldr	r0, [r3, #0]
 8018f52:	f000 b82d 	b.w	8018fb0 <_malloc_r>
 8018f56:	bf00      	nop
 8018f58:	200002ac 	.word	0x200002ac

08018f5c <free>:
 8018f5c:	4b02      	ldr	r3, [pc, #8]	@ (8018f68 <free+0xc>)
 8018f5e:	4601      	mov	r1, r0
 8018f60:	6818      	ldr	r0, [r3, #0]
 8018f62:	f000 bd6f 	b.w	8019a44 <_free_r>
 8018f66:	bf00      	nop
 8018f68:	200002ac 	.word	0x200002ac

08018f6c <sbrk_aligned>:
 8018f6c:	b570      	push	{r4, r5, r6, lr}
 8018f6e:	4e0f      	ldr	r6, [pc, #60]	@ (8018fac <sbrk_aligned+0x40>)
 8018f70:	460c      	mov	r4, r1
 8018f72:	6831      	ldr	r1, [r6, #0]
 8018f74:	4605      	mov	r5, r0
 8018f76:	b911      	cbnz	r1, 8018f7e <sbrk_aligned+0x12>
 8018f78:	f000 fcd4 	bl	8019924 <_sbrk_r>
 8018f7c:	6030      	str	r0, [r6, #0]
 8018f7e:	4621      	mov	r1, r4
 8018f80:	4628      	mov	r0, r5
 8018f82:	f000 fccf 	bl	8019924 <_sbrk_r>
 8018f86:	1c43      	adds	r3, r0, #1
 8018f88:	d103      	bne.n	8018f92 <sbrk_aligned+0x26>
 8018f8a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018f8e:	4620      	mov	r0, r4
 8018f90:	bd70      	pop	{r4, r5, r6, pc}
 8018f92:	1cc4      	adds	r4, r0, #3
 8018f94:	f024 0403 	bic.w	r4, r4, #3
 8018f98:	42a0      	cmp	r0, r4
 8018f9a:	d0f8      	beq.n	8018f8e <sbrk_aligned+0x22>
 8018f9c:	1a21      	subs	r1, r4, r0
 8018f9e:	4628      	mov	r0, r5
 8018fa0:	f000 fcc0 	bl	8019924 <_sbrk_r>
 8018fa4:	3001      	adds	r0, #1
 8018fa6:	d1f2      	bne.n	8018f8e <sbrk_aligned+0x22>
 8018fa8:	e7ef      	b.n	8018f8a <sbrk_aligned+0x1e>
 8018faa:	bf00      	nop
 8018fac:	2000aff4 	.word	0x2000aff4

08018fb0 <_malloc_r>:
 8018fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018fb4:	1ccd      	adds	r5, r1, #3
 8018fb6:	f025 0503 	bic.w	r5, r5, #3
 8018fba:	3508      	adds	r5, #8
 8018fbc:	2d0c      	cmp	r5, #12
 8018fbe:	bf38      	it	cc
 8018fc0:	250c      	movcc	r5, #12
 8018fc2:	2d00      	cmp	r5, #0
 8018fc4:	4606      	mov	r6, r0
 8018fc6:	db01      	blt.n	8018fcc <_malloc_r+0x1c>
 8018fc8:	42a9      	cmp	r1, r5
 8018fca:	d904      	bls.n	8018fd6 <_malloc_r+0x26>
 8018fcc:	230c      	movs	r3, #12
 8018fce:	6033      	str	r3, [r6, #0]
 8018fd0:	2000      	movs	r0, #0
 8018fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018fd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80190ac <_malloc_r+0xfc>
 8018fda:	f000 f869 	bl	80190b0 <__malloc_lock>
 8018fde:	f8d8 3000 	ldr.w	r3, [r8]
 8018fe2:	461c      	mov	r4, r3
 8018fe4:	bb44      	cbnz	r4, 8019038 <_malloc_r+0x88>
 8018fe6:	4629      	mov	r1, r5
 8018fe8:	4630      	mov	r0, r6
 8018fea:	f7ff ffbf 	bl	8018f6c <sbrk_aligned>
 8018fee:	1c43      	adds	r3, r0, #1
 8018ff0:	4604      	mov	r4, r0
 8018ff2:	d158      	bne.n	80190a6 <_malloc_r+0xf6>
 8018ff4:	f8d8 4000 	ldr.w	r4, [r8]
 8018ff8:	4627      	mov	r7, r4
 8018ffa:	2f00      	cmp	r7, #0
 8018ffc:	d143      	bne.n	8019086 <_malloc_r+0xd6>
 8018ffe:	2c00      	cmp	r4, #0
 8019000:	d04b      	beq.n	801909a <_malloc_r+0xea>
 8019002:	6823      	ldr	r3, [r4, #0]
 8019004:	4639      	mov	r1, r7
 8019006:	4630      	mov	r0, r6
 8019008:	eb04 0903 	add.w	r9, r4, r3
 801900c:	f000 fc8a 	bl	8019924 <_sbrk_r>
 8019010:	4581      	cmp	r9, r0
 8019012:	d142      	bne.n	801909a <_malloc_r+0xea>
 8019014:	6821      	ldr	r1, [r4, #0]
 8019016:	1a6d      	subs	r5, r5, r1
 8019018:	4629      	mov	r1, r5
 801901a:	4630      	mov	r0, r6
 801901c:	f7ff ffa6 	bl	8018f6c <sbrk_aligned>
 8019020:	3001      	adds	r0, #1
 8019022:	d03a      	beq.n	801909a <_malloc_r+0xea>
 8019024:	6823      	ldr	r3, [r4, #0]
 8019026:	442b      	add	r3, r5
 8019028:	6023      	str	r3, [r4, #0]
 801902a:	f8d8 3000 	ldr.w	r3, [r8]
 801902e:	685a      	ldr	r2, [r3, #4]
 8019030:	bb62      	cbnz	r2, 801908c <_malloc_r+0xdc>
 8019032:	f8c8 7000 	str.w	r7, [r8]
 8019036:	e00f      	b.n	8019058 <_malloc_r+0xa8>
 8019038:	6822      	ldr	r2, [r4, #0]
 801903a:	1b52      	subs	r2, r2, r5
 801903c:	d420      	bmi.n	8019080 <_malloc_r+0xd0>
 801903e:	2a0b      	cmp	r2, #11
 8019040:	d917      	bls.n	8019072 <_malloc_r+0xc2>
 8019042:	1961      	adds	r1, r4, r5
 8019044:	42a3      	cmp	r3, r4
 8019046:	6025      	str	r5, [r4, #0]
 8019048:	bf18      	it	ne
 801904a:	6059      	strne	r1, [r3, #4]
 801904c:	6863      	ldr	r3, [r4, #4]
 801904e:	bf08      	it	eq
 8019050:	f8c8 1000 	streq.w	r1, [r8]
 8019054:	5162      	str	r2, [r4, r5]
 8019056:	604b      	str	r3, [r1, #4]
 8019058:	4630      	mov	r0, r6
 801905a:	f000 f82f 	bl	80190bc <__malloc_unlock>
 801905e:	f104 000b 	add.w	r0, r4, #11
 8019062:	1d23      	adds	r3, r4, #4
 8019064:	f020 0007 	bic.w	r0, r0, #7
 8019068:	1ac2      	subs	r2, r0, r3
 801906a:	bf1c      	itt	ne
 801906c:	1a1b      	subne	r3, r3, r0
 801906e:	50a3      	strne	r3, [r4, r2]
 8019070:	e7af      	b.n	8018fd2 <_malloc_r+0x22>
 8019072:	6862      	ldr	r2, [r4, #4]
 8019074:	42a3      	cmp	r3, r4
 8019076:	bf0c      	ite	eq
 8019078:	f8c8 2000 	streq.w	r2, [r8]
 801907c:	605a      	strne	r2, [r3, #4]
 801907e:	e7eb      	b.n	8019058 <_malloc_r+0xa8>
 8019080:	4623      	mov	r3, r4
 8019082:	6864      	ldr	r4, [r4, #4]
 8019084:	e7ae      	b.n	8018fe4 <_malloc_r+0x34>
 8019086:	463c      	mov	r4, r7
 8019088:	687f      	ldr	r7, [r7, #4]
 801908a:	e7b6      	b.n	8018ffa <_malloc_r+0x4a>
 801908c:	461a      	mov	r2, r3
 801908e:	685b      	ldr	r3, [r3, #4]
 8019090:	42a3      	cmp	r3, r4
 8019092:	d1fb      	bne.n	801908c <_malloc_r+0xdc>
 8019094:	2300      	movs	r3, #0
 8019096:	6053      	str	r3, [r2, #4]
 8019098:	e7de      	b.n	8019058 <_malloc_r+0xa8>
 801909a:	230c      	movs	r3, #12
 801909c:	6033      	str	r3, [r6, #0]
 801909e:	4630      	mov	r0, r6
 80190a0:	f000 f80c 	bl	80190bc <__malloc_unlock>
 80190a4:	e794      	b.n	8018fd0 <_malloc_r+0x20>
 80190a6:	6005      	str	r5, [r0, #0]
 80190a8:	e7d6      	b.n	8019058 <_malloc_r+0xa8>
 80190aa:	bf00      	nop
 80190ac:	2000aff8 	.word	0x2000aff8

080190b0 <__malloc_lock>:
 80190b0:	4801      	ldr	r0, [pc, #4]	@ (80190b8 <__malloc_lock+0x8>)
 80190b2:	f000 bc84 	b.w	80199be <__retarget_lock_acquire_recursive>
 80190b6:	bf00      	nop
 80190b8:	2000b13d 	.word	0x2000b13d

080190bc <__malloc_unlock>:
 80190bc:	4801      	ldr	r0, [pc, #4]	@ (80190c4 <__malloc_unlock+0x8>)
 80190be:	f000 bc7f 	b.w	80199c0 <__retarget_lock_release_recursive>
 80190c2:	bf00      	nop
 80190c4:	2000b13d 	.word	0x2000b13d

080190c8 <srand>:
 80190c8:	b538      	push	{r3, r4, r5, lr}
 80190ca:	4b10      	ldr	r3, [pc, #64]	@ (801910c <srand+0x44>)
 80190cc:	681d      	ldr	r5, [r3, #0]
 80190ce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80190d0:	4604      	mov	r4, r0
 80190d2:	b9b3      	cbnz	r3, 8019102 <srand+0x3a>
 80190d4:	2018      	movs	r0, #24
 80190d6:	f7ff ff39 	bl	8018f4c <malloc>
 80190da:	4602      	mov	r2, r0
 80190dc:	6328      	str	r0, [r5, #48]	@ 0x30
 80190de:	b920      	cbnz	r0, 80190ea <srand+0x22>
 80190e0:	4b0b      	ldr	r3, [pc, #44]	@ (8019110 <srand+0x48>)
 80190e2:	480c      	ldr	r0, [pc, #48]	@ (8019114 <srand+0x4c>)
 80190e4:	2146      	movs	r1, #70	@ 0x46
 80190e6:	f000 fc83 	bl	80199f0 <__assert_func>
 80190ea:	490b      	ldr	r1, [pc, #44]	@ (8019118 <srand+0x50>)
 80190ec:	4b0b      	ldr	r3, [pc, #44]	@ (801911c <srand+0x54>)
 80190ee:	e9c0 1300 	strd	r1, r3, [r0]
 80190f2:	4b0b      	ldr	r3, [pc, #44]	@ (8019120 <srand+0x58>)
 80190f4:	6083      	str	r3, [r0, #8]
 80190f6:	230b      	movs	r3, #11
 80190f8:	8183      	strh	r3, [r0, #12]
 80190fa:	2100      	movs	r1, #0
 80190fc:	2001      	movs	r0, #1
 80190fe:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019102:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019104:	2200      	movs	r2, #0
 8019106:	611c      	str	r4, [r3, #16]
 8019108:	615a      	str	r2, [r3, #20]
 801910a:	bd38      	pop	{r3, r4, r5, pc}
 801910c:	200002ac 	.word	0x200002ac
 8019110:	0801b2d0 	.word	0x0801b2d0
 8019114:	0801b2e7 	.word	0x0801b2e7
 8019118:	abcd330e 	.word	0xabcd330e
 801911c:	e66d1234 	.word	0xe66d1234
 8019120:	0005deec 	.word	0x0005deec

08019124 <rand>:
 8019124:	4b16      	ldr	r3, [pc, #88]	@ (8019180 <rand+0x5c>)
 8019126:	b510      	push	{r4, lr}
 8019128:	681c      	ldr	r4, [r3, #0]
 801912a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801912c:	b9b3      	cbnz	r3, 801915c <rand+0x38>
 801912e:	2018      	movs	r0, #24
 8019130:	f7ff ff0c 	bl	8018f4c <malloc>
 8019134:	4602      	mov	r2, r0
 8019136:	6320      	str	r0, [r4, #48]	@ 0x30
 8019138:	b920      	cbnz	r0, 8019144 <rand+0x20>
 801913a:	4b12      	ldr	r3, [pc, #72]	@ (8019184 <rand+0x60>)
 801913c:	4812      	ldr	r0, [pc, #72]	@ (8019188 <rand+0x64>)
 801913e:	2152      	movs	r1, #82	@ 0x52
 8019140:	f000 fc56 	bl	80199f0 <__assert_func>
 8019144:	4911      	ldr	r1, [pc, #68]	@ (801918c <rand+0x68>)
 8019146:	4b12      	ldr	r3, [pc, #72]	@ (8019190 <rand+0x6c>)
 8019148:	e9c0 1300 	strd	r1, r3, [r0]
 801914c:	4b11      	ldr	r3, [pc, #68]	@ (8019194 <rand+0x70>)
 801914e:	6083      	str	r3, [r0, #8]
 8019150:	230b      	movs	r3, #11
 8019152:	8183      	strh	r3, [r0, #12]
 8019154:	2100      	movs	r1, #0
 8019156:	2001      	movs	r0, #1
 8019158:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801915c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801915e:	480e      	ldr	r0, [pc, #56]	@ (8019198 <rand+0x74>)
 8019160:	690b      	ldr	r3, [r1, #16]
 8019162:	694c      	ldr	r4, [r1, #20]
 8019164:	4a0d      	ldr	r2, [pc, #52]	@ (801919c <rand+0x78>)
 8019166:	4358      	muls	r0, r3
 8019168:	fb02 0004 	mla	r0, r2, r4, r0
 801916c:	fba3 3202 	umull	r3, r2, r3, r2
 8019170:	3301      	adds	r3, #1
 8019172:	eb40 0002 	adc.w	r0, r0, r2
 8019176:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801917a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801917e:	bd10      	pop	{r4, pc}
 8019180:	200002ac 	.word	0x200002ac
 8019184:	0801b2d0 	.word	0x0801b2d0
 8019188:	0801b2e7 	.word	0x0801b2e7
 801918c:	abcd330e 	.word	0xabcd330e
 8019190:	e66d1234 	.word	0xe66d1234
 8019194:	0005deec 	.word	0x0005deec
 8019198:	5851f42d 	.word	0x5851f42d
 801919c:	4c957f2d 	.word	0x4c957f2d

080191a0 <realloc>:
 80191a0:	4b02      	ldr	r3, [pc, #8]	@ (80191ac <realloc+0xc>)
 80191a2:	460a      	mov	r2, r1
 80191a4:	4601      	mov	r1, r0
 80191a6:	6818      	ldr	r0, [r3, #0]
 80191a8:	f000 b802 	b.w	80191b0 <_realloc_r>
 80191ac:	200002ac 	.word	0x200002ac

080191b0 <_realloc_r>:
 80191b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191b4:	4607      	mov	r7, r0
 80191b6:	4614      	mov	r4, r2
 80191b8:	460d      	mov	r5, r1
 80191ba:	b921      	cbnz	r1, 80191c6 <_realloc_r+0x16>
 80191bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191c0:	4611      	mov	r1, r2
 80191c2:	f7ff bef5 	b.w	8018fb0 <_malloc_r>
 80191c6:	b92a      	cbnz	r2, 80191d4 <_realloc_r+0x24>
 80191c8:	f000 fc3c 	bl	8019a44 <_free_r>
 80191cc:	4625      	mov	r5, r4
 80191ce:	4628      	mov	r0, r5
 80191d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80191d4:	f000 fc80 	bl	8019ad8 <_malloc_usable_size_r>
 80191d8:	4284      	cmp	r4, r0
 80191da:	4606      	mov	r6, r0
 80191dc:	d802      	bhi.n	80191e4 <_realloc_r+0x34>
 80191de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80191e2:	d8f4      	bhi.n	80191ce <_realloc_r+0x1e>
 80191e4:	4621      	mov	r1, r4
 80191e6:	4638      	mov	r0, r7
 80191e8:	f7ff fee2 	bl	8018fb0 <_malloc_r>
 80191ec:	4680      	mov	r8, r0
 80191ee:	b908      	cbnz	r0, 80191f4 <_realloc_r+0x44>
 80191f0:	4645      	mov	r5, r8
 80191f2:	e7ec      	b.n	80191ce <_realloc_r+0x1e>
 80191f4:	42b4      	cmp	r4, r6
 80191f6:	4622      	mov	r2, r4
 80191f8:	4629      	mov	r1, r5
 80191fa:	bf28      	it	cs
 80191fc:	4632      	movcs	r2, r6
 80191fe:	f000 fbe8 	bl	80199d2 <memcpy>
 8019202:	4629      	mov	r1, r5
 8019204:	4638      	mov	r0, r7
 8019206:	f000 fc1d 	bl	8019a44 <_free_r>
 801920a:	e7f1      	b.n	80191f0 <_realloc_r+0x40>

0801920c <_strtoul_l.isra.0>:
 801920c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019210:	4e34      	ldr	r6, [pc, #208]	@ (80192e4 <_strtoul_l.isra.0+0xd8>)
 8019212:	4686      	mov	lr, r0
 8019214:	460d      	mov	r5, r1
 8019216:	4628      	mov	r0, r5
 8019218:	f815 4b01 	ldrb.w	r4, [r5], #1
 801921c:	5d37      	ldrb	r7, [r6, r4]
 801921e:	f017 0708 	ands.w	r7, r7, #8
 8019222:	d1f8      	bne.n	8019216 <_strtoul_l.isra.0+0xa>
 8019224:	2c2d      	cmp	r4, #45	@ 0x2d
 8019226:	d110      	bne.n	801924a <_strtoul_l.isra.0+0x3e>
 8019228:	782c      	ldrb	r4, [r5, #0]
 801922a:	2701      	movs	r7, #1
 801922c:	1c85      	adds	r5, r0, #2
 801922e:	f033 0010 	bics.w	r0, r3, #16
 8019232:	d115      	bne.n	8019260 <_strtoul_l.isra.0+0x54>
 8019234:	2c30      	cmp	r4, #48	@ 0x30
 8019236:	d10d      	bne.n	8019254 <_strtoul_l.isra.0+0x48>
 8019238:	7828      	ldrb	r0, [r5, #0]
 801923a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801923e:	2858      	cmp	r0, #88	@ 0x58
 8019240:	d108      	bne.n	8019254 <_strtoul_l.isra.0+0x48>
 8019242:	786c      	ldrb	r4, [r5, #1]
 8019244:	3502      	adds	r5, #2
 8019246:	2310      	movs	r3, #16
 8019248:	e00a      	b.n	8019260 <_strtoul_l.isra.0+0x54>
 801924a:	2c2b      	cmp	r4, #43	@ 0x2b
 801924c:	bf04      	itt	eq
 801924e:	782c      	ldrbeq	r4, [r5, #0]
 8019250:	1c85      	addeq	r5, r0, #2
 8019252:	e7ec      	b.n	801922e <_strtoul_l.isra.0+0x22>
 8019254:	2b00      	cmp	r3, #0
 8019256:	d1f6      	bne.n	8019246 <_strtoul_l.isra.0+0x3a>
 8019258:	2c30      	cmp	r4, #48	@ 0x30
 801925a:	bf14      	ite	ne
 801925c:	230a      	movne	r3, #10
 801925e:	2308      	moveq	r3, #8
 8019260:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8019264:	2600      	movs	r6, #0
 8019266:	fbb8 f8f3 	udiv	r8, r8, r3
 801926a:	fb03 f908 	mul.w	r9, r3, r8
 801926e:	ea6f 0909 	mvn.w	r9, r9
 8019272:	4630      	mov	r0, r6
 8019274:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019278:	f1bc 0f09 	cmp.w	ip, #9
 801927c:	d810      	bhi.n	80192a0 <_strtoul_l.isra.0+0x94>
 801927e:	4664      	mov	r4, ip
 8019280:	42a3      	cmp	r3, r4
 8019282:	dd1e      	ble.n	80192c2 <_strtoul_l.isra.0+0xb6>
 8019284:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019288:	d007      	beq.n	801929a <_strtoul_l.isra.0+0x8e>
 801928a:	4580      	cmp	r8, r0
 801928c:	d316      	bcc.n	80192bc <_strtoul_l.isra.0+0xb0>
 801928e:	d101      	bne.n	8019294 <_strtoul_l.isra.0+0x88>
 8019290:	45a1      	cmp	r9, r4
 8019292:	db13      	blt.n	80192bc <_strtoul_l.isra.0+0xb0>
 8019294:	fb00 4003 	mla	r0, r0, r3, r4
 8019298:	2601      	movs	r6, #1
 801929a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801929e:	e7e9      	b.n	8019274 <_strtoul_l.isra.0+0x68>
 80192a0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80192a4:	f1bc 0f19 	cmp.w	ip, #25
 80192a8:	d801      	bhi.n	80192ae <_strtoul_l.isra.0+0xa2>
 80192aa:	3c37      	subs	r4, #55	@ 0x37
 80192ac:	e7e8      	b.n	8019280 <_strtoul_l.isra.0+0x74>
 80192ae:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80192b2:	f1bc 0f19 	cmp.w	ip, #25
 80192b6:	d804      	bhi.n	80192c2 <_strtoul_l.isra.0+0xb6>
 80192b8:	3c57      	subs	r4, #87	@ 0x57
 80192ba:	e7e1      	b.n	8019280 <_strtoul_l.isra.0+0x74>
 80192bc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80192c0:	e7eb      	b.n	801929a <_strtoul_l.isra.0+0x8e>
 80192c2:	1c73      	adds	r3, r6, #1
 80192c4:	d106      	bne.n	80192d4 <_strtoul_l.isra.0+0xc8>
 80192c6:	2322      	movs	r3, #34	@ 0x22
 80192c8:	f8ce 3000 	str.w	r3, [lr]
 80192cc:	4630      	mov	r0, r6
 80192ce:	b932      	cbnz	r2, 80192de <_strtoul_l.isra.0+0xd2>
 80192d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80192d4:	b107      	cbz	r7, 80192d8 <_strtoul_l.isra.0+0xcc>
 80192d6:	4240      	negs	r0, r0
 80192d8:	2a00      	cmp	r2, #0
 80192da:	d0f9      	beq.n	80192d0 <_strtoul_l.isra.0+0xc4>
 80192dc:	b106      	cbz	r6, 80192e0 <_strtoul_l.isra.0+0xd4>
 80192de:	1e69      	subs	r1, r5, #1
 80192e0:	6011      	str	r1, [r2, #0]
 80192e2:	e7f5      	b.n	80192d0 <_strtoul_l.isra.0+0xc4>
 80192e4:	0801b3af 	.word	0x0801b3af

080192e8 <strtoul>:
 80192e8:	4613      	mov	r3, r2
 80192ea:	460a      	mov	r2, r1
 80192ec:	4601      	mov	r1, r0
 80192ee:	4802      	ldr	r0, [pc, #8]	@ (80192f8 <strtoul+0x10>)
 80192f0:	6800      	ldr	r0, [r0, #0]
 80192f2:	f7ff bf8b 	b.w	801920c <_strtoul_l.isra.0>
 80192f6:	bf00      	nop
 80192f8:	200002ac 	.word	0x200002ac

080192fc <std>:
 80192fc:	2300      	movs	r3, #0
 80192fe:	b510      	push	{r4, lr}
 8019300:	4604      	mov	r4, r0
 8019302:	e9c0 3300 	strd	r3, r3, [r0]
 8019306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801930a:	6083      	str	r3, [r0, #8]
 801930c:	8181      	strh	r1, [r0, #12]
 801930e:	6643      	str	r3, [r0, #100]	@ 0x64
 8019310:	81c2      	strh	r2, [r0, #14]
 8019312:	6183      	str	r3, [r0, #24]
 8019314:	4619      	mov	r1, r3
 8019316:	2208      	movs	r2, #8
 8019318:	305c      	adds	r0, #92	@ 0x5c
 801931a:	f000 fa91 	bl	8019840 <memset>
 801931e:	4b0d      	ldr	r3, [pc, #52]	@ (8019354 <std+0x58>)
 8019320:	6263      	str	r3, [r4, #36]	@ 0x24
 8019322:	4b0d      	ldr	r3, [pc, #52]	@ (8019358 <std+0x5c>)
 8019324:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019326:	4b0d      	ldr	r3, [pc, #52]	@ (801935c <std+0x60>)
 8019328:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801932a:	4b0d      	ldr	r3, [pc, #52]	@ (8019360 <std+0x64>)
 801932c:	6323      	str	r3, [r4, #48]	@ 0x30
 801932e:	4b0d      	ldr	r3, [pc, #52]	@ (8019364 <std+0x68>)
 8019330:	6224      	str	r4, [r4, #32]
 8019332:	429c      	cmp	r4, r3
 8019334:	d006      	beq.n	8019344 <std+0x48>
 8019336:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801933a:	4294      	cmp	r4, r2
 801933c:	d002      	beq.n	8019344 <std+0x48>
 801933e:	33d0      	adds	r3, #208	@ 0xd0
 8019340:	429c      	cmp	r4, r3
 8019342:	d105      	bne.n	8019350 <std+0x54>
 8019344:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801934c:	f000 bb36 	b.w	80199bc <__retarget_lock_init_recursive>
 8019350:	bd10      	pop	{r4, pc}
 8019352:	bf00      	nop
 8019354:	080195c5 	.word	0x080195c5
 8019358:	080195e7 	.word	0x080195e7
 801935c:	0801961f 	.word	0x0801961f
 8019360:	08019643 	.word	0x08019643
 8019364:	2000affc 	.word	0x2000affc

08019368 <stdio_exit_handler>:
 8019368:	4a02      	ldr	r2, [pc, #8]	@ (8019374 <stdio_exit_handler+0xc>)
 801936a:	4903      	ldr	r1, [pc, #12]	@ (8019378 <stdio_exit_handler+0x10>)
 801936c:	4803      	ldr	r0, [pc, #12]	@ (801937c <stdio_exit_handler+0x14>)
 801936e:	f000 b869 	b.w	8019444 <_fwalk_sglue>
 8019372:	bf00      	nop
 8019374:	200002a0 	.word	0x200002a0
 8019378:	0801a43d 	.word	0x0801a43d
 801937c:	200002b0 	.word	0x200002b0

08019380 <cleanup_stdio>:
 8019380:	6841      	ldr	r1, [r0, #4]
 8019382:	4b0c      	ldr	r3, [pc, #48]	@ (80193b4 <cleanup_stdio+0x34>)
 8019384:	4299      	cmp	r1, r3
 8019386:	b510      	push	{r4, lr}
 8019388:	4604      	mov	r4, r0
 801938a:	d001      	beq.n	8019390 <cleanup_stdio+0x10>
 801938c:	f001 f856 	bl	801a43c <_fflush_r>
 8019390:	68a1      	ldr	r1, [r4, #8]
 8019392:	4b09      	ldr	r3, [pc, #36]	@ (80193b8 <cleanup_stdio+0x38>)
 8019394:	4299      	cmp	r1, r3
 8019396:	d002      	beq.n	801939e <cleanup_stdio+0x1e>
 8019398:	4620      	mov	r0, r4
 801939a:	f001 f84f 	bl	801a43c <_fflush_r>
 801939e:	68e1      	ldr	r1, [r4, #12]
 80193a0:	4b06      	ldr	r3, [pc, #24]	@ (80193bc <cleanup_stdio+0x3c>)
 80193a2:	4299      	cmp	r1, r3
 80193a4:	d004      	beq.n	80193b0 <cleanup_stdio+0x30>
 80193a6:	4620      	mov	r0, r4
 80193a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193ac:	f001 b846 	b.w	801a43c <_fflush_r>
 80193b0:	bd10      	pop	{r4, pc}
 80193b2:	bf00      	nop
 80193b4:	2000affc 	.word	0x2000affc
 80193b8:	2000b064 	.word	0x2000b064
 80193bc:	2000b0cc 	.word	0x2000b0cc

080193c0 <global_stdio_init.part.0>:
 80193c0:	b510      	push	{r4, lr}
 80193c2:	4b0b      	ldr	r3, [pc, #44]	@ (80193f0 <global_stdio_init.part.0+0x30>)
 80193c4:	4c0b      	ldr	r4, [pc, #44]	@ (80193f4 <global_stdio_init.part.0+0x34>)
 80193c6:	4a0c      	ldr	r2, [pc, #48]	@ (80193f8 <global_stdio_init.part.0+0x38>)
 80193c8:	601a      	str	r2, [r3, #0]
 80193ca:	4620      	mov	r0, r4
 80193cc:	2200      	movs	r2, #0
 80193ce:	2104      	movs	r1, #4
 80193d0:	f7ff ff94 	bl	80192fc <std>
 80193d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80193d8:	2201      	movs	r2, #1
 80193da:	2109      	movs	r1, #9
 80193dc:	f7ff ff8e 	bl	80192fc <std>
 80193e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80193e4:	2202      	movs	r2, #2
 80193e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193ea:	2112      	movs	r1, #18
 80193ec:	f7ff bf86 	b.w	80192fc <std>
 80193f0:	2000b134 	.word	0x2000b134
 80193f4:	2000affc 	.word	0x2000affc
 80193f8:	08019369 	.word	0x08019369

080193fc <__sfp_lock_acquire>:
 80193fc:	4801      	ldr	r0, [pc, #4]	@ (8019404 <__sfp_lock_acquire+0x8>)
 80193fe:	f000 bade 	b.w	80199be <__retarget_lock_acquire_recursive>
 8019402:	bf00      	nop
 8019404:	2000b13e 	.word	0x2000b13e

08019408 <__sfp_lock_release>:
 8019408:	4801      	ldr	r0, [pc, #4]	@ (8019410 <__sfp_lock_release+0x8>)
 801940a:	f000 bad9 	b.w	80199c0 <__retarget_lock_release_recursive>
 801940e:	bf00      	nop
 8019410:	2000b13e 	.word	0x2000b13e

08019414 <__sinit>:
 8019414:	b510      	push	{r4, lr}
 8019416:	4604      	mov	r4, r0
 8019418:	f7ff fff0 	bl	80193fc <__sfp_lock_acquire>
 801941c:	6a23      	ldr	r3, [r4, #32]
 801941e:	b11b      	cbz	r3, 8019428 <__sinit+0x14>
 8019420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019424:	f7ff bff0 	b.w	8019408 <__sfp_lock_release>
 8019428:	4b04      	ldr	r3, [pc, #16]	@ (801943c <__sinit+0x28>)
 801942a:	6223      	str	r3, [r4, #32]
 801942c:	4b04      	ldr	r3, [pc, #16]	@ (8019440 <__sinit+0x2c>)
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	2b00      	cmp	r3, #0
 8019432:	d1f5      	bne.n	8019420 <__sinit+0xc>
 8019434:	f7ff ffc4 	bl	80193c0 <global_stdio_init.part.0>
 8019438:	e7f2      	b.n	8019420 <__sinit+0xc>
 801943a:	bf00      	nop
 801943c:	08019381 	.word	0x08019381
 8019440:	2000b134 	.word	0x2000b134

08019444 <_fwalk_sglue>:
 8019444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019448:	4607      	mov	r7, r0
 801944a:	4688      	mov	r8, r1
 801944c:	4614      	mov	r4, r2
 801944e:	2600      	movs	r6, #0
 8019450:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019454:	f1b9 0901 	subs.w	r9, r9, #1
 8019458:	d505      	bpl.n	8019466 <_fwalk_sglue+0x22>
 801945a:	6824      	ldr	r4, [r4, #0]
 801945c:	2c00      	cmp	r4, #0
 801945e:	d1f7      	bne.n	8019450 <_fwalk_sglue+0xc>
 8019460:	4630      	mov	r0, r6
 8019462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019466:	89ab      	ldrh	r3, [r5, #12]
 8019468:	2b01      	cmp	r3, #1
 801946a:	d907      	bls.n	801947c <_fwalk_sglue+0x38>
 801946c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019470:	3301      	adds	r3, #1
 8019472:	d003      	beq.n	801947c <_fwalk_sglue+0x38>
 8019474:	4629      	mov	r1, r5
 8019476:	4638      	mov	r0, r7
 8019478:	47c0      	blx	r8
 801947a:	4306      	orrs	r6, r0
 801947c:	3568      	adds	r5, #104	@ 0x68
 801947e:	e7e9      	b.n	8019454 <_fwalk_sglue+0x10>

08019480 <_fwrite_r>:
 8019480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019484:	9c08      	ldr	r4, [sp, #32]
 8019486:	468a      	mov	sl, r1
 8019488:	4690      	mov	r8, r2
 801948a:	fb02 f903 	mul.w	r9, r2, r3
 801948e:	4606      	mov	r6, r0
 8019490:	b118      	cbz	r0, 801949a <_fwrite_r+0x1a>
 8019492:	6a03      	ldr	r3, [r0, #32]
 8019494:	b90b      	cbnz	r3, 801949a <_fwrite_r+0x1a>
 8019496:	f7ff ffbd 	bl	8019414 <__sinit>
 801949a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801949c:	07dd      	lsls	r5, r3, #31
 801949e:	d405      	bmi.n	80194ac <_fwrite_r+0x2c>
 80194a0:	89a3      	ldrh	r3, [r4, #12]
 80194a2:	0598      	lsls	r0, r3, #22
 80194a4:	d402      	bmi.n	80194ac <_fwrite_r+0x2c>
 80194a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80194a8:	f000 fa89 	bl	80199be <__retarget_lock_acquire_recursive>
 80194ac:	89a3      	ldrh	r3, [r4, #12]
 80194ae:	0719      	lsls	r1, r3, #28
 80194b0:	d516      	bpl.n	80194e0 <_fwrite_r+0x60>
 80194b2:	6923      	ldr	r3, [r4, #16]
 80194b4:	b1a3      	cbz	r3, 80194e0 <_fwrite_r+0x60>
 80194b6:	2500      	movs	r5, #0
 80194b8:	454d      	cmp	r5, r9
 80194ba:	d01f      	beq.n	80194fc <_fwrite_r+0x7c>
 80194bc:	68a7      	ldr	r7, [r4, #8]
 80194be:	f81a 1005 	ldrb.w	r1, [sl, r5]
 80194c2:	3f01      	subs	r7, #1
 80194c4:	2f00      	cmp	r7, #0
 80194c6:	60a7      	str	r7, [r4, #8]
 80194c8:	da04      	bge.n	80194d4 <_fwrite_r+0x54>
 80194ca:	69a3      	ldr	r3, [r4, #24]
 80194cc:	429f      	cmp	r7, r3
 80194ce:	db0f      	blt.n	80194f0 <_fwrite_r+0x70>
 80194d0:	290a      	cmp	r1, #10
 80194d2:	d00d      	beq.n	80194f0 <_fwrite_r+0x70>
 80194d4:	6823      	ldr	r3, [r4, #0]
 80194d6:	1c5a      	adds	r2, r3, #1
 80194d8:	6022      	str	r2, [r4, #0]
 80194da:	7019      	strb	r1, [r3, #0]
 80194dc:	3501      	adds	r5, #1
 80194de:	e7eb      	b.n	80194b8 <_fwrite_r+0x38>
 80194e0:	4621      	mov	r1, r4
 80194e2:	4630      	mov	r0, r6
 80194e4:	f000 f92c 	bl	8019740 <__swsetup_r>
 80194e8:	2800      	cmp	r0, #0
 80194ea:	d0e4      	beq.n	80194b6 <_fwrite_r+0x36>
 80194ec:	2500      	movs	r5, #0
 80194ee:	e005      	b.n	80194fc <_fwrite_r+0x7c>
 80194f0:	4622      	mov	r2, r4
 80194f2:	4630      	mov	r0, r6
 80194f4:	f000 f8e6 	bl	80196c4 <__swbuf_r>
 80194f8:	3001      	adds	r0, #1
 80194fa:	d1ef      	bne.n	80194dc <_fwrite_r+0x5c>
 80194fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80194fe:	07da      	lsls	r2, r3, #31
 8019500:	d405      	bmi.n	801950e <_fwrite_r+0x8e>
 8019502:	89a3      	ldrh	r3, [r4, #12]
 8019504:	059b      	lsls	r3, r3, #22
 8019506:	d402      	bmi.n	801950e <_fwrite_r+0x8e>
 8019508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801950a:	f000 fa59 	bl	80199c0 <__retarget_lock_release_recursive>
 801950e:	fbb5 f0f8 	udiv	r0, r5, r8
 8019512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08019518 <fwrite>:
 8019518:	b507      	push	{r0, r1, r2, lr}
 801951a:	9300      	str	r3, [sp, #0]
 801951c:	4613      	mov	r3, r2
 801951e:	460a      	mov	r2, r1
 8019520:	4601      	mov	r1, r0
 8019522:	4803      	ldr	r0, [pc, #12]	@ (8019530 <fwrite+0x18>)
 8019524:	6800      	ldr	r0, [r0, #0]
 8019526:	f7ff ffab 	bl	8019480 <_fwrite_r>
 801952a:	b003      	add	sp, #12
 801952c:	f85d fb04 	ldr.w	pc, [sp], #4
 8019530:	200002ac 	.word	0x200002ac

08019534 <iprintf>:
 8019534:	b40f      	push	{r0, r1, r2, r3}
 8019536:	b507      	push	{r0, r1, r2, lr}
 8019538:	4906      	ldr	r1, [pc, #24]	@ (8019554 <iprintf+0x20>)
 801953a:	ab04      	add	r3, sp, #16
 801953c:	6808      	ldr	r0, [r1, #0]
 801953e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019542:	6881      	ldr	r1, [r0, #8]
 8019544:	9301      	str	r3, [sp, #4]
 8019546:	f000 fc51 	bl	8019dec <_vfiprintf_r>
 801954a:	b003      	add	sp, #12
 801954c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019550:	b004      	add	sp, #16
 8019552:	4770      	bx	lr
 8019554:	200002ac 	.word	0x200002ac

08019558 <sniprintf>:
 8019558:	b40c      	push	{r2, r3}
 801955a:	b530      	push	{r4, r5, lr}
 801955c:	4b18      	ldr	r3, [pc, #96]	@ (80195c0 <sniprintf+0x68>)
 801955e:	1e0c      	subs	r4, r1, #0
 8019560:	681d      	ldr	r5, [r3, #0]
 8019562:	b09d      	sub	sp, #116	@ 0x74
 8019564:	da08      	bge.n	8019578 <sniprintf+0x20>
 8019566:	238b      	movs	r3, #139	@ 0x8b
 8019568:	602b      	str	r3, [r5, #0]
 801956a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801956e:	b01d      	add	sp, #116	@ 0x74
 8019570:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019574:	b002      	add	sp, #8
 8019576:	4770      	bx	lr
 8019578:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801957c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019580:	f04f 0300 	mov.w	r3, #0
 8019584:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019586:	bf14      	ite	ne
 8019588:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801958c:	4623      	moveq	r3, r4
 801958e:	9304      	str	r3, [sp, #16]
 8019590:	9307      	str	r3, [sp, #28]
 8019592:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019596:	9002      	str	r0, [sp, #8]
 8019598:	9006      	str	r0, [sp, #24]
 801959a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801959e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80195a0:	ab21      	add	r3, sp, #132	@ 0x84
 80195a2:	a902      	add	r1, sp, #8
 80195a4:	4628      	mov	r0, r5
 80195a6:	9301      	str	r3, [sp, #4]
 80195a8:	f000 fafa 	bl	8019ba0 <_svfiprintf_r>
 80195ac:	1c43      	adds	r3, r0, #1
 80195ae:	bfbc      	itt	lt
 80195b0:	238b      	movlt	r3, #139	@ 0x8b
 80195b2:	602b      	strlt	r3, [r5, #0]
 80195b4:	2c00      	cmp	r4, #0
 80195b6:	d0da      	beq.n	801956e <sniprintf+0x16>
 80195b8:	9b02      	ldr	r3, [sp, #8]
 80195ba:	2200      	movs	r2, #0
 80195bc:	701a      	strb	r2, [r3, #0]
 80195be:	e7d6      	b.n	801956e <sniprintf+0x16>
 80195c0:	200002ac 	.word	0x200002ac

080195c4 <__sread>:
 80195c4:	b510      	push	{r4, lr}
 80195c6:	460c      	mov	r4, r1
 80195c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195cc:	f000 f998 	bl	8019900 <_read_r>
 80195d0:	2800      	cmp	r0, #0
 80195d2:	bfab      	itete	ge
 80195d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80195d6:	89a3      	ldrhlt	r3, [r4, #12]
 80195d8:	181b      	addge	r3, r3, r0
 80195da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80195de:	bfac      	ite	ge
 80195e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80195e2:	81a3      	strhlt	r3, [r4, #12]
 80195e4:	bd10      	pop	{r4, pc}

080195e6 <__swrite>:
 80195e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195ea:	461f      	mov	r7, r3
 80195ec:	898b      	ldrh	r3, [r1, #12]
 80195ee:	05db      	lsls	r3, r3, #23
 80195f0:	4605      	mov	r5, r0
 80195f2:	460c      	mov	r4, r1
 80195f4:	4616      	mov	r6, r2
 80195f6:	d505      	bpl.n	8019604 <__swrite+0x1e>
 80195f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195fc:	2302      	movs	r3, #2
 80195fe:	2200      	movs	r2, #0
 8019600:	f000 f96c 	bl	80198dc <_lseek_r>
 8019604:	89a3      	ldrh	r3, [r4, #12]
 8019606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801960a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801960e:	81a3      	strh	r3, [r4, #12]
 8019610:	4632      	mov	r2, r6
 8019612:	463b      	mov	r3, r7
 8019614:	4628      	mov	r0, r5
 8019616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801961a:	f000 b993 	b.w	8019944 <_write_r>

0801961e <__sseek>:
 801961e:	b510      	push	{r4, lr}
 8019620:	460c      	mov	r4, r1
 8019622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019626:	f000 f959 	bl	80198dc <_lseek_r>
 801962a:	1c43      	adds	r3, r0, #1
 801962c:	89a3      	ldrh	r3, [r4, #12]
 801962e:	bf15      	itete	ne
 8019630:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019632:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019636:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801963a:	81a3      	strheq	r3, [r4, #12]
 801963c:	bf18      	it	ne
 801963e:	81a3      	strhne	r3, [r4, #12]
 8019640:	bd10      	pop	{r4, pc}

08019642 <__sclose>:
 8019642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019646:	f000 b939 	b.w	80198bc <_close_r>

0801964a <_vsniprintf_r>:
 801964a:	b530      	push	{r4, r5, lr}
 801964c:	4614      	mov	r4, r2
 801964e:	2c00      	cmp	r4, #0
 8019650:	b09b      	sub	sp, #108	@ 0x6c
 8019652:	4605      	mov	r5, r0
 8019654:	461a      	mov	r2, r3
 8019656:	da05      	bge.n	8019664 <_vsniprintf_r+0x1a>
 8019658:	238b      	movs	r3, #139	@ 0x8b
 801965a:	6003      	str	r3, [r0, #0]
 801965c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019660:	b01b      	add	sp, #108	@ 0x6c
 8019662:	bd30      	pop	{r4, r5, pc}
 8019664:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019668:	f8ad 300c 	strh.w	r3, [sp, #12]
 801966c:	f04f 0300 	mov.w	r3, #0
 8019670:	9319      	str	r3, [sp, #100]	@ 0x64
 8019672:	bf14      	ite	ne
 8019674:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019678:	4623      	moveq	r3, r4
 801967a:	9302      	str	r3, [sp, #8]
 801967c:	9305      	str	r3, [sp, #20]
 801967e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019682:	9100      	str	r1, [sp, #0]
 8019684:	9104      	str	r1, [sp, #16]
 8019686:	f8ad 300e 	strh.w	r3, [sp, #14]
 801968a:	4669      	mov	r1, sp
 801968c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801968e:	f000 fa87 	bl	8019ba0 <_svfiprintf_r>
 8019692:	1c43      	adds	r3, r0, #1
 8019694:	bfbc      	itt	lt
 8019696:	238b      	movlt	r3, #139	@ 0x8b
 8019698:	602b      	strlt	r3, [r5, #0]
 801969a:	2c00      	cmp	r4, #0
 801969c:	d0e0      	beq.n	8019660 <_vsniprintf_r+0x16>
 801969e:	9b00      	ldr	r3, [sp, #0]
 80196a0:	2200      	movs	r2, #0
 80196a2:	701a      	strb	r2, [r3, #0]
 80196a4:	e7dc      	b.n	8019660 <_vsniprintf_r+0x16>
	...

080196a8 <vsniprintf>:
 80196a8:	b507      	push	{r0, r1, r2, lr}
 80196aa:	9300      	str	r3, [sp, #0]
 80196ac:	4613      	mov	r3, r2
 80196ae:	460a      	mov	r2, r1
 80196b0:	4601      	mov	r1, r0
 80196b2:	4803      	ldr	r0, [pc, #12]	@ (80196c0 <vsniprintf+0x18>)
 80196b4:	6800      	ldr	r0, [r0, #0]
 80196b6:	f7ff ffc8 	bl	801964a <_vsniprintf_r>
 80196ba:	b003      	add	sp, #12
 80196bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80196c0:	200002ac 	.word	0x200002ac

080196c4 <__swbuf_r>:
 80196c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196c6:	460e      	mov	r6, r1
 80196c8:	4614      	mov	r4, r2
 80196ca:	4605      	mov	r5, r0
 80196cc:	b118      	cbz	r0, 80196d6 <__swbuf_r+0x12>
 80196ce:	6a03      	ldr	r3, [r0, #32]
 80196d0:	b90b      	cbnz	r3, 80196d6 <__swbuf_r+0x12>
 80196d2:	f7ff fe9f 	bl	8019414 <__sinit>
 80196d6:	69a3      	ldr	r3, [r4, #24]
 80196d8:	60a3      	str	r3, [r4, #8]
 80196da:	89a3      	ldrh	r3, [r4, #12]
 80196dc:	071a      	lsls	r2, r3, #28
 80196de:	d501      	bpl.n	80196e4 <__swbuf_r+0x20>
 80196e0:	6923      	ldr	r3, [r4, #16]
 80196e2:	b943      	cbnz	r3, 80196f6 <__swbuf_r+0x32>
 80196e4:	4621      	mov	r1, r4
 80196e6:	4628      	mov	r0, r5
 80196e8:	f000 f82a 	bl	8019740 <__swsetup_r>
 80196ec:	b118      	cbz	r0, 80196f6 <__swbuf_r+0x32>
 80196ee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80196f2:	4638      	mov	r0, r7
 80196f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80196f6:	6823      	ldr	r3, [r4, #0]
 80196f8:	6922      	ldr	r2, [r4, #16]
 80196fa:	1a98      	subs	r0, r3, r2
 80196fc:	6963      	ldr	r3, [r4, #20]
 80196fe:	b2f6      	uxtb	r6, r6
 8019700:	4283      	cmp	r3, r0
 8019702:	4637      	mov	r7, r6
 8019704:	dc05      	bgt.n	8019712 <__swbuf_r+0x4e>
 8019706:	4621      	mov	r1, r4
 8019708:	4628      	mov	r0, r5
 801970a:	f000 fe97 	bl	801a43c <_fflush_r>
 801970e:	2800      	cmp	r0, #0
 8019710:	d1ed      	bne.n	80196ee <__swbuf_r+0x2a>
 8019712:	68a3      	ldr	r3, [r4, #8]
 8019714:	3b01      	subs	r3, #1
 8019716:	60a3      	str	r3, [r4, #8]
 8019718:	6823      	ldr	r3, [r4, #0]
 801971a:	1c5a      	adds	r2, r3, #1
 801971c:	6022      	str	r2, [r4, #0]
 801971e:	701e      	strb	r6, [r3, #0]
 8019720:	6962      	ldr	r2, [r4, #20]
 8019722:	1c43      	adds	r3, r0, #1
 8019724:	429a      	cmp	r2, r3
 8019726:	d004      	beq.n	8019732 <__swbuf_r+0x6e>
 8019728:	89a3      	ldrh	r3, [r4, #12]
 801972a:	07db      	lsls	r3, r3, #31
 801972c:	d5e1      	bpl.n	80196f2 <__swbuf_r+0x2e>
 801972e:	2e0a      	cmp	r6, #10
 8019730:	d1df      	bne.n	80196f2 <__swbuf_r+0x2e>
 8019732:	4621      	mov	r1, r4
 8019734:	4628      	mov	r0, r5
 8019736:	f000 fe81 	bl	801a43c <_fflush_r>
 801973a:	2800      	cmp	r0, #0
 801973c:	d0d9      	beq.n	80196f2 <__swbuf_r+0x2e>
 801973e:	e7d6      	b.n	80196ee <__swbuf_r+0x2a>

08019740 <__swsetup_r>:
 8019740:	b538      	push	{r3, r4, r5, lr}
 8019742:	4b29      	ldr	r3, [pc, #164]	@ (80197e8 <__swsetup_r+0xa8>)
 8019744:	4605      	mov	r5, r0
 8019746:	6818      	ldr	r0, [r3, #0]
 8019748:	460c      	mov	r4, r1
 801974a:	b118      	cbz	r0, 8019754 <__swsetup_r+0x14>
 801974c:	6a03      	ldr	r3, [r0, #32]
 801974e:	b90b      	cbnz	r3, 8019754 <__swsetup_r+0x14>
 8019750:	f7ff fe60 	bl	8019414 <__sinit>
 8019754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019758:	0719      	lsls	r1, r3, #28
 801975a:	d422      	bmi.n	80197a2 <__swsetup_r+0x62>
 801975c:	06da      	lsls	r2, r3, #27
 801975e:	d407      	bmi.n	8019770 <__swsetup_r+0x30>
 8019760:	2209      	movs	r2, #9
 8019762:	602a      	str	r2, [r5, #0]
 8019764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019768:	81a3      	strh	r3, [r4, #12]
 801976a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801976e:	e033      	b.n	80197d8 <__swsetup_r+0x98>
 8019770:	0758      	lsls	r0, r3, #29
 8019772:	d512      	bpl.n	801979a <__swsetup_r+0x5a>
 8019774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019776:	b141      	cbz	r1, 801978a <__swsetup_r+0x4a>
 8019778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801977c:	4299      	cmp	r1, r3
 801977e:	d002      	beq.n	8019786 <__swsetup_r+0x46>
 8019780:	4628      	mov	r0, r5
 8019782:	f000 f95f 	bl	8019a44 <_free_r>
 8019786:	2300      	movs	r3, #0
 8019788:	6363      	str	r3, [r4, #52]	@ 0x34
 801978a:	89a3      	ldrh	r3, [r4, #12]
 801978c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019790:	81a3      	strh	r3, [r4, #12]
 8019792:	2300      	movs	r3, #0
 8019794:	6063      	str	r3, [r4, #4]
 8019796:	6923      	ldr	r3, [r4, #16]
 8019798:	6023      	str	r3, [r4, #0]
 801979a:	89a3      	ldrh	r3, [r4, #12]
 801979c:	f043 0308 	orr.w	r3, r3, #8
 80197a0:	81a3      	strh	r3, [r4, #12]
 80197a2:	6923      	ldr	r3, [r4, #16]
 80197a4:	b94b      	cbnz	r3, 80197ba <__swsetup_r+0x7a>
 80197a6:	89a3      	ldrh	r3, [r4, #12]
 80197a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80197ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80197b0:	d003      	beq.n	80197ba <__swsetup_r+0x7a>
 80197b2:	4621      	mov	r1, r4
 80197b4:	4628      	mov	r0, r5
 80197b6:	f000 fea1 	bl	801a4fc <__smakebuf_r>
 80197ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80197be:	f013 0201 	ands.w	r2, r3, #1
 80197c2:	d00a      	beq.n	80197da <__swsetup_r+0x9a>
 80197c4:	2200      	movs	r2, #0
 80197c6:	60a2      	str	r2, [r4, #8]
 80197c8:	6962      	ldr	r2, [r4, #20]
 80197ca:	4252      	negs	r2, r2
 80197cc:	61a2      	str	r2, [r4, #24]
 80197ce:	6922      	ldr	r2, [r4, #16]
 80197d0:	b942      	cbnz	r2, 80197e4 <__swsetup_r+0xa4>
 80197d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80197d6:	d1c5      	bne.n	8019764 <__swsetup_r+0x24>
 80197d8:	bd38      	pop	{r3, r4, r5, pc}
 80197da:	0799      	lsls	r1, r3, #30
 80197dc:	bf58      	it	pl
 80197de:	6962      	ldrpl	r2, [r4, #20]
 80197e0:	60a2      	str	r2, [r4, #8]
 80197e2:	e7f4      	b.n	80197ce <__swsetup_r+0x8e>
 80197e4:	2000      	movs	r0, #0
 80197e6:	e7f7      	b.n	80197d8 <__swsetup_r+0x98>
 80197e8:	200002ac 	.word	0x200002ac

080197ec <memcmp>:
 80197ec:	b510      	push	{r4, lr}
 80197ee:	3901      	subs	r1, #1
 80197f0:	4402      	add	r2, r0
 80197f2:	4290      	cmp	r0, r2
 80197f4:	d101      	bne.n	80197fa <memcmp+0xe>
 80197f6:	2000      	movs	r0, #0
 80197f8:	e005      	b.n	8019806 <memcmp+0x1a>
 80197fa:	7803      	ldrb	r3, [r0, #0]
 80197fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019800:	42a3      	cmp	r3, r4
 8019802:	d001      	beq.n	8019808 <memcmp+0x1c>
 8019804:	1b18      	subs	r0, r3, r4
 8019806:	bd10      	pop	{r4, pc}
 8019808:	3001      	adds	r0, #1
 801980a:	e7f2      	b.n	80197f2 <memcmp+0x6>

0801980c <memmove>:
 801980c:	4288      	cmp	r0, r1
 801980e:	b510      	push	{r4, lr}
 8019810:	eb01 0402 	add.w	r4, r1, r2
 8019814:	d902      	bls.n	801981c <memmove+0x10>
 8019816:	4284      	cmp	r4, r0
 8019818:	4623      	mov	r3, r4
 801981a:	d807      	bhi.n	801982c <memmove+0x20>
 801981c:	1e43      	subs	r3, r0, #1
 801981e:	42a1      	cmp	r1, r4
 8019820:	d008      	beq.n	8019834 <memmove+0x28>
 8019822:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019826:	f803 2f01 	strb.w	r2, [r3, #1]!
 801982a:	e7f8      	b.n	801981e <memmove+0x12>
 801982c:	4402      	add	r2, r0
 801982e:	4601      	mov	r1, r0
 8019830:	428a      	cmp	r2, r1
 8019832:	d100      	bne.n	8019836 <memmove+0x2a>
 8019834:	bd10      	pop	{r4, pc}
 8019836:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801983a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801983e:	e7f7      	b.n	8019830 <memmove+0x24>

08019840 <memset>:
 8019840:	4402      	add	r2, r0
 8019842:	4603      	mov	r3, r0
 8019844:	4293      	cmp	r3, r2
 8019846:	d100      	bne.n	801984a <memset+0xa>
 8019848:	4770      	bx	lr
 801984a:	f803 1b01 	strb.w	r1, [r3], #1
 801984e:	e7f9      	b.n	8019844 <memset+0x4>

08019850 <strchr>:
 8019850:	b2c9      	uxtb	r1, r1
 8019852:	4603      	mov	r3, r0
 8019854:	4618      	mov	r0, r3
 8019856:	f813 2b01 	ldrb.w	r2, [r3], #1
 801985a:	b112      	cbz	r2, 8019862 <strchr+0x12>
 801985c:	428a      	cmp	r2, r1
 801985e:	d1f9      	bne.n	8019854 <strchr+0x4>
 8019860:	4770      	bx	lr
 8019862:	2900      	cmp	r1, #0
 8019864:	bf18      	it	ne
 8019866:	2000      	movne	r0, #0
 8019868:	4770      	bx	lr

0801986a <strncmp>:
 801986a:	b510      	push	{r4, lr}
 801986c:	b16a      	cbz	r2, 801988a <strncmp+0x20>
 801986e:	3901      	subs	r1, #1
 8019870:	1884      	adds	r4, r0, r2
 8019872:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019876:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801987a:	429a      	cmp	r2, r3
 801987c:	d103      	bne.n	8019886 <strncmp+0x1c>
 801987e:	42a0      	cmp	r0, r4
 8019880:	d001      	beq.n	8019886 <strncmp+0x1c>
 8019882:	2a00      	cmp	r2, #0
 8019884:	d1f5      	bne.n	8019872 <strncmp+0x8>
 8019886:	1ad0      	subs	r0, r2, r3
 8019888:	bd10      	pop	{r4, pc}
 801988a:	4610      	mov	r0, r2
 801988c:	e7fc      	b.n	8019888 <strncmp+0x1e>

0801988e <strstr>:
 801988e:	780a      	ldrb	r2, [r1, #0]
 8019890:	b570      	push	{r4, r5, r6, lr}
 8019892:	b96a      	cbnz	r2, 80198b0 <strstr+0x22>
 8019894:	bd70      	pop	{r4, r5, r6, pc}
 8019896:	429a      	cmp	r2, r3
 8019898:	d109      	bne.n	80198ae <strstr+0x20>
 801989a:	460c      	mov	r4, r1
 801989c:	4605      	mov	r5, r0
 801989e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	d0f6      	beq.n	8019894 <strstr+0x6>
 80198a6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80198aa:	429e      	cmp	r6, r3
 80198ac:	d0f7      	beq.n	801989e <strstr+0x10>
 80198ae:	3001      	adds	r0, #1
 80198b0:	7803      	ldrb	r3, [r0, #0]
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	d1ef      	bne.n	8019896 <strstr+0x8>
 80198b6:	4618      	mov	r0, r3
 80198b8:	e7ec      	b.n	8019894 <strstr+0x6>
	...

080198bc <_close_r>:
 80198bc:	b538      	push	{r3, r4, r5, lr}
 80198be:	4d06      	ldr	r5, [pc, #24]	@ (80198d8 <_close_r+0x1c>)
 80198c0:	2300      	movs	r3, #0
 80198c2:	4604      	mov	r4, r0
 80198c4:	4608      	mov	r0, r1
 80198c6:	602b      	str	r3, [r5, #0]
 80198c8:	f7e8 fe82 	bl	80025d0 <_close>
 80198cc:	1c43      	adds	r3, r0, #1
 80198ce:	d102      	bne.n	80198d6 <_close_r+0x1a>
 80198d0:	682b      	ldr	r3, [r5, #0]
 80198d2:	b103      	cbz	r3, 80198d6 <_close_r+0x1a>
 80198d4:	6023      	str	r3, [r4, #0]
 80198d6:	bd38      	pop	{r3, r4, r5, pc}
 80198d8:	2000b138 	.word	0x2000b138

080198dc <_lseek_r>:
 80198dc:	b538      	push	{r3, r4, r5, lr}
 80198de:	4d07      	ldr	r5, [pc, #28]	@ (80198fc <_lseek_r+0x20>)
 80198e0:	4604      	mov	r4, r0
 80198e2:	4608      	mov	r0, r1
 80198e4:	4611      	mov	r1, r2
 80198e6:	2200      	movs	r2, #0
 80198e8:	602a      	str	r2, [r5, #0]
 80198ea:	461a      	mov	r2, r3
 80198ec:	f7e8 fe97 	bl	800261e <_lseek>
 80198f0:	1c43      	adds	r3, r0, #1
 80198f2:	d102      	bne.n	80198fa <_lseek_r+0x1e>
 80198f4:	682b      	ldr	r3, [r5, #0]
 80198f6:	b103      	cbz	r3, 80198fa <_lseek_r+0x1e>
 80198f8:	6023      	str	r3, [r4, #0]
 80198fa:	bd38      	pop	{r3, r4, r5, pc}
 80198fc:	2000b138 	.word	0x2000b138

08019900 <_read_r>:
 8019900:	b538      	push	{r3, r4, r5, lr}
 8019902:	4d07      	ldr	r5, [pc, #28]	@ (8019920 <_read_r+0x20>)
 8019904:	4604      	mov	r4, r0
 8019906:	4608      	mov	r0, r1
 8019908:	4611      	mov	r1, r2
 801990a:	2200      	movs	r2, #0
 801990c:	602a      	str	r2, [r5, #0]
 801990e:	461a      	mov	r2, r3
 8019910:	f7e8 fe25 	bl	800255e <_read>
 8019914:	1c43      	adds	r3, r0, #1
 8019916:	d102      	bne.n	801991e <_read_r+0x1e>
 8019918:	682b      	ldr	r3, [r5, #0]
 801991a:	b103      	cbz	r3, 801991e <_read_r+0x1e>
 801991c:	6023      	str	r3, [r4, #0]
 801991e:	bd38      	pop	{r3, r4, r5, pc}
 8019920:	2000b138 	.word	0x2000b138

08019924 <_sbrk_r>:
 8019924:	b538      	push	{r3, r4, r5, lr}
 8019926:	4d06      	ldr	r5, [pc, #24]	@ (8019940 <_sbrk_r+0x1c>)
 8019928:	2300      	movs	r3, #0
 801992a:	4604      	mov	r4, r0
 801992c:	4608      	mov	r0, r1
 801992e:	602b      	str	r3, [r5, #0]
 8019930:	f7e8 fe82 	bl	8002638 <_sbrk>
 8019934:	1c43      	adds	r3, r0, #1
 8019936:	d102      	bne.n	801993e <_sbrk_r+0x1a>
 8019938:	682b      	ldr	r3, [r5, #0]
 801993a:	b103      	cbz	r3, 801993e <_sbrk_r+0x1a>
 801993c:	6023      	str	r3, [r4, #0]
 801993e:	bd38      	pop	{r3, r4, r5, pc}
 8019940:	2000b138 	.word	0x2000b138

08019944 <_write_r>:
 8019944:	b538      	push	{r3, r4, r5, lr}
 8019946:	4d07      	ldr	r5, [pc, #28]	@ (8019964 <_write_r+0x20>)
 8019948:	4604      	mov	r4, r0
 801994a:	4608      	mov	r0, r1
 801994c:	4611      	mov	r1, r2
 801994e:	2200      	movs	r2, #0
 8019950:	602a      	str	r2, [r5, #0]
 8019952:	461a      	mov	r2, r3
 8019954:	f7e8 fe20 	bl	8002598 <_write>
 8019958:	1c43      	adds	r3, r0, #1
 801995a:	d102      	bne.n	8019962 <_write_r+0x1e>
 801995c:	682b      	ldr	r3, [r5, #0]
 801995e:	b103      	cbz	r3, 8019962 <_write_r+0x1e>
 8019960:	6023      	str	r3, [r4, #0]
 8019962:	bd38      	pop	{r3, r4, r5, pc}
 8019964:	2000b138 	.word	0x2000b138

08019968 <__errno>:
 8019968:	4b01      	ldr	r3, [pc, #4]	@ (8019970 <__errno+0x8>)
 801996a:	6818      	ldr	r0, [r3, #0]
 801996c:	4770      	bx	lr
 801996e:	bf00      	nop
 8019970:	200002ac 	.word	0x200002ac

08019974 <__libc_init_array>:
 8019974:	b570      	push	{r4, r5, r6, lr}
 8019976:	4d0d      	ldr	r5, [pc, #52]	@ (80199ac <__libc_init_array+0x38>)
 8019978:	4c0d      	ldr	r4, [pc, #52]	@ (80199b0 <__libc_init_array+0x3c>)
 801997a:	1b64      	subs	r4, r4, r5
 801997c:	10a4      	asrs	r4, r4, #2
 801997e:	2600      	movs	r6, #0
 8019980:	42a6      	cmp	r6, r4
 8019982:	d109      	bne.n	8019998 <__libc_init_array+0x24>
 8019984:	4d0b      	ldr	r5, [pc, #44]	@ (80199b4 <__libc_init_array+0x40>)
 8019986:	4c0c      	ldr	r4, [pc, #48]	@ (80199b8 <__libc_init_array+0x44>)
 8019988:	f000 fe62 	bl	801a650 <_init>
 801998c:	1b64      	subs	r4, r4, r5
 801998e:	10a4      	asrs	r4, r4, #2
 8019990:	2600      	movs	r6, #0
 8019992:	42a6      	cmp	r6, r4
 8019994:	d105      	bne.n	80199a2 <__libc_init_array+0x2e>
 8019996:	bd70      	pop	{r4, r5, r6, pc}
 8019998:	f855 3b04 	ldr.w	r3, [r5], #4
 801999c:	4798      	blx	r3
 801999e:	3601      	adds	r6, #1
 80199a0:	e7ee      	b.n	8019980 <__libc_init_array+0xc>
 80199a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80199a6:	4798      	blx	r3
 80199a8:	3601      	adds	r6, #1
 80199aa:	e7f2      	b.n	8019992 <__libc_init_array+0x1e>
 80199ac:	0801b4b8 	.word	0x0801b4b8
 80199b0:	0801b4b8 	.word	0x0801b4b8
 80199b4:	0801b4b8 	.word	0x0801b4b8
 80199b8:	0801b4c0 	.word	0x0801b4c0

080199bc <__retarget_lock_init_recursive>:
 80199bc:	4770      	bx	lr

080199be <__retarget_lock_acquire_recursive>:
 80199be:	4770      	bx	lr

080199c0 <__retarget_lock_release_recursive>:
 80199c0:	4770      	bx	lr

080199c2 <strcpy>:
 80199c2:	4603      	mov	r3, r0
 80199c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80199c8:	f803 2b01 	strb.w	r2, [r3], #1
 80199cc:	2a00      	cmp	r2, #0
 80199ce:	d1f9      	bne.n	80199c4 <strcpy+0x2>
 80199d0:	4770      	bx	lr

080199d2 <memcpy>:
 80199d2:	440a      	add	r2, r1
 80199d4:	4291      	cmp	r1, r2
 80199d6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80199da:	d100      	bne.n	80199de <memcpy+0xc>
 80199dc:	4770      	bx	lr
 80199de:	b510      	push	{r4, lr}
 80199e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80199e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80199e8:	4291      	cmp	r1, r2
 80199ea:	d1f9      	bne.n	80199e0 <memcpy+0xe>
 80199ec:	bd10      	pop	{r4, pc}
	...

080199f0 <__assert_func>:
 80199f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80199f2:	4614      	mov	r4, r2
 80199f4:	461a      	mov	r2, r3
 80199f6:	4b09      	ldr	r3, [pc, #36]	@ (8019a1c <__assert_func+0x2c>)
 80199f8:	681b      	ldr	r3, [r3, #0]
 80199fa:	4605      	mov	r5, r0
 80199fc:	68d8      	ldr	r0, [r3, #12]
 80199fe:	b14c      	cbz	r4, 8019a14 <__assert_func+0x24>
 8019a00:	4b07      	ldr	r3, [pc, #28]	@ (8019a20 <__assert_func+0x30>)
 8019a02:	9100      	str	r1, [sp, #0]
 8019a04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019a08:	4906      	ldr	r1, [pc, #24]	@ (8019a24 <__assert_func+0x34>)
 8019a0a:	462b      	mov	r3, r5
 8019a0c:	f000 fd3e 	bl	801a48c <fiprintf>
 8019a10:	f000 fdd2 	bl	801a5b8 <abort>
 8019a14:	4b04      	ldr	r3, [pc, #16]	@ (8019a28 <__assert_func+0x38>)
 8019a16:	461c      	mov	r4, r3
 8019a18:	e7f3      	b.n	8019a02 <__assert_func+0x12>
 8019a1a:	bf00      	nop
 8019a1c:	200002ac 	.word	0x200002ac
 8019a20:	0801b33f 	.word	0x0801b33f
 8019a24:	0801b34c 	.word	0x0801b34c
 8019a28:	0801b37a 	.word	0x0801b37a

08019a2c <__env_lock>:
 8019a2c:	4801      	ldr	r0, [pc, #4]	@ (8019a34 <__env_lock+0x8>)
 8019a2e:	f7ff bfc6 	b.w	80199be <__retarget_lock_acquire_recursive>
 8019a32:	bf00      	nop
 8019a34:	2000b13c 	.word	0x2000b13c

08019a38 <__env_unlock>:
 8019a38:	4801      	ldr	r0, [pc, #4]	@ (8019a40 <__env_unlock+0x8>)
 8019a3a:	f7ff bfc1 	b.w	80199c0 <__retarget_lock_release_recursive>
 8019a3e:	bf00      	nop
 8019a40:	2000b13c 	.word	0x2000b13c

08019a44 <_free_r>:
 8019a44:	b538      	push	{r3, r4, r5, lr}
 8019a46:	4605      	mov	r5, r0
 8019a48:	2900      	cmp	r1, #0
 8019a4a:	d041      	beq.n	8019ad0 <_free_r+0x8c>
 8019a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019a50:	1f0c      	subs	r4, r1, #4
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	bfb8      	it	lt
 8019a56:	18e4      	addlt	r4, r4, r3
 8019a58:	f7ff fb2a 	bl	80190b0 <__malloc_lock>
 8019a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8019ad4 <_free_r+0x90>)
 8019a5e:	6813      	ldr	r3, [r2, #0]
 8019a60:	b933      	cbnz	r3, 8019a70 <_free_r+0x2c>
 8019a62:	6063      	str	r3, [r4, #4]
 8019a64:	6014      	str	r4, [r2, #0]
 8019a66:	4628      	mov	r0, r5
 8019a68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019a6c:	f7ff bb26 	b.w	80190bc <__malloc_unlock>
 8019a70:	42a3      	cmp	r3, r4
 8019a72:	d908      	bls.n	8019a86 <_free_r+0x42>
 8019a74:	6820      	ldr	r0, [r4, #0]
 8019a76:	1821      	adds	r1, r4, r0
 8019a78:	428b      	cmp	r3, r1
 8019a7a:	bf01      	itttt	eq
 8019a7c:	6819      	ldreq	r1, [r3, #0]
 8019a7e:	685b      	ldreq	r3, [r3, #4]
 8019a80:	1809      	addeq	r1, r1, r0
 8019a82:	6021      	streq	r1, [r4, #0]
 8019a84:	e7ed      	b.n	8019a62 <_free_r+0x1e>
 8019a86:	461a      	mov	r2, r3
 8019a88:	685b      	ldr	r3, [r3, #4]
 8019a8a:	b10b      	cbz	r3, 8019a90 <_free_r+0x4c>
 8019a8c:	42a3      	cmp	r3, r4
 8019a8e:	d9fa      	bls.n	8019a86 <_free_r+0x42>
 8019a90:	6811      	ldr	r1, [r2, #0]
 8019a92:	1850      	adds	r0, r2, r1
 8019a94:	42a0      	cmp	r0, r4
 8019a96:	d10b      	bne.n	8019ab0 <_free_r+0x6c>
 8019a98:	6820      	ldr	r0, [r4, #0]
 8019a9a:	4401      	add	r1, r0
 8019a9c:	1850      	adds	r0, r2, r1
 8019a9e:	4283      	cmp	r3, r0
 8019aa0:	6011      	str	r1, [r2, #0]
 8019aa2:	d1e0      	bne.n	8019a66 <_free_r+0x22>
 8019aa4:	6818      	ldr	r0, [r3, #0]
 8019aa6:	685b      	ldr	r3, [r3, #4]
 8019aa8:	6053      	str	r3, [r2, #4]
 8019aaa:	4408      	add	r0, r1
 8019aac:	6010      	str	r0, [r2, #0]
 8019aae:	e7da      	b.n	8019a66 <_free_r+0x22>
 8019ab0:	d902      	bls.n	8019ab8 <_free_r+0x74>
 8019ab2:	230c      	movs	r3, #12
 8019ab4:	602b      	str	r3, [r5, #0]
 8019ab6:	e7d6      	b.n	8019a66 <_free_r+0x22>
 8019ab8:	6820      	ldr	r0, [r4, #0]
 8019aba:	1821      	adds	r1, r4, r0
 8019abc:	428b      	cmp	r3, r1
 8019abe:	bf04      	itt	eq
 8019ac0:	6819      	ldreq	r1, [r3, #0]
 8019ac2:	685b      	ldreq	r3, [r3, #4]
 8019ac4:	6063      	str	r3, [r4, #4]
 8019ac6:	bf04      	itt	eq
 8019ac8:	1809      	addeq	r1, r1, r0
 8019aca:	6021      	streq	r1, [r4, #0]
 8019acc:	6054      	str	r4, [r2, #4]
 8019ace:	e7ca      	b.n	8019a66 <_free_r+0x22>
 8019ad0:	bd38      	pop	{r3, r4, r5, pc}
 8019ad2:	bf00      	nop
 8019ad4:	2000aff8 	.word	0x2000aff8

08019ad8 <_malloc_usable_size_r>:
 8019ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019adc:	1f18      	subs	r0, r3, #4
 8019ade:	2b00      	cmp	r3, #0
 8019ae0:	bfbc      	itt	lt
 8019ae2:	580b      	ldrlt	r3, [r1, r0]
 8019ae4:	18c0      	addlt	r0, r0, r3
 8019ae6:	4770      	bx	lr

08019ae8 <__ssputs_r>:
 8019ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019aec:	688e      	ldr	r6, [r1, #8]
 8019aee:	461f      	mov	r7, r3
 8019af0:	42be      	cmp	r6, r7
 8019af2:	680b      	ldr	r3, [r1, #0]
 8019af4:	4682      	mov	sl, r0
 8019af6:	460c      	mov	r4, r1
 8019af8:	4690      	mov	r8, r2
 8019afa:	d82d      	bhi.n	8019b58 <__ssputs_r+0x70>
 8019afc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019b00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019b04:	d026      	beq.n	8019b54 <__ssputs_r+0x6c>
 8019b06:	6965      	ldr	r5, [r4, #20]
 8019b08:	6909      	ldr	r1, [r1, #16]
 8019b0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019b0e:	eba3 0901 	sub.w	r9, r3, r1
 8019b12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019b16:	1c7b      	adds	r3, r7, #1
 8019b18:	444b      	add	r3, r9
 8019b1a:	106d      	asrs	r5, r5, #1
 8019b1c:	429d      	cmp	r5, r3
 8019b1e:	bf38      	it	cc
 8019b20:	461d      	movcc	r5, r3
 8019b22:	0553      	lsls	r3, r2, #21
 8019b24:	d527      	bpl.n	8019b76 <__ssputs_r+0x8e>
 8019b26:	4629      	mov	r1, r5
 8019b28:	f7ff fa42 	bl	8018fb0 <_malloc_r>
 8019b2c:	4606      	mov	r6, r0
 8019b2e:	b360      	cbz	r0, 8019b8a <__ssputs_r+0xa2>
 8019b30:	6921      	ldr	r1, [r4, #16]
 8019b32:	464a      	mov	r2, r9
 8019b34:	f7ff ff4d 	bl	80199d2 <memcpy>
 8019b38:	89a3      	ldrh	r3, [r4, #12]
 8019b3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019b42:	81a3      	strh	r3, [r4, #12]
 8019b44:	6126      	str	r6, [r4, #16]
 8019b46:	6165      	str	r5, [r4, #20]
 8019b48:	444e      	add	r6, r9
 8019b4a:	eba5 0509 	sub.w	r5, r5, r9
 8019b4e:	6026      	str	r6, [r4, #0]
 8019b50:	60a5      	str	r5, [r4, #8]
 8019b52:	463e      	mov	r6, r7
 8019b54:	42be      	cmp	r6, r7
 8019b56:	d900      	bls.n	8019b5a <__ssputs_r+0x72>
 8019b58:	463e      	mov	r6, r7
 8019b5a:	6820      	ldr	r0, [r4, #0]
 8019b5c:	4632      	mov	r2, r6
 8019b5e:	4641      	mov	r1, r8
 8019b60:	f7ff fe54 	bl	801980c <memmove>
 8019b64:	68a3      	ldr	r3, [r4, #8]
 8019b66:	1b9b      	subs	r3, r3, r6
 8019b68:	60a3      	str	r3, [r4, #8]
 8019b6a:	6823      	ldr	r3, [r4, #0]
 8019b6c:	4433      	add	r3, r6
 8019b6e:	6023      	str	r3, [r4, #0]
 8019b70:	2000      	movs	r0, #0
 8019b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b76:	462a      	mov	r2, r5
 8019b78:	f7ff fb1a 	bl	80191b0 <_realloc_r>
 8019b7c:	4606      	mov	r6, r0
 8019b7e:	2800      	cmp	r0, #0
 8019b80:	d1e0      	bne.n	8019b44 <__ssputs_r+0x5c>
 8019b82:	6921      	ldr	r1, [r4, #16]
 8019b84:	4650      	mov	r0, sl
 8019b86:	f7ff ff5d 	bl	8019a44 <_free_r>
 8019b8a:	230c      	movs	r3, #12
 8019b8c:	f8ca 3000 	str.w	r3, [sl]
 8019b90:	89a3      	ldrh	r3, [r4, #12]
 8019b92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b96:	81a3      	strh	r3, [r4, #12]
 8019b98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019b9c:	e7e9      	b.n	8019b72 <__ssputs_r+0x8a>
	...

08019ba0 <_svfiprintf_r>:
 8019ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ba4:	4698      	mov	r8, r3
 8019ba6:	898b      	ldrh	r3, [r1, #12]
 8019ba8:	061b      	lsls	r3, r3, #24
 8019baa:	b09d      	sub	sp, #116	@ 0x74
 8019bac:	4607      	mov	r7, r0
 8019bae:	460d      	mov	r5, r1
 8019bb0:	4614      	mov	r4, r2
 8019bb2:	d510      	bpl.n	8019bd6 <_svfiprintf_r+0x36>
 8019bb4:	690b      	ldr	r3, [r1, #16]
 8019bb6:	b973      	cbnz	r3, 8019bd6 <_svfiprintf_r+0x36>
 8019bb8:	2140      	movs	r1, #64	@ 0x40
 8019bba:	f7ff f9f9 	bl	8018fb0 <_malloc_r>
 8019bbe:	6028      	str	r0, [r5, #0]
 8019bc0:	6128      	str	r0, [r5, #16]
 8019bc2:	b930      	cbnz	r0, 8019bd2 <_svfiprintf_r+0x32>
 8019bc4:	230c      	movs	r3, #12
 8019bc6:	603b      	str	r3, [r7, #0]
 8019bc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019bcc:	b01d      	add	sp, #116	@ 0x74
 8019bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bd2:	2340      	movs	r3, #64	@ 0x40
 8019bd4:	616b      	str	r3, [r5, #20]
 8019bd6:	2300      	movs	r3, #0
 8019bd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8019bda:	2320      	movs	r3, #32
 8019bdc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019be0:	f8cd 800c 	str.w	r8, [sp, #12]
 8019be4:	2330      	movs	r3, #48	@ 0x30
 8019be6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019d84 <_svfiprintf_r+0x1e4>
 8019bea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019bee:	f04f 0901 	mov.w	r9, #1
 8019bf2:	4623      	mov	r3, r4
 8019bf4:	469a      	mov	sl, r3
 8019bf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019bfa:	b10a      	cbz	r2, 8019c00 <_svfiprintf_r+0x60>
 8019bfc:	2a25      	cmp	r2, #37	@ 0x25
 8019bfe:	d1f9      	bne.n	8019bf4 <_svfiprintf_r+0x54>
 8019c00:	ebba 0b04 	subs.w	fp, sl, r4
 8019c04:	d00b      	beq.n	8019c1e <_svfiprintf_r+0x7e>
 8019c06:	465b      	mov	r3, fp
 8019c08:	4622      	mov	r2, r4
 8019c0a:	4629      	mov	r1, r5
 8019c0c:	4638      	mov	r0, r7
 8019c0e:	f7ff ff6b 	bl	8019ae8 <__ssputs_r>
 8019c12:	3001      	adds	r0, #1
 8019c14:	f000 80a7 	beq.w	8019d66 <_svfiprintf_r+0x1c6>
 8019c18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019c1a:	445a      	add	r2, fp
 8019c1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8019c1e:	f89a 3000 	ldrb.w	r3, [sl]
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	f000 809f 	beq.w	8019d66 <_svfiprintf_r+0x1c6>
 8019c28:	2300      	movs	r3, #0
 8019c2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019c2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019c32:	f10a 0a01 	add.w	sl, sl, #1
 8019c36:	9304      	str	r3, [sp, #16]
 8019c38:	9307      	str	r3, [sp, #28]
 8019c3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019c3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8019c40:	4654      	mov	r4, sl
 8019c42:	2205      	movs	r2, #5
 8019c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c48:	484e      	ldr	r0, [pc, #312]	@ (8019d84 <_svfiprintf_r+0x1e4>)
 8019c4a:	f7e6 fb01 	bl	8000250 <memchr>
 8019c4e:	9a04      	ldr	r2, [sp, #16]
 8019c50:	b9d8      	cbnz	r0, 8019c8a <_svfiprintf_r+0xea>
 8019c52:	06d0      	lsls	r0, r2, #27
 8019c54:	bf44      	itt	mi
 8019c56:	2320      	movmi	r3, #32
 8019c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019c5c:	0711      	lsls	r1, r2, #28
 8019c5e:	bf44      	itt	mi
 8019c60:	232b      	movmi	r3, #43	@ 0x2b
 8019c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019c66:	f89a 3000 	ldrb.w	r3, [sl]
 8019c6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8019c6c:	d015      	beq.n	8019c9a <_svfiprintf_r+0xfa>
 8019c6e:	9a07      	ldr	r2, [sp, #28]
 8019c70:	4654      	mov	r4, sl
 8019c72:	2000      	movs	r0, #0
 8019c74:	f04f 0c0a 	mov.w	ip, #10
 8019c78:	4621      	mov	r1, r4
 8019c7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019c7e:	3b30      	subs	r3, #48	@ 0x30
 8019c80:	2b09      	cmp	r3, #9
 8019c82:	d94b      	bls.n	8019d1c <_svfiprintf_r+0x17c>
 8019c84:	b1b0      	cbz	r0, 8019cb4 <_svfiprintf_r+0x114>
 8019c86:	9207      	str	r2, [sp, #28]
 8019c88:	e014      	b.n	8019cb4 <_svfiprintf_r+0x114>
 8019c8a:	eba0 0308 	sub.w	r3, r0, r8
 8019c8e:	fa09 f303 	lsl.w	r3, r9, r3
 8019c92:	4313      	orrs	r3, r2
 8019c94:	9304      	str	r3, [sp, #16]
 8019c96:	46a2      	mov	sl, r4
 8019c98:	e7d2      	b.n	8019c40 <_svfiprintf_r+0xa0>
 8019c9a:	9b03      	ldr	r3, [sp, #12]
 8019c9c:	1d19      	adds	r1, r3, #4
 8019c9e:	681b      	ldr	r3, [r3, #0]
 8019ca0:	9103      	str	r1, [sp, #12]
 8019ca2:	2b00      	cmp	r3, #0
 8019ca4:	bfbb      	ittet	lt
 8019ca6:	425b      	neglt	r3, r3
 8019ca8:	f042 0202 	orrlt.w	r2, r2, #2
 8019cac:	9307      	strge	r3, [sp, #28]
 8019cae:	9307      	strlt	r3, [sp, #28]
 8019cb0:	bfb8      	it	lt
 8019cb2:	9204      	strlt	r2, [sp, #16]
 8019cb4:	7823      	ldrb	r3, [r4, #0]
 8019cb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8019cb8:	d10a      	bne.n	8019cd0 <_svfiprintf_r+0x130>
 8019cba:	7863      	ldrb	r3, [r4, #1]
 8019cbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8019cbe:	d132      	bne.n	8019d26 <_svfiprintf_r+0x186>
 8019cc0:	9b03      	ldr	r3, [sp, #12]
 8019cc2:	1d1a      	adds	r2, r3, #4
 8019cc4:	681b      	ldr	r3, [r3, #0]
 8019cc6:	9203      	str	r2, [sp, #12]
 8019cc8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019ccc:	3402      	adds	r4, #2
 8019cce:	9305      	str	r3, [sp, #20]
 8019cd0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019d94 <_svfiprintf_r+0x1f4>
 8019cd4:	7821      	ldrb	r1, [r4, #0]
 8019cd6:	2203      	movs	r2, #3
 8019cd8:	4650      	mov	r0, sl
 8019cda:	f7e6 fab9 	bl	8000250 <memchr>
 8019cde:	b138      	cbz	r0, 8019cf0 <_svfiprintf_r+0x150>
 8019ce0:	9b04      	ldr	r3, [sp, #16]
 8019ce2:	eba0 000a 	sub.w	r0, r0, sl
 8019ce6:	2240      	movs	r2, #64	@ 0x40
 8019ce8:	4082      	lsls	r2, r0
 8019cea:	4313      	orrs	r3, r2
 8019cec:	3401      	adds	r4, #1
 8019cee:	9304      	str	r3, [sp, #16]
 8019cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019cf4:	4824      	ldr	r0, [pc, #144]	@ (8019d88 <_svfiprintf_r+0x1e8>)
 8019cf6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019cfa:	2206      	movs	r2, #6
 8019cfc:	f7e6 faa8 	bl	8000250 <memchr>
 8019d00:	2800      	cmp	r0, #0
 8019d02:	d036      	beq.n	8019d72 <_svfiprintf_r+0x1d2>
 8019d04:	4b21      	ldr	r3, [pc, #132]	@ (8019d8c <_svfiprintf_r+0x1ec>)
 8019d06:	bb1b      	cbnz	r3, 8019d50 <_svfiprintf_r+0x1b0>
 8019d08:	9b03      	ldr	r3, [sp, #12]
 8019d0a:	3307      	adds	r3, #7
 8019d0c:	f023 0307 	bic.w	r3, r3, #7
 8019d10:	3308      	adds	r3, #8
 8019d12:	9303      	str	r3, [sp, #12]
 8019d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d16:	4433      	add	r3, r6
 8019d18:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d1a:	e76a      	b.n	8019bf2 <_svfiprintf_r+0x52>
 8019d1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8019d20:	460c      	mov	r4, r1
 8019d22:	2001      	movs	r0, #1
 8019d24:	e7a8      	b.n	8019c78 <_svfiprintf_r+0xd8>
 8019d26:	2300      	movs	r3, #0
 8019d28:	3401      	adds	r4, #1
 8019d2a:	9305      	str	r3, [sp, #20]
 8019d2c:	4619      	mov	r1, r3
 8019d2e:	f04f 0c0a 	mov.w	ip, #10
 8019d32:	4620      	mov	r0, r4
 8019d34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019d38:	3a30      	subs	r2, #48	@ 0x30
 8019d3a:	2a09      	cmp	r2, #9
 8019d3c:	d903      	bls.n	8019d46 <_svfiprintf_r+0x1a6>
 8019d3e:	2b00      	cmp	r3, #0
 8019d40:	d0c6      	beq.n	8019cd0 <_svfiprintf_r+0x130>
 8019d42:	9105      	str	r1, [sp, #20]
 8019d44:	e7c4      	b.n	8019cd0 <_svfiprintf_r+0x130>
 8019d46:	fb0c 2101 	mla	r1, ip, r1, r2
 8019d4a:	4604      	mov	r4, r0
 8019d4c:	2301      	movs	r3, #1
 8019d4e:	e7f0      	b.n	8019d32 <_svfiprintf_r+0x192>
 8019d50:	ab03      	add	r3, sp, #12
 8019d52:	9300      	str	r3, [sp, #0]
 8019d54:	462a      	mov	r2, r5
 8019d56:	4b0e      	ldr	r3, [pc, #56]	@ (8019d90 <_svfiprintf_r+0x1f0>)
 8019d58:	a904      	add	r1, sp, #16
 8019d5a:	4638      	mov	r0, r7
 8019d5c:	f3af 8000 	nop.w
 8019d60:	1c42      	adds	r2, r0, #1
 8019d62:	4606      	mov	r6, r0
 8019d64:	d1d6      	bne.n	8019d14 <_svfiprintf_r+0x174>
 8019d66:	89ab      	ldrh	r3, [r5, #12]
 8019d68:	065b      	lsls	r3, r3, #25
 8019d6a:	f53f af2d 	bmi.w	8019bc8 <_svfiprintf_r+0x28>
 8019d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019d70:	e72c      	b.n	8019bcc <_svfiprintf_r+0x2c>
 8019d72:	ab03      	add	r3, sp, #12
 8019d74:	9300      	str	r3, [sp, #0]
 8019d76:	462a      	mov	r2, r5
 8019d78:	4b05      	ldr	r3, [pc, #20]	@ (8019d90 <_svfiprintf_r+0x1f0>)
 8019d7a:	a904      	add	r1, sp, #16
 8019d7c:	4638      	mov	r0, r7
 8019d7e:	f000 f9bb 	bl	801a0f8 <_printf_i>
 8019d82:	e7ed      	b.n	8019d60 <_svfiprintf_r+0x1c0>
 8019d84:	0801b37b 	.word	0x0801b37b
 8019d88:	0801b385 	.word	0x0801b385
 8019d8c:	00000000 	.word	0x00000000
 8019d90:	08019ae9 	.word	0x08019ae9
 8019d94:	0801b381 	.word	0x0801b381

08019d98 <__sfputc_r>:
 8019d98:	6893      	ldr	r3, [r2, #8]
 8019d9a:	3b01      	subs	r3, #1
 8019d9c:	2b00      	cmp	r3, #0
 8019d9e:	b410      	push	{r4}
 8019da0:	6093      	str	r3, [r2, #8]
 8019da2:	da08      	bge.n	8019db6 <__sfputc_r+0x1e>
 8019da4:	6994      	ldr	r4, [r2, #24]
 8019da6:	42a3      	cmp	r3, r4
 8019da8:	db01      	blt.n	8019dae <__sfputc_r+0x16>
 8019daa:	290a      	cmp	r1, #10
 8019dac:	d103      	bne.n	8019db6 <__sfputc_r+0x1e>
 8019dae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019db2:	f7ff bc87 	b.w	80196c4 <__swbuf_r>
 8019db6:	6813      	ldr	r3, [r2, #0]
 8019db8:	1c58      	adds	r0, r3, #1
 8019dba:	6010      	str	r0, [r2, #0]
 8019dbc:	7019      	strb	r1, [r3, #0]
 8019dbe:	4608      	mov	r0, r1
 8019dc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019dc4:	4770      	bx	lr

08019dc6 <__sfputs_r>:
 8019dc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019dc8:	4606      	mov	r6, r0
 8019dca:	460f      	mov	r7, r1
 8019dcc:	4614      	mov	r4, r2
 8019dce:	18d5      	adds	r5, r2, r3
 8019dd0:	42ac      	cmp	r4, r5
 8019dd2:	d101      	bne.n	8019dd8 <__sfputs_r+0x12>
 8019dd4:	2000      	movs	r0, #0
 8019dd6:	e007      	b.n	8019de8 <__sfputs_r+0x22>
 8019dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ddc:	463a      	mov	r2, r7
 8019dde:	4630      	mov	r0, r6
 8019de0:	f7ff ffda 	bl	8019d98 <__sfputc_r>
 8019de4:	1c43      	adds	r3, r0, #1
 8019de6:	d1f3      	bne.n	8019dd0 <__sfputs_r+0xa>
 8019de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019dec <_vfiprintf_r>:
 8019dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019df0:	460d      	mov	r5, r1
 8019df2:	b09d      	sub	sp, #116	@ 0x74
 8019df4:	4614      	mov	r4, r2
 8019df6:	4698      	mov	r8, r3
 8019df8:	4606      	mov	r6, r0
 8019dfa:	b118      	cbz	r0, 8019e04 <_vfiprintf_r+0x18>
 8019dfc:	6a03      	ldr	r3, [r0, #32]
 8019dfe:	b90b      	cbnz	r3, 8019e04 <_vfiprintf_r+0x18>
 8019e00:	f7ff fb08 	bl	8019414 <__sinit>
 8019e04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e06:	07d9      	lsls	r1, r3, #31
 8019e08:	d405      	bmi.n	8019e16 <_vfiprintf_r+0x2a>
 8019e0a:	89ab      	ldrh	r3, [r5, #12]
 8019e0c:	059a      	lsls	r2, r3, #22
 8019e0e:	d402      	bmi.n	8019e16 <_vfiprintf_r+0x2a>
 8019e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e12:	f7ff fdd4 	bl	80199be <__retarget_lock_acquire_recursive>
 8019e16:	89ab      	ldrh	r3, [r5, #12]
 8019e18:	071b      	lsls	r3, r3, #28
 8019e1a:	d501      	bpl.n	8019e20 <_vfiprintf_r+0x34>
 8019e1c:	692b      	ldr	r3, [r5, #16]
 8019e1e:	b99b      	cbnz	r3, 8019e48 <_vfiprintf_r+0x5c>
 8019e20:	4629      	mov	r1, r5
 8019e22:	4630      	mov	r0, r6
 8019e24:	f7ff fc8c 	bl	8019740 <__swsetup_r>
 8019e28:	b170      	cbz	r0, 8019e48 <_vfiprintf_r+0x5c>
 8019e2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e2c:	07dc      	lsls	r4, r3, #31
 8019e2e:	d504      	bpl.n	8019e3a <_vfiprintf_r+0x4e>
 8019e30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019e34:	b01d      	add	sp, #116	@ 0x74
 8019e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e3a:	89ab      	ldrh	r3, [r5, #12]
 8019e3c:	0598      	lsls	r0, r3, #22
 8019e3e:	d4f7      	bmi.n	8019e30 <_vfiprintf_r+0x44>
 8019e40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e42:	f7ff fdbd 	bl	80199c0 <__retarget_lock_release_recursive>
 8019e46:	e7f3      	b.n	8019e30 <_vfiprintf_r+0x44>
 8019e48:	2300      	movs	r3, #0
 8019e4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e4c:	2320      	movs	r3, #32
 8019e4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019e52:	f8cd 800c 	str.w	r8, [sp, #12]
 8019e56:	2330      	movs	r3, #48	@ 0x30
 8019e58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a008 <_vfiprintf_r+0x21c>
 8019e5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019e60:	f04f 0901 	mov.w	r9, #1
 8019e64:	4623      	mov	r3, r4
 8019e66:	469a      	mov	sl, r3
 8019e68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019e6c:	b10a      	cbz	r2, 8019e72 <_vfiprintf_r+0x86>
 8019e6e:	2a25      	cmp	r2, #37	@ 0x25
 8019e70:	d1f9      	bne.n	8019e66 <_vfiprintf_r+0x7a>
 8019e72:	ebba 0b04 	subs.w	fp, sl, r4
 8019e76:	d00b      	beq.n	8019e90 <_vfiprintf_r+0xa4>
 8019e78:	465b      	mov	r3, fp
 8019e7a:	4622      	mov	r2, r4
 8019e7c:	4629      	mov	r1, r5
 8019e7e:	4630      	mov	r0, r6
 8019e80:	f7ff ffa1 	bl	8019dc6 <__sfputs_r>
 8019e84:	3001      	adds	r0, #1
 8019e86:	f000 80a7 	beq.w	8019fd8 <_vfiprintf_r+0x1ec>
 8019e8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019e8c:	445a      	add	r2, fp
 8019e8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8019e90:	f89a 3000 	ldrb.w	r3, [sl]
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	f000 809f 	beq.w	8019fd8 <_vfiprintf_r+0x1ec>
 8019e9a:	2300      	movs	r3, #0
 8019e9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019ea0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019ea4:	f10a 0a01 	add.w	sl, sl, #1
 8019ea8:	9304      	str	r3, [sp, #16]
 8019eaa:	9307      	str	r3, [sp, #28]
 8019eac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019eb0:	931a      	str	r3, [sp, #104]	@ 0x68
 8019eb2:	4654      	mov	r4, sl
 8019eb4:	2205      	movs	r2, #5
 8019eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019eba:	4853      	ldr	r0, [pc, #332]	@ (801a008 <_vfiprintf_r+0x21c>)
 8019ebc:	f7e6 f9c8 	bl	8000250 <memchr>
 8019ec0:	9a04      	ldr	r2, [sp, #16]
 8019ec2:	b9d8      	cbnz	r0, 8019efc <_vfiprintf_r+0x110>
 8019ec4:	06d1      	lsls	r1, r2, #27
 8019ec6:	bf44      	itt	mi
 8019ec8:	2320      	movmi	r3, #32
 8019eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019ece:	0713      	lsls	r3, r2, #28
 8019ed0:	bf44      	itt	mi
 8019ed2:	232b      	movmi	r3, #43	@ 0x2b
 8019ed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019ed8:	f89a 3000 	ldrb.w	r3, [sl]
 8019edc:	2b2a      	cmp	r3, #42	@ 0x2a
 8019ede:	d015      	beq.n	8019f0c <_vfiprintf_r+0x120>
 8019ee0:	9a07      	ldr	r2, [sp, #28]
 8019ee2:	4654      	mov	r4, sl
 8019ee4:	2000      	movs	r0, #0
 8019ee6:	f04f 0c0a 	mov.w	ip, #10
 8019eea:	4621      	mov	r1, r4
 8019eec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019ef0:	3b30      	subs	r3, #48	@ 0x30
 8019ef2:	2b09      	cmp	r3, #9
 8019ef4:	d94b      	bls.n	8019f8e <_vfiprintf_r+0x1a2>
 8019ef6:	b1b0      	cbz	r0, 8019f26 <_vfiprintf_r+0x13a>
 8019ef8:	9207      	str	r2, [sp, #28]
 8019efa:	e014      	b.n	8019f26 <_vfiprintf_r+0x13a>
 8019efc:	eba0 0308 	sub.w	r3, r0, r8
 8019f00:	fa09 f303 	lsl.w	r3, r9, r3
 8019f04:	4313      	orrs	r3, r2
 8019f06:	9304      	str	r3, [sp, #16]
 8019f08:	46a2      	mov	sl, r4
 8019f0a:	e7d2      	b.n	8019eb2 <_vfiprintf_r+0xc6>
 8019f0c:	9b03      	ldr	r3, [sp, #12]
 8019f0e:	1d19      	adds	r1, r3, #4
 8019f10:	681b      	ldr	r3, [r3, #0]
 8019f12:	9103      	str	r1, [sp, #12]
 8019f14:	2b00      	cmp	r3, #0
 8019f16:	bfbb      	ittet	lt
 8019f18:	425b      	neglt	r3, r3
 8019f1a:	f042 0202 	orrlt.w	r2, r2, #2
 8019f1e:	9307      	strge	r3, [sp, #28]
 8019f20:	9307      	strlt	r3, [sp, #28]
 8019f22:	bfb8      	it	lt
 8019f24:	9204      	strlt	r2, [sp, #16]
 8019f26:	7823      	ldrb	r3, [r4, #0]
 8019f28:	2b2e      	cmp	r3, #46	@ 0x2e
 8019f2a:	d10a      	bne.n	8019f42 <_vfiprintf_r+0x156>
 8019f2c:	7863      	ldrb	r3, [r4, #1]
 8019f2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8019f30:	d132      	bne.n	8019f98 <_vfiprintf_r+0x1ac>
 8019f32:	9b03      	ldr	r3, [sp, #12]
 8019f34:	1d1a      	adds	r2, r3, #4
 8019f36:	681b      	ldr	r3, [r3, #0]
 8019f38:	9203      	str	r2, [sp, #12]
 8019f3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019f3e:	3402      	adds	r4, #2
 8019f40:	9305      	str	r3, [sp, #20]
 8019f42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a018 <_vfiprintf_r+0x22c>
 8019f46:	7821      	ldrb	r1, [r4, #0]
 8019f48:	2203      	movs	r2, #3
 8019f4a:	4650      	mov	r0, sl
 8019f4c:	f7e6 f980 	bl	8000250 <memchr>
 8019f50:	b138      	cbz	r0, 8019f62 <_vfiprintf_r+0x176>
 8019f52:	9b04      	ldr	r3, [sp, #16]
 8019f54:	eba0 000a 	sub.w	r0, r0, sl
 8019f58:	2240      	movs	r2, #64	@ 0x40
 8019f5a:	4082      	lsls	r2, r0
 8019f5c:	4313      	orrs	r3, r2
 8019f5e:	3401      	adds	r4, #1
 8019f60:	9304      	str	r3, [sp, #16]
 8019f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f66:	4829      	ldr	r0, [pc, #164]	@ (801a00c <_vfiprintf_r+0x220>)
 8019f68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019f6c:	2206      	movs	r2, #6
 8019f6e:	f7e6 f96f 	bl	8000250 <memchr>
 8019f72:	2800      	cmp	r0, #0
 8019f74:	d03f      	beq.n	8019ff6 <_vfiprintf_r+0x20a>
 8019f76:	4b26      	ldr	r3, [pc, #152]	@ (801a010 <_vfiprintf_r+0x224>)
 8019f78:	bb1b      	cbnz	r3, 8019fc2 <_vfiprintf_r+0x1d6>
 8019f7a:	9b03      	ldr	r3, [sp, #12]
 8019f7c:	3307      	adds	r3, #7
 8019f7e:	f023 0307 	bic.w	r3, r3, #7
 8019f82:	3308      	adds	r3, #8
 8019f84:	9303      	str	r3, [sp, #12]
 8019f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019f88:	443b      	add	r3, r7
 8019f8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8019f8c:	e76a      	b.n	8019e64 <_vfiprintf_r+0x78>
 8019f8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8019f92:	460c      	mov	r4, r1
 8019f94:	2001      	movs	r0, #1
 8019f96:	e7a8      	b.n	8019eea <_vfiprintf_r+0xfe>
 8019f98:	2300      	movs	r3, #0
 8019f9a:	3401      	adds	r4, #1
 8019f9c:	9305      	str	r3, [sp, #20]
 8019f9e:	4619      	mov	r1, r3
 8019fa0:	f04f 0c0a 	mov.w	ip, #10
 8019fa4:	4620      	mov	r0, r4
 8019fa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019faa:	3a30      	subs	r2, #48	@ 0x30
 8019fac:	2a09      	cmp	r2, #9
 8019fae:	d903      	bls.n	8019fb8 <_vfiprintf_r+0x1cc>
 8019fb0:	2b00      	cmp	r3, #0
 8019fb2:	d0c6      	beq.n	8019f42 <_vfiprintf_r+0x156>
 8019fb4:	9105      	str	r1, [sp, #20]
 8019fb6:	e7c4      	b.n	8019f42 <_vfiprintf_r+0x156>
 8019fb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8019fbc:	4604      	mov	r4, r0
 8019fbe:	2301      	movs	r3, #1
 8019fc0:	e7f0      	b.n	8019fa4 <_vfiprintf_r+0x1b8>
 8019fc2:	ab03      	add	r3, sp, #12
 8019fc4:	9300      	str	r3, [sp, #0]
 8019fc6:	462a      	mov	r2, r5
 8019fc8:	4b12      	ldr	r3, [pc, #72]	@ (801a014 <_vfiprintf_r+0x228>)
 8019fca:	a904      	add	r1, sp, #16
 8019fcc:	4630      	mov	r0, r6
 8019fce:	f3af 8000 	nop.w
 8019fd2:	4607      	mov	r7, r0
 8019fd4:	1c78      	adds	r0, r7, #1
 8019fd6:	d1d6      	bne.n	8019f86 <_vfiprintf_r+0x19a>
 8019fd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019fda:	07d9      	lsls	r1, r3, #31
 8019fdc:	d405      	bmi.n	8019fea <_vfiprintf_r+0x1fe>
 8019fde:	89ab      	ldrh	r3, [r5, #12]
 8019fe0:	059a      	lsls	r2, r3, #22
 8019fe2:	d402      	bmi.n	8019fea <_vfiprintf_r+0x1fe>
 8019fe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019fe6:	f7ff fceb 	bl	80199c0 <__retarget_lock_release_recursive>
 8019fea:	89ab      	ldrh	r3, [r5, #12]
 8019fec:	065b      	lsls	r3, r3, #25
 8019fee:	f53f af1f 	bmi.w	8019e30 <_vfiprintf_r+0x44>
 8019ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019ff4:	e71e      	b.n	8019e34 <_vfiprintf_r+0x48>
 8019ff6:	ab03      	add	r3, sp, #12
 8019ff8:	9300      	str	r3, [sp, #0]
 8019ffa:	462a      	mov	r2, r5
 8019ffc:	4b05      	ldr	r3, [pc, #20]	@ (801a014 <_vfiprintf_r+0x228>)
 8019ffe:	a904      	add	r1, sp, #16
 801a000:	4630      	mov	r0, r6
 801a002:	f000 f879 	bl	801a0f8 <_printf_i>
 801a006:	e7e4      	b.n	8019fd2 <_vfiprintf_r+0x1e6>
 801a008:	0801b37b 	.word	0x0801b37b
 801a00c:	0801b385 	.word	0x0801b385
 801a010:	00000000 	.word	0x00000000
 801a014:	08019dc7 	.word	0x08019dc7
 801a018:	0801b381 	.word	0x0801b381

0801a01c <_printf_common>:
 801a01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a020:	4616      	mov	r6, r2
 801a022:	4698      	mov	r8, r3
 801a024:	688a      	ldr	r2, [r1, #8]
 801a026:	690b      	ldr	r3, [r1, #16]
 801a028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a02c:	4293      	cmp	r3, r2
 801a02e:	bfb8      	it	lt
 801a030:	4613      	movlt	r3, r2
 801a032:	6033      	str	r3, [r6, #0]
 801a034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a038:	4607      	mov	r7, r0
 801a03a:	460c      	mov	r4, r1
 801a03c:	b10a      	cbz	r2, 801a042 <_printf_common+0x26>
 801a03e:	3301      	adds	r3, #1
 801a040:	6033      	str	r3, [r6, #0]
 801a042:	6823      	ldr	r3, [r4, #0]
 801a044:	0699      	lsls	r1, r3, #26
 801a046:	bf42      	ittt	mi
 801a048:	6833      	ldrmi	r3, [r6, #0]
 801a04a:	3302      	addmi	r3, #2
 801a04c:	6033      	strmi	r3, [r6, #0]
 801a04e:	6825      	ldr	r5, [r4, #0]
 801a050:	f015 0506 	ands.w	r5, r5, #6
 801a054:	d106      	bne.n	801a064 <_printf_common+0x48>
 801a056:	f104 0a19 	add.w	sl, r4, #25
 801a05a:	68e3      	ldr	r3, [r4, #12]
 801a05c:	6832      	ldr	r2, [r6, #0]
 801a05e:	1a9b      	subs	r3, r3, r2
 801a060:	42ab      	cmp	r3, r5
 801a062:	dc26      	bgt.n	801a0b2 <_printf_common+0x96>
 801a064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a068:	6822      	ldr	r2, [r4, #0]
 801a06a:	3b00      	subs	r3, #0
 801a06c:	bf18      	it	ne
 801a06e:	2301      	movne	r3, #1
 801a070:	0692      	lsls	r2, r2, #26
 801a072:	d42b      	bmi.n	801a0cc <_printf_common+0xb0>
 801a074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a078:	4641      	mov	r1, r8
 801a07a:	4638      	mov	r0, r7
 801a07c:	47c8      	blx	r9
 801a07e:	3001      	adds	r0, #1
 801a080:	d01e      	beq.n	801a0c0 <_printf_common+0xa4>
 801a082:	6823      	ldr	r3, [r4, #0]
 801a084:	6922      	ldr	r2, [r4, #16]
 801a086:	f003 0306 	and.w	r3, r3, #6
 801a08a:	2b04      	cmp	r3, #4
 801a08c:	bf02      	ittt	eq
 801a08e:	68e5      	ldreq	r5, [r4, #12]
 801a090:	6833      	ldreq	r3, [r6, #0]
 801a092:	1aed      	subeq	r5, r5, r3
 801a094:	68a3      	ldr	r3, [r4, #8]
 801a096:	bf0c      	ite	eq
 801a098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a09c:	2500      	movne	r5, #0
 801a09e:	4293      	cmp	r3, r2
 801a0a0:	bfc4      	itt	gt
 801a0a2:	1a9b      	subgt	r3, r3, r2
 801a0a4:	18ed      	addgt	r5, r5, r3
 801a0a6:	2600      	movs	r6, #0
 801a0a8:	341a      	adds	r4, #26
 801a0aa:	42b5      	cmp	r5, r6
 801a0ac:	d11a      	bne.n	801a0e4 <_printf_common+0xc8>
 801a0ae:	2000      	movs	r0, #0
 801a0b0:	e008      	b.n	801a0c4 <_printf_common+0xa8>
 801a0b2:	2301      	movs	r3, #1
 801a0b4:	4652      	mov	r2, sl
 801a0b6:	4641      	mov	r1, r8
 801a0b8:	4638      	mov	r0, r7
 801a0ba:	47c8      	blx	r9
 801a0bc:	3001      	adds	r0, #1
 801a0be:	d103      	bne.n	801a0c8 <_printf_common+0xac>
 801a0c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a0c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a0c8:	3501      	adds	r5, #1
 801a0ca:	e7c6      	b.n	801a05a <_printf_common+0x3e>
 801a0cc:	18e1      	adds	r1, r4, r3
 801a0ce:	1c5a      	adds	r2, r3, #1
 801a0d0:	2030      	movs	r0, #48	@ 0x30
 801a0d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a0d6:	4422      	add	r2, r4
 801a0d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a0dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a0e0:	3302      	adds	r3, #2
 801a0e2:	e7c7      	b.n	801a074 <_printf_common+0x58>
 801a0e4:	2301      	movs	r3, #1
 801a0e6:	4622      	mov	r2, r4
 801a0e8:	4641      	mov	r1, r8
 801a0ea:	4638      	mov	r0, r7
 801a0ec:	47c8      	blx	r9
 801a0ee:	3001      	adds	r0, #1
 801a0f0:	d0e6      	beq.n	801a0c0 <_printf_common+0xa4>
 801a0f2:	3601      	adds	r6, #1
 801a0f4:	e7d9      	b.n	801a0aa <_printf_common+0x8e>
	...

0801a0f8 <_printf_i>:
 801a0f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a0fc:	7e0f      	ldrb	r7, [r1, #24]
 801a0fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a100:	2f78      	cmp	r7, #120	@ 0x78
 801a102:	4691      	mov	r9, r2
 801a104:	4680      	mov	r8, r0
 801a106:	460c      	mov	r4, r1
 801a108:	469a      	mov	sl, r3
 801a10a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a10e:	d807      	bhi.n	801a120 <_printf_i+0x28>
 801a110:	2f62      	cmp	r7, #98	@ 0x62
 801a112:	d80a      	bhi.n	801a12a <_printf_i+0x32>
 801a114:	2f00      	cmp	r7, #0
 801a116:	f000 80d1 	beq.w	801a2bc <_printf_i+0x1c4>
 801a11a:	2f58      	cmp	r7, #88	@ 0x58
 801a11c:	f000 80b8 	beq.w	801a290 <_printf_i+0x198>
 801a120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a128:	e03a      	b.n	801a1a0 <_printf_i+0xa8>
 801a12a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a12e:	2b15      	cmp	r3, #21
 801a130:	d8f6      	bhi.n	801a120 <_printf_i+0x28>
 801a132:	a101      	add	r1, pc, #4	@ (adr r1, 801a138 <_printf_i+0x40>)
 801a134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a138:	0801a191 	.word	0x0801a191
 801a13c:	0801a1a5 	.word	0x0801a1a5
 801a140:	0801a121 	.word	0x0801a121
 801a144:	0801a121 	.word	0x0801a121
 801a148:	0801a121 	.word	0x0801a121
 801a14c:	0801a121 	.word	0x0801a121
 801a150:	0801a1a5 	.word	0x0801a1a5
 801a154:	0801a121 	.word	0x0801a121
 801a158:	0801a121 	.word	0x0801a121
 801a15c:	0801a121 	.word	0x0801a121
 801a160:	0801a121 	.word	0x0801a121
 801a164:	0801a2a3 	.word	0x0801a2a3
 801a168:	0801a1cf 	.word	0x0801a1cf
 801a16c:	0801a25d 	.word	0x0801a25d
 801a170:	0801a121 	.word	0x0801a121
 801a174:	0801a121 	.word	0x0801a121
 801a178:	0801a2c5 	.word	0x0801a2c5
 801a17c:	0801a121 	.word	0x0801a121
 801a180:	0801a1cf 	.word	0x0801a1cf
 801a184:	0801a121 	.word	0x0801a121
 801a188:	0801a121 	.word	0x0801a121
 801a18c:	0801a265 	.word	0x0801a265
 801a190:	6833      	ldr	r3, [r6, #0]
 801a192:	1d1a      	adds	r2, r3, #4
 801a194:	681b      	ldr	r3, [r3, #0]
 801a196:	6032      	str	r2, [r6, #0]
 801a198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a19c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a1a0:	2301      	movs	r3, #1
 801a1a2:	e09c      	b.n	801a2de <_printf_i+0x1e6>
 801a1a4:	6833      	ldr	r3, [r6, #0]
 801a1a6:	6820      	ldr	r0, [r4, #0]
 801a1a8:	1d19      	adds	r1, r3, #4
 801a1aa:	6031      	str	r1, [r6, #0]
 801a1ac:	0606      	lsls	r6, r0, #24
 801a1ae:	d501      	bpl.n	801a1b4 <_printf_i+0xbc>
 801a1b0:	681d      	ldr	r5, [r3, #0]
 801a1b2:	e003      	b.n	801a1bc <_printf_i+0xc4>
 801a1b4:	0645      	lsls	r5, r0, #25
 801a1b6:	d5fb      	bpl.n	801a1b0 <_printf_i+0xb8>
 801a1b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a1bc:	2d00      	cmp	r5, #0
 801a1be:	da03      	bge.n	801a1c8 <_printf_i+0xd0>
 801a1c0:	232d      	movs	r3, #45	@ 0x2d
 801a1c2:	426d      	negs	r5, r5
 801a1c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a1c8:	4858      	ldr	r0, [pc, #352]	@ (801a32c <_printf_i+0x234>)
 801a1ca:	230a      	movs	r3, #10
 801a1cc:	e011      	b.n	801a1f2 <_printf_i+0xfa>
 801a1ce:	6821      	ldr	r1, [r4, #0]
 801a1d0:	6833      	ldr	r3, [r6, #0]
 801a1d2:	0608      	lsls	r0, r1, #24
 801a1d4:	f853 5b04 	ldr.w	r5, [r3], #4
 801a1d8:	d402      	bmi.n	801a1e0 <_printf_i+0xe8>
 801a1da:	0649      	lsls	r1, r1, #25
 801a1dc:	bf48      	it	mi
 801a1de:	b2ad      	uxthmi	r5, r5
 801a1e0:	2f6f      	cmp	r7, #111	@ 0x6f
 801a1e2:	4852      	ldr	r0, [pc, #328]	@ (801a32c <_printf_i+0x234>)
 801a1e4:	6033      	str	r3, [r6, #0]
 801a1e6:	bf14      	ite	ne
 801a1e8:	230a      	movne	r3, #10
 801a1ea:	2308      	moveq	r3, #8
 801a1ec:	2100      	movs	r1, #0
 801a1ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a1f2:	6866      	ldr	r6, [r4, #4]
 801a1f4:	60a6      	str	r6, [r4, #8]
 801a1f6:	2e00      	cmp	r6, #0
 801a1f8:	db05      	blt.n	801a206 <_printf_i+0x10e>
 801a1fa:	6821      	ldr	r1, [r4, #0]
 801a1fc:	432e      	orrs	r6, r5
 801a1fe:	f021 0104 	bic.w	r1, r1, #4
 801a202:	6021      	str	r1, [r4, #0]
 801a204:	d04b      	beq.n	801a29e <_printf_i+0x1a6>
 801a206:	4616      	mov	r6, r2
 801a208:	fbb5 f1f3 	udiv	r1, r5, r3
 801a20c:	fb03 5711 	mls	r7, r3, r1, r5
 801a210:	5dc7      	ldrb	r7, [r0, r7]
 801a212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a216:	462f      	mov	r7, r5
 801a218:	42bb      	cmp	r3, r7
 801a21a:	460d      	mov	r5, r1
 801a21c:	d9f4      	bls.n	801a208 <_printf_i+0x110>
 801a21e:	2b08      	cmp	r3, #8
 801a220:	d10b      	bne.n	801a23a <_printf_i+0x142>
 801a222:	6823      	ldr	r3, [r4, #0]
 801a224:	07df      	lsls	r7, r3, #31
 801a226:	d508      	bpl.n	801a23a <_printf_i+0x142>
 801a228:	6923      	ldr	r3, [r4, #16]
 801a22a:	6861      	ldr	r1, [r4, #4]
 801a22c:	4299      	cmp	r1, r3
 801a22e:	bfde      	ittt	le
 801a230:	2330      	movle	r3, #48	@ 0x30
 801a232:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a236:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a23a:	1b92      	subs	r2, r2, r6
 801a23c:	6122      	str	r2, [r4, #16]
 801a23e:	f8cd a000 	str.w	sl, [sp]
 801a242:	464b      	mov	r3, r9
 801a244:	aa03      	add	r2, sp, #12
 801a246:	4621      	mov	r1, r4
 801a248:	4640      	mov	r0, r8
 801a24a:	f7ff fee7 	bl	801a01c <_printf_common>
 801a24e:	3001      	adds	r0, #1
 801a250:	d14a      	bne.n	801a2e8 <_printf_i+0x1f0>
 801a252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a256:	b004      	add	sp, #16
 801a258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a25c:	6823      	ldr	r3, [r4, #0]
 801a25e:	f043 0320 	orr.w	r3, r3, #32
 801a262:	6023      	str	r3, [r4, #0]
 801a264:	4832      	ldr	r0, [pc, #200]	@ (801a330 <_printf_i+0x238>)
 801a266:	2778      	movs	r7, #120	@ 0x78
 801a268:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a26c:	6823      	ldr	r3, [r4, #0]
 801a26e:	6831      	ldr	r1, [r6, #0]
 801a270:	061f      	lsls	r7, r3, #24
 801a272:	f851 5b04 	ldr.w	r5, [r1], #4
 801a276:	d402      	bmi.n	801a27e <_printf_i+0x186>
 801a278:	065f      	lsls	r7, r3, #25
 801a27a:	bf48      	it	mi
 801a27c:	b2ad      	uxthmi	r5, r5
 801a27e:	6031      	str	r1, [r6, #0]
 801a280:	07d9      	lsls	r1, r3, #31
 801a282:	bf44      	itt	mi
 801a284:	f043 0320 	orrmi.w	r3, r3, #32
 801a288:	6023      	strmi	r3, [r4, #0]
 801a28a:	b11d      	cbz	r5, 801a294 <_printf_i+0x19c>
 801a28c:	2310      	movs	r3, #16
 801a28e:	e7ad      	b.n	801a1ec <_printf_i+0xf4>
 801a290:	4826      	ldr	r0, [pc, #152]	@ (801a32c <_printf_i+0x234>)
 801a292:	e7e9      	b.n	801a268 <_printf_i+0x170>
 801a294:	6823      	ldr	r3, [r4, #0]
 801a296:	f023 0320 	bic.w	r3, r3, #32
 801a29a:	6023      	str	r3, [r4, #0]
 801a29c:	e7f6      	b.n	801a28c <_printf_i+0x194>
 801a29e:	4616      	mov	r6, r2
 801a2a0:	e7bd      	b.n	801a21e <_printf_i+0x126>
 801a2a2:	6833      	ldr	r3, [r6, #0]
 801a2a4:	6825      	ldr	r5, [r4, #0]
 801a2a6:	6961      	ldr	r1, [r4, #20]
 801a2a8:	1d18      	adds	r0, r3, #4
 801a2aa:	6030      	str	r0, [r6, #0]
 801a2ac:	062e      	lsls	r6, r5, #24
 801a2ae:	681b      	ldr	r3, [r3, #0]
 801a2b0:	d501      	bpl.n	801a2b6 <_printf_i+0x1be>
 801a2b2:	6019      	str	r1, [r3, #0]
 801a2b4:	e002      	b.n	801a2bc <_printf_i+0x1c4>
 801a2b6:	0668      	lsls	r0, r5, #25
 801a2b8:	d5fb      	bpl.n	801a2b2 <_printf_i+0x1ba>
 801a2ba:	8019      	strh	r1, [r3, #0]
 801a2bc:	2300      	movs	r3, #0
 801a2be:	6123      	str	r3, [r4, #16]
 801a2c0:	4616      	mov	r6, r2
 801a2c2:	e7bc      	b.n	801a23e <_printf_i+0x146>
 801a2c4:	6833      	ldr	r3, [r6, #0]
 801a2c6:	1d1a      	adds	r2, r3, #4
 801a2c8:	6032      	str	r2, [r6, #0]
 801a2ca:	681e      	ldr	r6, [r3, #0]
 801a2cc:	6862      	ldr	r2, [r4, #4]
 801a2ce:	2100      	movs	r1, #0
 801a2d0:	4630      	mov	r0, r6
 801a2d2:	f7e5 ffbd 	bl	8000250 <memchr>
 801a2d6:	b108      	cbz	r0, 801a2dc <_printf_i+0x1e4>
 801a2d8:	1b80      	subs	r0, r0, r6
 801a2da:	6060      	str	r0, [r4, #4]
 801a2dc:	6863      	ldr	r3, [r4, #4]
 801a2de:	6123      	str	r3, [r4, #16]
 801a2e0:	2300      	movs	r3, #0
 801a2e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a2e6:	e7aa      	b.n	801a23e <_printf_i+0x146>
 801a2e8:	6923      	ldr	r3, [r4, #16]
 801a2ea:	4632      	mov	r2, r6
 801a2ec:	4649      	mov	r1, r9
 801a2ee:	4640      	mov	r0, r8
 801a2f0:	47d0      	blx	sl
 801a2f2:	3001      	adds	r0, #1
 801a2f4:	d0ad      	beq.n	801a252 <_printf_i+0x15a>
 801a2f6:	6823      	ldr	r3, [r4, #0]
 801a2f8:	079b      	lsls	r3, r3, #30
 801a2fa:	d413      	bmi.n	801a324 <_printf_i+0x22c>
 801a2fc:	68e0      	ldr	r0, [r4, #12]
 801a2fe:	9b03      	ldr	r3, [sp, #12]
 801a300:	4298      	cmp	r0, r3
 801a302:	bfb8      	it	lt
 801a304:	4618      	movlt	r0, r3
 801a306:	e7a6      	b.n	801a256 <_printf_i+0x15e>
 801a308:	2301      	movs	r3, #1
 801a30a:	4632      	mov	r2, r6
 801a30c:	4649      	mov	r1, r9
 801a30e:	4640      	mov	r0, r8
 801a310:	47d0      	blx	sl
 801a312:	3001      	adds	r0, #1
 801a314:	d09d      	beq.n	801a252 <_printf_i+0x15a>
 801a316:	3501      	adds	r5, #1
 801a318:	68e3      	ldr	r3, [r4, #12]
 801a31a:	9903      	ldr	r1, [sp, #12]
 801a31c:	1a5b      	subs	r3, r3, r1
 801a31e:	42ab      	cmp	r3, r5
 801a320:	dcf2      	bgt.n	801a308 <_printf_i+0x210>
 801a322:	e7eb      	b.n	801a2fc <_printf_i+0x204>
 801a324:	2500      	movs	r5, #0
 801a326:	f104 0619 	add.w	r6, r4, #25
 801a32a:	e7f5      	b.n	801a318 <_printf_i+0x220>
 801a32c:	0801b38c 	.word	0x0801b38c
 801a330:	0801b39d 	.word	0x0801b39d

0801a334 <__sflush_r>:
 801a334:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a33c:	0716      	lsls	r6, r2, #28
 801a33e:	4605      	mov	r5, r0
 801a340:	460c      	mov	r4, r1
 801a342:	d454      	bmi.n	801a3ee <__sflush_r+0xba>
 801a344:	684b      	ldr	r3, [r1, #4]
 801a346:	2b00      	cmp	r3, #0
 801a348:	dc02      	bgt.n	801a350 <__sflush_r+0x1c>
 801a34a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a34c:	2b00      	cmp	r3, #0
 801a34e:	dd48      	ble.n	801a3e2 <__sflush_r+0xae>
 801a350:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a352:	2e00      	cmp	r6, #0
 801a354:	d045      	beq.n	801a3e2 <__sflush_r+0xae>
 801a356:	2300      	movs	r3, #0
 801a358:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a35c:	682f      	ldr	r7, [r5, #0]
 801a35e:	6a21      	ldr	r1, [r4, #32]
 801a360:	602b      	str	r3, [r5, #0]
 801a362:	d030      	beq.n	801a3c6 <__sflush_r+0x92>
 801a364:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a366:	89a3      	ldrh	r3, [r4, #12]
 801a368:	0759      	lsls	r1, r3, #29
 801a36a:	d505      	bpl.n	801a378 <__sflush_r+0x44>
 801a36c:	6863      	ldr	r3, [r4, #4]
 801a36e:	1ad2      	subs	r2, r2, r3
 801a370:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a372:	b10b      	cbz	r3, 801a378 <__sflush_r+0x44>
 801a374:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a376:	1ad2      	subs	r2, r2, r3
 801a378:	2300      	movs	r3, #0
 801a37a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a37c:	6a21      	ldr	r1, [r4, #32]
 801a37e:	4628      	mov	r0, r5
 801a380:	47b0      	blx	r6
 801a382:	1c43      	adds	r3, r0, #1
 801a384:	89a3      	ldrh	r3, [r4, #12]
 801a386:	d106      	bne.n	801a396 <__sflush_r+0x62>
 801a388:	6829      	ldr	r1, [r5, #0]
 801a38a:	291d      	cmp	r1, #29
 801a38c:	d82b      	bhi.n	801a3e6 <__sflush_r+0xb2>
 801a38e:	4a2a      	ldr	r2, [pc, #168]	@ (801a438 <__sflush_r+0x104>)
 801a390:	40ca      	lsrs	r2, r1
 801a392:	07d6      	lsls	r6, r2, #31
 801a394:	d527      	bpl.n	801a3e6 <__sflush_r+0xb2>
 801a396:	2200      	movs	r2, #0
 801a398:	6062      	str	r2, [r4, #4]
 801a39a:	04d9      	lsls	r1, r3, #19
 801a39c:	6922      	ldr	r2, [r4, #16]
 801a39e:	6022      	str	r2, [r4, #0]
 801a3a0:	d504      	bpl.n	801a3ac <__sflush_r+0x78>
 801a3a2:	1c42      	adds	r2, r0, #1
 801a3a4:	d101      	bne.n	801a3aa <__sflush_r+0x76>
 801a3a6:	682b      	ldr	r3, [r5, #0]
 801a3a8:	b903      	cbnz	r3, 801a3ac <__sflush_r+0x78>
 801a3aa:	6560      	str	r0, [r4, #84]	@ 0x54
 801a3ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a3ae:	602f      	str	r7, [r5, #0]
 801a3b0:	b1b9      	cbz	r1, 801a3e2 <__sflush_r+0xae>
 801a3b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a3b6:	4299      	cmp	r1, r3
 801a3b8:	d002      	beq.n	801a3c0 <__sflush_r+0x8c>
 801a3ba:	4628      	mov	r0, r5
 801a3bc:	f7ff fb42 	bl	8019a44 <_free_r>
 801a3c0:	2300      	movs	r3, #0
 801a3c2:	6363      	str	r3, [r4, #52]	@ 0x34
 801a3c4:	e00d      	b.n	801a3e2 <__sflush_r+0xae>
 801a3c6:	2301      	movs	r3, #1
 801a3c8:	4628      	mov	r0, r5
 801a3ca:	47b0      	blx	r6
 801a3cc:	4602      	mov	r2, r0
 801a3ce:	1c50      	adds	r0, r2, #1
 801a3d0:	d1c9      	bne.n	801a366 <__sflush_r+0x32>
 801a3d2:	682b      	ldr	r3, [r5, #0]
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	d0c6      	beq.n	801a366 <__sflush_r+0x32>
 801a3d8:	2b1d      	cmp	r3, #29
 801a3da:	d001      	beq.n	801a3e0 <__sflush_r+0xac>
 801a3dc:	2b16      	cmp	r3, #22
 801a3de:	d11e      	bne.n	801a41e <__sflush_r+0xea>
 801a3e0:	602f      	str	r7, [r5, #0]
 801a3e2:	2000      	movs	r0, #0
 801a3e4:	e022      	b.n	801a42c <__sflush_r+0xf8>
 801a3e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a3ea:	b21b      	sxth	r3, r3
 801a3ec:	e01b      	b.n	801a426 <__sflush_r+0xf2>
 801a3ee:	690f      	ldr	r7, [r1, #16]
 801a3f0:	2f00      	cmp	r7, #0
 801a3f2:	d0f6      	beq.n	801a3e2 <__sflush_r+0xae>
 801a3f4:	0793      	lsls	r3, r2, #30
 801a3f6:	680e      	ldr	r6, [r1, #0]
 801a3f8:	bf08      	it	eq
 801a3fa:	694b      	ldreq	r3, [r1, #20]
 801a3fc:	600f      	str	r7, [r1, #0]
 801a3fe:	bf18      	it	ne
 801a400:	2300      	movne	r3, #0
 801a402:	eba6 0807 	sub.w	r8, r6, r7
 801a406:	608b      	str	r3, [r1, #8]
 801a408:	f1b8 0f00 	cmp.w	r8, #0
 801a40c:	dde9      	ble.n	801a3e2 <__sflush_r+0xae>
 801a40e:	6a21      	ldr	r1, [r4, #32]
 801a410:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a412:	4643      	mov	r3, r8
 801a414:	463a      	mov	r2, r7
 801a416:	4628      	mov	r0, r5
 801a418:	47b0      	blx	r6
 801a41a:	2800      	cmp	r0, #0
 801a41c:	dc08      	bgt.n	801a430 <__sflush_r+0xfc>
 801a41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a422:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a426:	81a3      	strh	r3, [r4, #12]
 801a428:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a430:	4407      	add	r7, r0
 801a432:	eba8 0800 	sub.w	r8, r8, r0
 801a436:	e7e7      	b.n	801a408 <__sflush_r+0xd4>
 801a438:	20400001 	.word	0x20400001

0801a43c <_fflush_r>:
 801a43c:	b538      	push	{r3, r4, r5, lr}
 801a43e:	690b      	ldr	r3, [r1, #16]
 801a440:	4605      	mov	r5, r0
 801a442:	460c      	mov	r4, r1
 801a444:	b913      	cbnz	r3, 801a44c <_fflush_r+0x10>
 801a446:	2500      	movs	r5, #0
 801a448:	4628      	mov	r0, r5
 801a44a:	bd38      	pop	{r3, r4, r5, pc}
 801a44c:	b118      	cbz	r0, 801a456 <_fflush_r+0x1a>
 801a44e:	6a03      	ldr	r3, [r0, #32]
 801a450:	b90b      	cbnz	r3, 801a456 <_fflush_r+0x1a>
 801a452:	f7fe ffdf 	bl	8019414 <__sinit>
 801a456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	d0f3      	beq.n	801a446 <_fflush_r+0xa>
 801a45e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a460:	07d0      	lsls	r0, r2, #31
 801a462:	d404      	bmi.n	801a46e <_fflush_r+0x32>
 801a464:	0599      	lsls	r1, r3, #22
 801a466:	d402      	bmi.n	801a46e <_fflush_r+0x32>
 801a468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a46a:	f7ff faa8 	bl	80199be <__retarget_lock_acquire_recursive>
 801a46e:	4628      	mov	r0, r5
 801a470:	4621      	mov	r1, r4
 801a472:	f7ff ff5f 	bl	801a334 <__sflush_r>
 801a476:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a478:	07da      	lsls	r2, r3, #31
 801a47a:	4605      	mov	r5, r0
 801a47c:	d4e4      	bmi.n	801a448 <_fflush_r+0xc>
 801a47e:	89a3      	ldrh	r3, [r4, #12]
 801a480:	059b      	lsls	r3, r3, #22
 801a482:	d4e1      	bmi.n	801a448 <_fflush_r+0xc>
 801a484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a486:	f7ff fa9b 	bl	80199c0 <__retarget_lock_release_recursive>
 801a48a:	e7dd      	b.n	801a448 <_fflush_r+0xc>

0801a48c <fiprintf>:
 801a48c:	b40e      	push	{r1, r2, r3}
 801a48e:	b503      	push	{r0, r1, lr}
 801a490:	4601      	mov	r1, r0
 801a492:	ab03      	add	r3, sp, #12
 801a494:	4805      	ldr	r0, [pc, #20]	@ (801a4ac <fiprintf+0x20>)
 801a496:	f853 2b04 	ldr.w	r2, [r3], #4
 801a49a:	6800      	ldr	r0, [r0, #0]
 801a49c:	9301      	str	r3, [sp, #4]
 801a49e:	f7ff fca5 	bl	8019dec <_vfiprintf_r>
 801a4a2:	b002      	add	sp, #8
 801a4a4:	f85d eb04 	ldr.w	lr, [sp], #4
 801a4a8:	b003      	add	sp, #12
 801a4aa:	4770      	bx	lr
 801a4ac:	200002ac 	.word	0x200002ac

0801a4b0 <__swhatbuf_r>:
 801a4b0:	b570      	push	{r4, r5, r6, lr}
 801a4b2:	460c      	mov	r4, r1
 801a4b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a4b8:	2900      	cmp	r1, #0
 801a4ba:	b096      	sub	sp, #88	@ 0x58
 801a4bc:	4615      	mov	r5, r2
 801a4be:	461e      	mov	r6, r3
 801a4c0:	da0d      	bge.n	801a4de <__swhatbuf_r+0x2e>
 801a4c2:	89a3      	ldrh	r3, [r4, #12]
 801a4c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a4c8:	f04f 0100 	mov.w	r1, #0
 801a4cc:	bf14      	ite	ne
 801a4ce:	2340      	movne	r3, #64	@ 0x40
 801a4d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a4d4:	2000      	movs	r0, #0
 801a4d6:	6031      	str	r1, [r6, #0]
 801a4d8:	602b      	str	r3, [r5, #0]
 801a4da:	b016      	add	sp, #88	@ 0x58
 801a4dc:	bd70      	pop	{r4, r5, r6, pc}
 801a4de:	466a      	mov	r2, sp
 801a4e0:	f000 f848 	bl	801a574 <_fstat_r>
 801a4e4:	2800      	cmp	r0, #0
 801a4e6:	dbec      	blt.n	801a4c2 <__swhatbuf_r+0x12>
 801a4e8:	9901      	ldr	r1, [sp, #4]
 801a4ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a4ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a4f2:	4259      	negs	r1, r3
 801a4f4:	4159      	adcs	r1, r3
 801a4f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a4fa:	e7eb      	b.n	801a4d4 <__swhatbuf_r+0x24>

0801a4fc <__smakebuf_r>:
 801a4fc:	898b      	ldrh	r3, [r1, #12]
 801a4fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a500:	079d      	lsls	r5, r3, #30
 801a502:	4606      	mov	r6, r0
 801a504:	460c      	mov	r4, r1
 801a506:	d507      	bpl.n	801a518 <__smakebuf_r+0x1c>
 801a508:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a50c:	6023      	str	r3, [r4, #0]
 801a50e:	6123      	str	r3, [r4, #16]
 801a510:	2301      	movs	r3, #1
 801a512:	6163      	str	r3, [r4, #20]
 801a514:	b003      	add	sp, #12
 801a516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a518:	ab01      	add	r3, sp, #4
 801a51a:	466a      	mov	r2, sp
 801a51c:	f7ff ffc8 	bl	801a4b0 <__swhatbuf_r>
 801a520:	9f00      	ldr	r7, [sp, #0]
 801a522:	4605      	mov	r5, r0
 801a524:	4639      	mov	r1, r7
 801a526:	4630      	mov	r0, r6
 801a528:	f7fe fd42 	bl	8018fb0 <_malloc_r>
 801a52c:	b948      	cbnz	r0, 801a542 <__smakebuf_r+0x46>
 801a52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a532:	059a      	lsls	r2, r3, #22
 801a534:	d4ee      	bmi.n	801a514 <__smakebuf_r+0x18>
 801a536:	f023 0303 	bic.w	r3, r3, #3
 801a53a:	f043 0302 	orr.w	r3, r3, #2
 801a53e:	81a3      	strh	r3, [r4, #12]
 801a540:	e7e2      	b.n	801a508 <__smakebuf_r+0xc>
 801a542:	89a3      	ldrh	r3, [r4, #12]
 801a544:	6020      	str	r0, [r4, #0]
 801a546:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a54a:	81a3      	strh	r3, [r4, #12]
 801a54c:	9b01      	ldr	r3, [sp, #4]
 801a54e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a552:	b15b      	cbz	r3, 801a56c <__smakebuf_r+0x70>
 801a554:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a558:	4630      	mov	r0, r6
 801a55a:	f000 f81d 	bl	801a598 <_isatty_r>
 801a55e:	b128      	cbz	r0, 801a56c <__smakebuf_r+0x70>
 801a560:	89a3      	ldrh	r3, [r4, #12]
 801a562:	f023 0303 	bic.w	r3, r3, #3
 801a566:	f043 0301 	orr.w	r3, r3, #1
 801a56a:	81a3      	strh	r3, [r4, #12]
 801a56c:	89a3      	ldrh	r3, [r4, #12]
 801a56e:	431d      	orrs	r5, r3
 801a570:	81a5      	strh	r5, [r4, #12]
 801a572:	e7cf      	b.n	801a514 <__smakebuf_r+0x18>

0801a574 <_fstat_r>:
 801a574:	b538      	push	{r3, r4, r5, lr}
 801a576:	4d07      	ldr	r5, [pc, #28]	@ (801a594 <_fstat_r+0x20>)
 801a578:	2300      	movs	r3, #0
 801a57a:	4604      	mov	r4, r0
 801a57c:	4608      	mov	r0, r1
 801a57e:	4611      	mov	r1, r2
 801a580:	602b      	str	r3, [r5, #0]
 801a582:	f7e8 f831 	bl	80025e8 <_fstat>
 801a586:	1c43      	adds	r3, r0, #1
 801a588:	d102      	bne.n	801a590 <_fstat_r+0x1c>
 801a58a:	682b      	ldr	r3, [r5, #0]
 801a58c:	b103      	cbz	r3, 801a590 <_fstat_r+0x1c>
 801a58e:	6023      	str	r3, [r4, #0]
 801a590:	bd38      	pop	{r3, r4, r5, pc}
 801a592:	bf00      	nop
 801a594:	2000b138 	.word	0x2000b138

0801a598 <_isatty_r>:
 801a598:	b538      	push	{r3, r4, r5, lr}
 801a59a:	4d06      	ldr	r5, [pc, #24]	@ (801a5b4 <_isatty_r+0x1c>)
 801a59c:	2300      	movs	r3, #0
 801a59e:	4604      	mov	r4, r0
 801a5a0:	4608      	mov	r0, r1
 801a5a2:	602b      	str	r3, [r5, #0]
 801a5a4:	f7e8 f830 	bl	8002608 <_isatty>
 801a5a8:	1c43      	adds	r3, r0, #1
 801a5aa:	d102      	bne.n	801a5b2 <_isatty_r+0x1a>
 801a5ac:	682b      	ldr	r3, [r5, #0]
 801a5ae:	b103      	cbz	r3, 801a5b2 <_isatty_r+0x1a>
 801a5b0:	6023      	str	r3, [r4, #0]
 801a5b2:	bd38      	pop	{r3, r4, r5, pc}
 801a5b4:	2000b138 	.word	0x2000b138

0801a5b8 <abort>:
 801a5b8:	b508      	push	{r3, lr}
 801a5ba:	2006      	movs	r0, #6
 801a5bc:	f000 f82c 	bl	801a618 <raise>
 801a5c0:	2001      	movs	r0, #1
 801a5c2:	f7e7 ffc1 	bl	8002548 <_exit>

0801a5c6 <_raise_r>:
 801a5c6:	291f      	cmp	r1, #31
 801a5c8:	b538      	push	{r3, r4, r5, lr}
 801a5ca:	4605      	mov	r5, r0
 801a5cc:	460c      	mov	r4, r1
 801a5ce:	d904      	bls.n	801a5da <_raise_r+0x14>
 801a5d0:	2316      	movs	r3, #22
 801a5d2:	6003      	str	r3, [r0, #0]
 801a5d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a5d8:	bd38      	pop	{r3, r4, r5, pc}
 801a5da:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a5dc:	b112      	cbz	r2, 801a5e4 <_raise_r+0x1e>
 801a5de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a5e2:	b94b      	cbnz	r3, 801a5f8 <_raise_r+0x32>
 801a5e4:	4628      	mov	r0, r5
 801a5e6:	f000 f831 	bl	801a64c <_getpid_r>
 801a5ea:	4622      	mov	r2, r4
 801a5ec:	4601      	mov	r1, r0
 801a5ee:	4628      	mov	r0, r5
 801a5f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a5f4:	f000 b818 	b.w	801a628 <_kill_r>
 801a5f8:	2b01      	cmp	r3, #1
 801a5fa:	d00a      	beq.n	801a612 <_raise_r+0x4c>
 801a5fc:	1c59      	adds	r1, r3, #1
 801a5fe:	d103      	bne.n	801a608 <_raise_r+0x42>
 801a600:	2316      	movs	r3, #22
 801a602:	6003      	str	r3, [r0, #0]
 801a604:	2001      	movs	r0, #1
 801a606:	e7e7      	b.n	801a5d8 <_raise_r+0x12>
 801a608:	2100      	movs	r1, #0
 801a60a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a60e:	4620      	mov	r0, r4
 801a610:	4798      	blx	r3
 801a612:	2000      	movs	r0, #0
 801a614:	e7e0      	b.n	801a5d8 <_raise_r+0x12>
	...

0801a618 <raise>:
 801a618:	4b02      	ldr	r3, [pc, #8]	@ (801a624 <raise+0xc>)
 801a61a:	4601      	mov	r1, r0
 801a61c:	6818      	ldr	r0, [r3, #0]
 801a61e:	f7ff bfd2 	b.w	801a5c6 <_raise_r>
 801a622:	bf00      	nop
 801a624:	200002ac 	.word	0x200002ac

0801a628 <_kill_r>:
 801a628:	b538      	push	{r3, r4, r5, lr}
 801a62a:	4d07      	ldr	r5, [pc, #28]	@ (801a648 <_kill_r+0x20>)
 801a62c:	2300      	movs	r3, #0
 801a62e:	4604      	mov	r4, r0
 801a630:	4608      	mov	r0, r1
 801a632:	4611      	mov	r1, r2
 801a634:	602b      	str	r3, [r5, #0]
 801a636:	f7e7 ff77 	bl	8002528 <_kill>
 801a63a:	1c43      	adds	r3, r0, #1
 801a63c:	d102      	bne.n	801a644 <_kill_r+0x1c>
 801a63e:	682b      	ldr	r3, [r5, #0]
 801a640:	b103      	cbz	r3, 801a644 <_kill_r+0x1c>
 801a642:	6023      	str	r3, [r4, #0]
 801a644:	bd38      	pop	{r3, r4, r5, pc}
 801a646:	bf00      	nop
 801a648:	2000b138 	.word	0x2000b138

0801a64c <_getpid_r>:
 801a64c:	f7e7 bf64 	b.w	8002518 <_getpid>

0801a650 <_init>:
 801a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a652:	bf00      	nop
 801a654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a656:	bc08      	pop	{r3}
 801a658:	469e      	mov	lr, r3
 801a65a:	4770      	bx	lr

0801a65c <_fini>:
 801a65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a65e:	bf00      	nop
 801a660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a662:	bc08      	pop	{r3}
 801a664:	469e      	mov	lr, r3
 801a666:	4770      	bx	lr
