
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/pa.fromHdl.tcl
# create_project -name B610_sinhron -dir "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/planAhead_run_4" -part xc3s500epq208-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "list1.ucf" [current_fileset -constrset]
Adding file 'C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/list1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {dcm2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_all.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {time_1us_2us.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tick_tack.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test_led.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spi32p2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reset_init.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {read_and_work.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ppi_rcv.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ctrl_tno_tnc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_dcm_blok.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MainPage1.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {MainPage1_cs.ngc}]
# set_property top MainPage1 $srcset
# add_files [list {list1.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mem8x8_v2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mem_32x16_v2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ram32x256v1.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500epq208-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/uart_all.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/time_1us_2us.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/tick_tack.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/test_led.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/spi32p2.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/reset_init.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/read_and_work.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/ppi_rcv.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/dcm2.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/ctrl_tno_tnc.v" into library work
Analyzing Verilog file "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.vf" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/pq208/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/list1.ucf]
Finished Parsing UCF File [C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/list1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bc156ee0
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 603.887 ; gain = 129.742
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 18 17:26:53 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
