Analysis & Synthesis report for LC3Verilog
Thu Feb 16 11:54:09 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated
 16. Parameter Settings for User Entity Instance: RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "SR2MUX:ALURb"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 16 11:54:09 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; LC3Verilog                                  ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 987                                         ;
;     Total combinational functions  ; 826                                         ;
;     Dedicated logic registers      ; 259                                         ;
; Total registers                    ; 259                                         ;
; Total pins                         ; 144                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,576                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; main               ; LC3Verilog         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; SR2MUX.v                         ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/SR2MUX.v               ;         ;
; RAM.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RAM.v                  ;         ;
; NZP.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/NZP.v                  ;         ;
; FSM.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v                  ;         ;
; TSB.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v                  ;         ;
; EAB.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/EAB.v                  ;         ;
; reg16b.v                         ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/reg16b.v               ;         ;
; MARMUX.v                         ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/MARMUX.v               ;         ;
; IR.v                             ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/IR.v                   ;         ;
; RegFile.v                        ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v              ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v                   ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v                  ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v                 ;         ;
; mem2port.v                       ; yes             ; User Wizard-Generated File   ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_0pc2.tdf           ; yes             ; Auto-Generated Megafunction  ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_rsa.tdf      ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_k8a.tdf      ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/mux_qob.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 987       ;
;                                             ;           ;
; Total combinational functions               ; 826       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 537       ;
;     -- 3 input functions                    ; 193       ;
;     -- <=2 input functions                  ; 96        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 782       ;
;     -- arithmetic mode                      ; 44        ;
;                                             ;           ;
; Total registers                             ; 259       ;
;     -- Dedicated logic registers            ; 259       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 144       ;
; Total memory bits                           ; 1048576   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 381       ;
; Total fan-out                               ; 8187      ;
; Average fan-out                             ; 5.45      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |main                                        ; 826 (1)             ; 259 (0)                   ; 1048576     ; 0            ; 0       ; 0         ; 144  ; 0            ; |main                                                                                                                     ; main            ; work         ;
;    |ALU:ALU0|                                ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ALU:ALU0                                                                                                            ; ALU             ; work         ;
;    |EAB:EAB0|                                ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|EAB:EAB0                                                                                                            ; EAB             ; work         ;
;    |FSM:FSM0|                                ; 61 (61)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FSM:FSM0                                                                                                            ; FSM             ; work         ;
;    |IR:IR0|                                  ; 1 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|IR:IR0                                                                                                              ; IR              ; work         ;
;       |reg16b:IRreg|                         ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|IR:IR0|reg16b:IRreg                                                                                                 ; reg16b          ; work         ;
;    |MARMUX:MARMUX0|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|MARMUX:MARMUX0                                                                                                      ; MARMUX          ; work         ;
;    |NZP:NZP0|                                ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|NZP:NZP0                                                                                                            ; NZP             ; work         ;
;    |PC:PC0|                                  ; 83 (66)             ; 32 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PC:PC0                                                                                                              ; PC              ; work         ;
;       |reg16b:regPC|                         ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PC:PC0|reg16b:regPC                                                                                                 ; reg16b          ; work         ;
;    |RAM:RAM0|                                ; 203 (0)             ; 44 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0                                                                                                            ; RAM             ; work         ;
;       |mem2port:memKernal|                   ; 168 (0)             ; 12 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal                                                                                         ; mem2port        ; work         ;
;          |altsyncram:altsyncram_component|   ; 168 (0)             ; 12 (0)                    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;             |altsyncram_0pc2:auto_generated| ; 168 (0)             ; 12 (12)                   ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated                          ; altsyncram_0pc2 ; work         ;
;                |decode_k8a:rden_decode_a|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|decode_k8a:rden_decode_a ; decode_k8a      ; work         ;
;                |decode_k8a:rden_decode_b|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|decode_k8a:rden_decode_b ; decode_k8a      ; work         ;
;                |decode_rsa:decode3|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|decode_rsa:decode3       ; decode_rsa      ; work         ;
;                |mux_qob:mux4|                ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|mux_qob:mux4             ; mux_qob         ; work         ;
;                |mux_qob:mux5|                ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|mux_qob:mux5             ; mux_qob         ; work         ;
;       |reg16b:regMAR|                        ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|reg16b:regMAR                                                                                              ; reg16b          ; work         ;
;       |reg16b:regMDR|                        ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RAM:RAM0|reg16b:regMDR                                                                                              ; reg16b          ; work         ;
;    |RegFile:RegFile0|                        ; 192 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0                                                                                                    ; RegFile         ; work         ;
;       |decode328:wSelDec|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|decode328:wSelDec                                                                                  ; decode328       ; work         ;
;       |mux128to16:out1|                      ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|mux128to16:out1                                                                                    ; mux128to16      ; work         ;
;       |mux128to16:outExt|                    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|mux128to16:outExt                                                                                  ; mux128to16      ; work         ;
;       |reg16b:regFileRegs[0].regs|           ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[0].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[1].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[1].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[2].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[2].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[3].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[3].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[4].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[4].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[5].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[5].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[6].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[6].regs                                                                         ; reg16b          ; work         ;
;       |reg16b:regFileRegs[7].regs|           ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RegFile:RegFile0|reg16b:regFileRegs[7].regs                                                                         ; reg16b          ; work         ;
;    |SR2MUX:ALURb|                            ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|SR2MUX:ALURb                                                                                                        ; SR2MUX          ; work         ;
;    |TSB:tsbALU|                              ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|TSB:tsbALU                                                                                                          ; TSB             ; work         ;
;    |TSB:tsbMARMUX|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|TSB:tsbMARMUX                                                                                                       ; TSB             ; work         ;
;    |TSB:tsbPC|                               ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|TSB:tsbPC                                                                                                           ; TSB             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |main|RAM:RAM0|mem2port:memKernal ; mem2port.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; PC:PC0|PC[0]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[1]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[2]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[3]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[4]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[5]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[6]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[7]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[8]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[9]                                        ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[10]                                       ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[11]                                       ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[12]                                       ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[13]                                       ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[14]                                       ; PC:PC0|PC[1]        ; yes                    ;
; PC:PC0|PC[15]                                       ; PC:PC0|PC[1]        ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; FSM:FSM0|dMemWE                       ; Stuck at GND due to stuck port data_in ;
; FSM:FSM0|selADDR2MUX[0]               ; Stuck at GND due to stuck port data_in ;
; FSM:FSM0|selMARMUX                    ; Merged with FSM:FSM0|selADDR2MUX[1]    ;
; FSM:FSM0|selPCMUX[1]                  ; Merged with FSM:FSM0|selADDR1MUX       ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 259   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 221   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; FSM:FSM0|FSM_state[1]                  ; 25      ;
; FSM:FSM0|FSM_state[4]                  ; 26      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[0].regs|Q[1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[1].regs|Q[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[2].regs|Q[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[3].regs|Q[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[4].regs|Q[6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[5].regs|Q[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[6].regs|Q[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RegFile:RegFile0|reg16b:regFileRegs[7].regs|Q[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|IR:IR0|reg16b:IRreg|Q[0]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|RAM:RAM0|reg16b:regMAR|Q[9]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|NZP:NZP0|ZVal                                     ;
; 64:1               ; 5 bits    ; 210 LEs       ; 75 LEs               ; 135 LEs                ; Yes        ; |main|FSM:FSM0|ldReg                                    ;
; 64:1               ; 2 bits    ; 84 LEs        ; 20 LEs               ; 64 LEs                 ; Yes        ; |main|FSM:FSM0|dALUK[0]                                 ;
; 64:1               ; 4 bits    ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |main|FSM:FSM0|selADDR1MUX                              ;
; 64:1               ; 3 bits    ; 126 LEs       ; 3 LEs                ; 123 LEs                ; Yes        ; |main|FSM:FSM0|dSR2[0]                                  ;
; 64:1               ; 3 bits    ; 126 LEs       ; 15 LEs               ; 111 LEs                ; Yes        ; |main|FSM:FSM0|dDR[2]                                   ;
; 64:1               ; 3 bits    ; 126 LEs       ; 3 LEs                ; 123 LEs                ; Yes        ; |main|FSM:FSM0|dSR1[0]                                  ;
; 64:1               ; 2 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |main|FSM:FSM0|FSM_next[4]                              ;
; 64:1               ; 4 bits    ; 168 LEs       ; 24 LEs               ; 144 LEs                ; Yes        ; |main|FSM:FSM0|FSM_next[0]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |main|PC:PC0|reg16b:regPC|Q[4]                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |main|RAM:RAM0|reg16b:regMDR|Q[6]                       ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |main|FSM:FSM0|gatePC                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|ALU:ALU0|ALUOut[13]                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |main|RegFile:RegFile0|mux128to16:outExt|Mux3           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |main|RegFile:RegFile0|mux128to16:out1|Mux0             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|PC:PC0|PC[2]                                      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |main|SR2MUX:ALURb|SR2MUXOut[8]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                       ;
+------------------------------------+------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                    ;
; WIDTH_A                            ; 16                     ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                     ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                    ;
; WIDTH_B                            ; 16                     ; Signed Integer                             ;
; WIDTHAD_B                          ; 16                     ; Signed Integer                             ;
; NUMWORDS_B                         ; 65536                  ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                    ;
; BYTE_SIZE                          ; 8                      ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_0pc2        ; Untyped                                    ;
+------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 65536                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                      ;
;     -- WIDTH_B                            ; 16                                                          ;
;     -- NUMWORDS_B                         ; 65536                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SR2MUX:ALURb"                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SR2       ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "SR2[16..16]" will be connected to GND. ;
; SR2MUXOut ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "SR2MUXOut[16..16]" have no fanouts                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 144                         ;
; cycloneiii_ff         ; 259                         ;
;     ENA               ; 207                         ;
;     ENA SCLR          ; 4                           ;
;     ENA SCLR SLD      ; 7                           ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 17                          ;
;     plain             ; 21                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 828                         ;
;     arith             ; 44                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 784                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 537                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 6.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Feb 16 11:53:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3Verilog -c LC3Verilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sr2mux.v
    Info (12023): Found entity 1: SR2MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/SR2MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nzp.v
    Info (12023): Found entity 1: NZP File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/NZP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file test.v
    Info (12023): Found entity 1: TEST File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v Line: 1
    Info (12023): Found entity 2: tsb1 File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v Line: 14
    Info (12023): Found entity 3: tsb0 File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TEST.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tsb.v
    Info (12023): Found entity 1: TSB File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eab.v
    Info (12023): Found entity 1: EAB File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/EAB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sext.v
    Info (12023): Found entity 1: SEXT File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/SEXT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg16b.v
    Info (12023): Found entity 1: reg16b File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/reg16b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file marmux.v
    Info (12023): Found entity 1: MARMUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/MARMUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/IR.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file regfile.v
    Info (12023): Found entity 1: RegFile File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v Line: 1
    Info (12023): Found entity 2: decode328 File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v Line: 48
    Info (12023): Found entity 3: mux128to16 File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem2port.v
    Info (12023): Found entity 1: mem2port File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v Line: 40
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:FSM0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 108
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at PC.v(28): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[0]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[1]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[2]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[3]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[4]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[5]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[6]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[7]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[8]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[9]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[10]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[11]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[12]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[13]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[14]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (10041): Inferred latch for "PC[15]" at PC.v(28) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
Info (12128): Elaborating entity "reg16b" for hierarchy "PC:PC0|reg16b:regPC" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 18
Info (12128): Elaborating entity "TSB" for hierarchy "TSB:tsbPC" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 124
Info (12128): Elaborating entity "IR" for hierarchy "IR:IR0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 131
Info (12128): Elaborating entity "SR2MUX" for hierarchy "SR2MUX:ALURb" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 137
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at ALU.v(7): inferring latch(es) for variable "ALUOut", which holds its previous value in one or more paths through the always construct File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[0]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[1]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[2]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[3]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[4]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[5]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[6]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[7]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[8]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[9]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[10]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[11]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[12]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[13]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[14]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (10041): Inferred latch for "ALUOut[15]" at ALU.v(7) File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:RegFile0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 161
Info (12128): Elaborating entity "decode328" for hierarchy "RegFile:RegFile0|decode328:wSelDec" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v Line: 21
Info (12128): Elaborating entity "mux128to16" for hierarchy "RegFile:RegFile0|mux128to16:out1" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RegFile.v Line: 34
Info (12128): Elaborating entity "EAB" for hierarchy "EAB:EAB0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 169
Info (12128): Elaborating entity "MARMUX" for hierarchy "MARMUX:MARMUX0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 175
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 197
Info (12128): Elaborating entity "mem2port" for hierarchy "RAM:RAM0|mem2port:memKernal" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/RAM.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v Line: 100
Info (12130): Elaborated megafunction instantiation "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v Line: 100
Info (12133): Instantiated megafunction "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component" with the following parameter: File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/mem2port.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pc2.tdf
    Info (12023): Found entity 1: altsyncram_0pc2 File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0pc2" for hierarchy "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|decode_rsa:decode2" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|decode_k8a:rden_decode_a" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "RAM:RAM0|mem2port:memKernal|altsyncram:altsyncram_component|altsyncram_0pc2:auto_generated|mux_qob:mux4" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/db/altsyncram_0pc2.tdf Line: 56
Info (12128): Elaborating entity "NZP" for hierarchy "NZP:NZP0" File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/main.v Line: 216
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[0]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[1]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[2]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[3]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[4]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[5]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[6]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[7]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[8]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[9]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[10]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[11]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[12]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[13]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[14]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (14026): LATCH primitive "ALU:ALU0|ALUOut[15]" is permanently enabled File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALU.v Line: 7
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[0]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[1]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[2]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[3]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[4]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[5]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[6]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[7]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[8]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[9]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[10]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[11]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[12]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[13]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[14]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
    Warning (13047): Converted the fan-out from the tri-state buffer "TSB:tsbPC|out[15]" to the node "NZP:NZP0|Equal0" into an OR gate File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/TSB.v Line: 4
Warning (13012): Latch PC:PC0|PC[0] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[1] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[2] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[3] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[4] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[5] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[6] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[7] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[8] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[9] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[10] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[11] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[12] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[13] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[14] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Warning (13012): Latch PC:PC0|PC[15] has unsafe behavior File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/PC.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM0|selADDR1MUX File: L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/FSM.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1280 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 105 output pins
    Info (21061): Implemented 1008 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Thu Feb 16 11:54:09 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:25


