<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],s=[],r=!0,a=function(e,i,n,o,s,r,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,c=this;this.name=e,this.funcName=i,this.parameters=null===n?null:p(n)?n:[n],this.isBlock=o,this.blockedBy=s,this.deleteWhenComplete=r,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){f("... func = "+e),c.isInitialized=!0,c.isComplete=!0,f("... func.apply: "+e);var i=c.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[c.funcName]),null!=n&&n.apply(null,this.parameters),!0===c.deleteWhenComplete&&delete t[e],!0===c.isBlock&&(f("----- F'D: "+c.name),u())}},l=function(e,i,t,n,o,s,r){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=s,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=r,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,f("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===s&&(t.defer=!0),t.onerror=function(){f("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&u()},t.onreadystatechange=t.onload=function(){var e=t.readyState;f("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&u())},i.getElementsByTagName("head")[0].appendChild(t)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=r&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return f(e.name+" blocked = TIME DELAY!"),!0;if(p(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return f(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return f(e.name+" blocked = "+o),!0}return!1}function f(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function u(){++e>200||(f("let's go"),m(o),m(s))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?f(t.name+": error"):!0===t.isComplete?f(t.name+": complete already"):!0===t.isInitialized&&f(t.name+": initialized already"):t.process()}}function p(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,f("TDELAY -----"),u()}),5e3)}),!1),{addFile:function(e,i,n,r,a,c,h,f,u){var m=new l(e,i,n,r,a,c,h,u);!0===f?o[e]=m:s[e]=m,t[e]=m,d(m)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,f(e+" ...  FILE! TDELAY"),s[e]=n,t[e]=n,d(n)},addFunc:function(e,n,r,l,c,h,f,u,m,p){!0===h&&(e=e+"_"+i++);var y=new a(e,n,r,l,c,f,u,p);!0===m?o[e]=y:s[e]=y,t[e]=y,d(y)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,f(e+" ...  FUNCTION! TDELAY"),s[e]=o,t[e]=o,d(o)},items:t,processAll:u,setallowLoad:function(e){r=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?f(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);f("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=23', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>10 nm lithography process - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"10_nm_lithography_process","wgTitle":"10 nm lithography process","wgCurRevisionId":101117,"wgRevisionId":101117,"wgArticleId":6917,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["lithography"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"10_nm_lithography_process","wgRelevantArticleId":6917,"wgRequestId":"97b6bd11399050b84fc02aa7","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Intel_10_nm_process","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/10_nm_lithography_process#Intel"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="10 nm lithography process" href="/w/index.php?title=Special:ExportRDF/10_nm_lithography_process&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=10_nm_lithography_process&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=10_nm_lithography_process&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/10_nm_lithography_process#Intel"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png"/>
<meta property="og:title" content="10 nm lithography process - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="The 10 nanometer (10 nm) lithography process is a semiconductor manufacturing process node serving as shrink from the 14 nm process. The term &#39;10 nm&#39; is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. The 10 nm node is currently being introduced and is set to get replaced by the 7 nm process in 2018/2019."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/Intel_10_nm_process"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ab_test_id":"mod18","ad_cache_level":1,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"37e58200-2db9-48c6-6701-164a700a8199","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":72410,"response_time_orig":223,"serverid":"i-0e1b4bd941cbb925d","state":"VA","t_epoch":1685671633,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/Intel_10_nm_process","user_id":0,"word_count":1933,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script src="/detroitchicago/ezd.js?gcb=195-3&cb=4" defer async></script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["37e58200-2db9-48c6-6701-164a700a8199", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-10_nm_lithography_process rootpage-10_nm_lithography_process skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/10_nm_lithography_process">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:10_nm_lithography_process"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=10_nm_lithography_process&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=10+nm+lithography+process"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/10_nm_lithography_process"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/10_nm_lithography_process"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=10_nm_lithography_process&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=10_nm_lithography_process&amp;oldid=101117"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=10_nm_lithography_process&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:10-5Fnm-5Flithography-5Fprocess"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    10 nm lithography process    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=Intel_10_nm_process&amp;redirect=no" class="mw-redirect" title="Intel 10 nm process">Intel 10 nm process</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="noprint" style="float:right; box-shadow: 0 0 4px #BDBDBD inset; background-color: #FFFFFF; border-radius: 5px; width:150px; padding:10px; margin-left: 10px; margin-bottom: 15px;">
<table cellspacing="0">
<tbody><tr>
<td style="width: 150px; text-align: center; font-size: 10px; font-weight: bold; color: #4A98D9;"> <img alt="basic wafer drawing.svg" src="/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png" width="75" height="75" class="wikichip_ogimage" srcset="/w/images/thumb/4/4e/basic_wafer_drawing.svg/113px-basic_wafer_drawing.svg.png 1.5x, /w/images/thumb/4/4e/basic_wafer_drawing.svg/150px-basic_wafer_drawing.svg.png 2x"/> Semiconductor lithography processes technology
</td></tr>
<tr>
<td style="padding-left: 10px;">
<dl><dd><ul><li> <a href="/w/index.php?title=1_nm_lithography_process&amp;action=edit&amp;redlink=1" class="new" title="1 nm lithography process (page does not exist)">1 nm</a></li>
<li> <a href="/w/index.php?title=2_nm_lithography_process&amp;action=edit&amp;redlink=1" class="new" title="2 nm lithography process (page does not exist)">2 nm</a></li>
<li> <a href="/wiki/3_nm_lithography_process" title="3 nm lithography process">3 nm</a></li>
<li> <a href="/wiki/5_nm_lithography_process" title="5 nm lithography process">5 nm</a></li>
<li> <a href="/wiki/7_nm_lithography_process" title="7 nm lithography process">7 nm</a></li>
<li> <strong class="selflink">10 nm</strong></li>
<li> <a href="/wiki/14_nm_lithography_process" title="14 nm lithography process">14 nm</a></li>
<li> <a href="/wiki/16_nm_lithography_process" title="16 nm lithography process">16 nm</a></li>
<li> <a href="/wiki/20_nm_lithography_process" title="20 nm lithography process">20 nm</a></li>
<li> <a href="/wiki/22_nm_lithography_process" title="22 nm lithography process">22 nm</a></li>
<li> <a href="/wiki/28_nm_lithography_process" title="28 nm lithography process">28 nm</a></li>
<li> <a href="/wiki/32_nm_lithography_process" title="32 nm lithography process">32 nm</a></li>
<li> <a href="/wiki/40_nm_lithography_process" title="40 nm lithography process">40 nm</a></li>
<li> <a href="/wiki/45_nm_lithography_process" title="45 nm lithography process">45 nm</a></li>
<li> <a href="/wiki/55_nm_lithography_process" title="55 nm lithography process">55 nm</a></li>
<li> <a href="/wiki/65_nm_lithography_process" title="65 nm lithography process">65 nm</a></li>
<li> <a href="/wiki/80_nm_lithography_process" title="80 nm lithography process">80 nm</a></li>
<li> <a href="/wiki/90_nm_lithography_process" title="90 nm lithography process">90 nm</a></li>
<li> <a href="/wiki/110_nm_lithography_process" title="110 nm lithography process">110 nm</a></li>
<li> <a href="/wiki/130_nm_lithography_process" title="130 nm lithography process">130 nm</a></li>
<li> <a href="/wiki/150_nm_lithography_process" title="150 nm lithography process">150 nm</a></li>
<li> <a href="/wiki/180_nm_lithography_process" title="180 nm lithography process">180 nm</a></li>
<li> <a href="/wiki/220_nm_lithography_process" title="220 nm lithography process">220 nm</a></li>
<li> <a href="/wiki/240_nm_lithography_process" title="240 nm lithography process">240 nm</a></li>
<li> <a href="/wiki/250_nm_lithography_process" title="250 nm lithography process">250 nm</a></li>
<li> <a href="/wiki/280_nm_lithography_process" title="280 nm lithography process">280 nm</a></li>
<li> <a href="/wiki/350_nm_lithography_process" title="350 nm lithography process">350 nm</a></li>
<li> <a href="/wiki/500_nm_lithography_process" title="500 nm lithography process">500 nm</a></li>
<li> <a href="/wiki/600_nm_lithography_process" title="600 nm lithography process">600 nm</a></li>
<li> <a href="/wiki/650_nm_lithography_process" title="650 nm lithography process">650 nm</a></li>
<li> <a href="/wiki/700_nm_lithography_process" title="700 nm lithography process">700 nm</a></li>
<li> <a href="/wiki/750_nm_lithography_process" title="750 nm lithography process">750 nm</a></li>
<li> <a href="/wiki/800_nm_lithography_process" title="800 nm lithography process">800 nm</a></li>
<li> <a href="/wiki/1_%C2%B5m_lithography_process" title="1 µm lithography process">1 µm</a></li>
<li> <a href="/wiki/1.2_%C2%B5m_lithography_process" title="1.2 µm lithography process">1.2 µm</a></li>
<li> <a href="/wiki/1.3_%C2%B5m_lithography_process" title="1.3 µm lithography process">1.3 µm</a></li>
<li> <a href="/wiki/1.5_%C2%B5m_lithography_process" title="1.5 µm lithography process">1.5 µm</a></li>
<li> <a href="/wiki/2_%C2%B5m_lithography_process" title="2 µm lithography process">2 µm</a></li>
<li> <a href="/wiki/2.5_%C2%B5m_lithography_process" title="2.5 µm lithography process">2.5 µm</a></li>
<li> <a href="/wiki/3_%C2%B5m_lithography_process" title="3 µm lithography process">3 µm</a></li>
<li> <a href="/wiki/3.5_%C2%B5m_lithography_process" title="3.5 µm lithography process">3.5 µm</a></li>
<li> <a href="/wiki/5_%C2%B5m_lithography_process" title="5 µm lithography process">5 µm</a></li>
<li> <a href="/wiki/6_%C2%B5m_lithography_process" title="6 µm lithography process">6 µm</a></li>
<li> <a href="/wiki/7_%C2%B5m_lithography_process" title="7 µm lithography process">7 µm</a></li>
<li> <a href="/wiki/8_%C2%B5m_lithography_process" title="8 µm lithography process">8 µm</a></li>
<li> <a href="/wiki/10_%C2%B5m_lithography_process" title="10 µm lithography process">10 µm</a></li>
<li> <a href="/wiki/16_%C2%B5m_lithography_process" title="16 µm lithography process">16 µm</a></li>
<li> <a href="/wiki/20_%C2%B5m_lithography_process" title="20 µm lithography process">20 µm</a></li>
<li> <a href="/wiki/50_%C2%B5m_lithography_process" title="50 µm lithography process">50 µm</a></li></ul></dd></dl>
</td></tr></tbody></table><span class="noprint plainlinks navbar" style="float:right;"><small><span style="white-space:nowrap;word-spacing:-.12em;"><a href="/wiki/Template:lithography_processes" title="Template:lithography processes"><span style="" title="View this template">v</span></a><span style=""> <b>·</b> </span><a href="/wiki/Template:lithography_processes" title="Template:lithography processes"><span style="" title="Discuss this template">d</span></a><span style=""> <b>·</b> </span><a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=Template:lithography_processes&amp;action=edit"><span style="" title="Edit this template">e</span></a></span></small></span>
</div>
<p>The <b>10 nanometer (10 nm) lithography process</b> is a <a href="/w/index.php?title=semiconductor_manufacturing&amp;action=edit&amp;redlink=1" class="new" title="semiconductor manufacturing (page does not exist)">semiconductor manufacturing</a> <a href="/wiki/process_node" class="mw-redirect" title="process node">process node</a> serving as <a href="/wiki/process_shrink" title="process shrink">shrink</a> from the <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a>. The term &#34;10 nm&#34; is simply a commercial name for a generation of a certain size and its technology, as opposed to <a href="/w/index.php?title=gate_length&amp;action=edit&amp;redlink=1" class="new" title="gate length (page does not exist)">gate length</a> or <a href="/w/index.php?title=half_pitch&amp;action=edit&amp;redlink=1" class="new" title="half pitch (page does not exist)">half pitch</a>. The 10 nm node is currently being introduced and is set to get replaced by the <a href="/wiki/7_nm_process" class="mw-redirect" title="7 nm process">7 nm process</a> in 2018/2019.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Industry"><span class="tocnumber">2</span> <span class="toctext">Industry</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Intel"><span class="tocnumber">2.1</span> <span class="toctext">Intel</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#Intel_7_Ultra"><span class="tocnumber">2.1.1</span> <span class="toctext">Intel 7 Ultra</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-5"><a href="#Samsung"><span class="tocnumber">2.2</span> <span class="toctext">Samsung</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#TSMC"><span class="tocnumber">2.3</span> <span class="toctext">TSMC</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#10_nm_Microprocessors"><span class="tocnumber">3</span> <span class="toctext">10 nm Microprocessors</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#10_nm_Microarchitectures"><span class="tocnumber">4</span> <span class="toctext">10 nm Microarchitectures</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#Documents"><span class="tocnumber">5</span> <span class="toctext">Documents</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>First introduced between 2017-2019, the 10 nm <a href="/wiki/process_technology" class="mw-redirect" title="process technology">process technology</a> is characterized by its use of <a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a> transistors with a 30-40s nm <a href="/w/index.php?title=fin_pitches&amp;action=edit&amp;redlink=1" class="new" title="fin pitches (page does not exist)">fin pitches</a>. Those nodes typically have a <a href="/w/index.php?title=gate_pitch&amp;action=edit&amp;redlink=1" class="new" title="gate pitch (page does not exist)">gate pitch</a> in range of 50-60s nm and a <a href="/w/index.php?title=minimum_metal_pitch&amp;action=edit&amp;redlink=1" class="new" title="minimum metal pitch (page does not exist)">minimum metal pitch</a> in the range of 30-40s nm. Due to the small feature sizes, for the <a href="/w/index.php?title=critical_dimensions&amp;action=edit&amp;redlink=1" class="new" title="critical dimensions (page does not exist)">critical dimensions</a>, <a href="/w/index.php?title=quad_patterning&amp;action=edit&amp;redlink=1" class="new" title="quad patterning (page does not exist)">quad</a> and <a href="/w/index.php?title=triple_patterning&amp;action=edit&amp;redlink=1" class="new" title="triple patterning (page does not exist)">triple</a> <a href="/w/index.php?title=multiple_patterning&amp;action=edit&amp;redlink=1" class="new" title="multiple patterning (page does not exist)">patterning</a> were introduced for the first time in <a href="/w/index.php?title=high-volume_manufacturing&amp;action=edit&amp;redlink=1" class="new" title="high-volume manufacturing (page does not exist)">high-volume manufacturing</a>.
</p>
<h2><span class="mw-headline" id="Industry">Industry</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=2" title="Edit section: Industry">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>At the advanced 10nm process, there are only 3 semiconductor foundries with such manufacturing capabilities: <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>, <a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a>, and <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a>.
</p><p>Due to marketing names, geometries vary greatly between leading manufacturers. Although both TSMC and Samsung&#39;s 10nm processes are slightly denser than Intel&#39;s 14nm in raw logic density, they are far closer to Intel&#39;s 14nm than they are to Intel&#39;s 10nm (e.g., Samsung&#39;s metal pitch just 1 nanometer shorter than Intel&#39;s 14nm).
</p><p><br/>
</p>
<table class="wikitable" style="float:left; margin:0; margin-right:-1px; font-family: monospace;">

<tbody><tr>
<th colspan="2">  
</th></tr>
<tr>
<th style="text-align: right;" colspan="2"> Process Name
</th></tr>
<tr>
<th style="text-align: right;" colspan="2"> 1st Production
</th></tr>
<tr>
<th style="text-align: center;" rowspan="3"> Lithography </th>
<th style="text-align: right;"> Lithography
</th></tr>
<tr>
<th style="text-align: right;"> Immersion
</th></tr>
<tr>
<th style="text-align: right;"> Exposure
</th></tr>
<tr>
<th style="text-align: center;" rowspan="2"> Wafer </th>
<th style="text-align: right;"> Type
</th></tr>
<tr>
<th style="text-align: right;"> Size
</th></tr>
<tr>
<th style="text-align: center;" rowspan="2"> Transistor </th>
<th style="text-align: right;"> Type
</th></tr>
<tr>
<th style="text-align: right;"> Voltage
</th></tr>
<tr>
<th style="text-align: right;" colspan="2">  
</th></tr>
<tr>
<th style="text-align: center;" rowspan="3"> Fin </th>
<th style="text-align: right;"> Pitch
</th></tr>
<tr>
<th style="text-align: right;"> Width
</th></tr>
<tr>
<th style="text-align: right;"> Height
</th></tr>
<tr>
<th style="text-align: right;" colspan="2"> Gate Length (L<sub>g</sub>)
</th></tr>
<tr>
<th style="text-align: right;" colspan="2"> Contacted Gate Pitch (CPP)
</th></tr>
<tr>
<th style="text-align: right;" colspan="2"> Minimum Metal Pitch (MMP)
</th></tr>
<tr>
<th style="text-align: right;" rowspan="3"> SRAM bitcell </th>
<th style="text-align: right;"> High-Perf (HP)
</th></tr>
<tr>
<th style="text-align: right;"> High-Density (HD)
</th></tr>
<tr>
<th style="text-align: right;"> Low-Voltage (LV)
</th></tr>
<tr>
<th style="text-align: right;" rowspan="3"> DRAM bitcell </th>
<th style="text-align: right;"> eDRAM
</th></tr></tbody></table>
<div style="overflow-x:auto; white-space:nowrap; text-align: center; font-family: monospace;">
<table class="wikitable" style="margin:0;">

<tbody><tr style="text-align: center;">
<th colspan="2"> <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></th>
<th colspan="2"> <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a></th>
<th colspan="2"> <a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a></th>
<th colspan="2"> <a href="/w/index.php?title=Common_Platform_Alliance&amp;action=edit&amp;redlink=1" class="new" title="Common Platform Alliance (page does not exist)">Common Platform Alliance</a><span class="smw-highlighter" data-type="5" data-state="persistent" data-title="Information" title="The Common Platform Alliance is a joint collaboration between IBM, Samsung, GlobalFoundries, STMicroelectronics, UMC"><span class="smwtticon info"></span><div class="smwttcontent">The <b>Common Platform Alliance</b> is a joint collaboration between <a href="/wiki/IBM" class="mw-redirect" title="IBM">IBM</a>, <a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a>, <a href="/w/index.php?title=GlobalFoundries&amp;action=edit&amp;redlink=1" class="new" title="GlobalFoundries (page does not exist)">GlobalFoundries</a>, <a href="/wiki/STMicroelectronics" class="mw-redirect" title="STMicroelectronics">STMicroelectronics</a>, <a href="/wiki/UMC" class="mw-redirect" title="UMC">UMC</a></div></span> Paper
</th></tr>
<tr style="text-align: center;">
<td colspan="2"> P1274 (CPU) / P1275 (SoC)</td>
<td colspan="2"> 10FF</td>
<td colspan="2"> 10LPE<span class="smw-highlighter" data-type="5" data-state="persistent" data-title="Information" title="1st generation; 10 nm Low Power Early"><span class="smwtticon info"></span><div class="smwttcontent">1<sup>st</sup> generation; 10 nm Low Power Early</div></span>, 10LPP<span class="smw-highlighter" data-type="5" data-state="persistent" data-title="Information" title="2nd generation; 10 nm Low Power Plus"><span class="smwtticon info"></span><div class="smwttcontent">2<sup>nd</sup> generation; 10 nm Low Power Plus</div></span>, 10LPU<span class="smw-highlighter" data-type="5" data-state="persistent" data-title="Information" title="3rd generation; 10 nm Low Power Ultimate"><span class="smwtticon info"></span><div class="smwttcontent">3<sup>rd</sup> generation; 10 nm Low Power Ultimate</div></span></td>
<td colspan="2">  
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> 2018</td>
<td colspan="2"> June 2017</td>
<td colspan="2"> April 2017</td>
<td colspan="2">  
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> 193 nm</td>
<td colspan="2"> 193 nm</td>
<td colspan="2"> 193 nm</td>
<td colspan="2"> 193 nm
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> Yes</td>
<td colspan="2"> Yes</td>
<td colspan="2"> Yes</td>
<td colspan="2"> Yes
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> <a href="/w/index.php?title=Self-Aligned_Quad_Patterning&amp;action=edit&amp;redlink=1" class="new" title="Self-Aligned Quad Patterning (page does not exist)">SAQP</a></td>
<td colspan="2"> SAQP</td>
<td colspan="2"> <a href="/w/index.php?title=LELELE&amp;action=edit&amp;redlink=1" class="new" title="LELELE (page does not exist)">LELELE</a></td>
<td colspan="2"> SADP
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> Bulk</td>
<td colspan="2"> Bulk</td>
<td colspan="2"> Bulk</td>
<td colspan="2"> Bulk/SOI
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> 300 mm</td>
<td colspan="2"> 300 mm</td>
<td colspan="2"> 300 mm</td>
<td colspan="2"> 300 mm
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> FinFET</td>
<td colspan="2"> FinFET</td>
<td colspan="2"> FinFET</td>
<td colspan="2"> FinFET
</td></tr>
<tr style="text-align: center;">
<td colspan="2"> 0.70 V</td>
<td colspan="2"> 0.70 V</td>
<td colspan="2"> 0.75 V</td>
<td colspan="2"> 0.75 V
</td></tr>
<tr>
<th> Value </th>
<th> <a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a> Δ</th>
<th> Value </th>
<th> <a href="/wiki/16_nm" class="mw-redirect" title="16 nm">16 nm</a> Δ</th>
<th> Value </th>
<th> <a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a> Δ</th>
<th> Value </th>
<th> <a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a> Δ
</th></tr>
<tr>
<td> 34 nm </td>
<td> 0.81x</td>
<td> 36 nm </td>
<td> 0.75x</td>
<td> 42 nm </td>
<td> 0.88x</td>
<td>   </td>
<td>  
</td></tr>
<tr>
<td> 7 nm </td>
<td> 0.88x</td>
<td> 6 nm </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  
</td></tr>
<tr>
<td> 53 nm </td>
<td> 1.26x</td>
<td> 42 nm </td>
<td> 1.35x</td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  
</td></tr>
<tr>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td> 20 nm </td>
<td> 1.00x;
</td></tr>
<tr>
<td> 54 nm </td>
<td> 0.77x</td>
<td> 66 nm <sub>(64 nm<sup>*</sup>)</sub> </td>
<td> 0.73x</td>
<td> 68 nm </td>
<td> 0.87x</td>
<td> 64 nm </td>
<td> 0.80x
</td></tr>
<tr>
<td> 36 nm </td>
<td> 0.69x</td>
<td> 44 nm <sub>(42 nm<sup>*</sup>)</sub> </td>
<td> 0.69x</td>
<td> 48 nm </td>
<td> 0.75x</td>
<td> 48 nm </td>
<td> 0.75x
</td></tr>
<tr>
<td> 0.0441 µm² </td>
<td> 0.62x</td>
<td>   </td>
<td>  </td>
<td> 0.049 µm² </td>
<td> 0.61x</td>
<td>   </td>
<td>  
</td></tr>
<tr>
<td> 0.0312 µm² </td>
<td> 0.62x</td>
<td> 0.042 µm² </td>
<td> 0.57x</td>
<td> 0.040 µm² </td>
<td> 0.63x</td>
<td> 0.053 µm² </td>
<td> 0.65x
</td></tr>
<tr>
<td> 0.0367 µm² </td>
<td> 0.62x</td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  
</td></tr>
<tr>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  </td>
<td>   </td>
<td>  
</td></tr></tbody></table>
</div>
<p><b><sup>*</sup></b> - Value reported from IEEE ISSCC/IEDM/VLSI Conference.
</p>
<h3><span class="mw-headline" id="Intel">Intel</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=3" title="Edit section: Intel">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="/wiki/intel/process" title="intel/process">Intel&#39;s Process Technology History</a></i></dd></dl>
<div class="floatright"><a href="/wiki/File:intel_10nm_fin.png" class="image"><img alt="intel 10nm fin.png" src="/w/images/thumb/7/7d/intel_10nm_fin.png/200px-intel_10nm_fin.png" width="200" height="192" srcset="/w/images/thumb/7/7d/intel_10nm_fin.png/300px-intel_10nm_fin.png 1.5x, /w/images/thumb/7/7d/intel_10nm_fin.png/400px-intel_10nm_fin.png 2x"/></a></div>
<p>Announced during Intel&#39;s Technology and Manufacturing Day 2017, Intel&#39;s 10 nm process (P1274) is Intel&#39;s first high-volume manufacturing process to employ <a href="/w/index.php?title=Self-Aligned_Quad_Patterning&amp;action=edit&amp;redlink=1" class="new" title="Self-Aligned Quad Patterning (page does not exist)">Self-Aligned Quad Patterning</a> (SAQP) with production starting in the second half of 2017. Intel detailed <a href="/wiki/intel/hyper-scaling" class="mw-redirect" title="intel/hyper-scaling">Hyper-Scaling</a>, a marketing term for a suite of techniques used to <a href="/w/index.php?title=transistor_scaling&amp;action=edit&amp;redlink=1" class="new" title="transistor scaling (page does not exist)">scale a transistor</a>, SAQP, a single dummy gate and <a href="/wiki/contact_over_active_gate" title="contact over active gate">contact over active gate</a> (COAG). Intel&#39;s initial 10 nm process has up to 60% lower power and 25% better performance than their initial 14 nm but will actually have lower performance than their &#34;14nm++&#34; process. Intel expect their &#34;10nm+&#34; process to surpass that.
</p><p>Intel&#39;s 10nm process is roughly 1.7x the raw logic density of the next densest 10nm process, albeit due to aggressive pattering techniques they also have the most complex process available to date. The process can support multiple threshold voltages, and features 12-metal interconnect layers with the bottom two made of cobalt. This is the first time cobalt is used in a high volume production node. Because of the ever shrinking geometries the wires get smaller each node.
</p>
<div class="floatleft"><a href="/wiki/File:intel_interconnect_10_nm.jpg" class="image"><img alt="intel interconnect 10 nm.jpg" src="/w/images/thumb/2/22/intel_interconnect_10_nm.jpg/200px-intel_interconnect_10_nm.jpg" width="200" height="201" srcset="/w/images/thumb/2/22/intel_interconnect_10_nm.jpg/300px-intel_interconnect_10_nm.jpg 1.5x, /w/images/thumb/2/22/intel_interconnect_10_nm.jpg/400px-intel_interconnect_10_nm.jpg 2x"/></a></div>
<p>At 10nm the wires become so small that the barrier layer takes up most of the interconnect, resulting in less space for the copper itself. As the cross section of the wire gets smaller the resistance rises exponentially. Cobalt aims to address this issue, it does not diffuse in the surrounding material, so the barrier layer can be reduced. And even though it has a higher resistance than copper in bulk, it has up to two times lower resistance in very small wires. This can be attributed to the larger wires because of the reduced barrier layer and the larger grain size, which reduces the electron scattering. It also has 10x better resistance to electron-migration. 
</p><p>Intel will leverage their initial 10nm process for their <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>-based microprocessors which are used exclusively for mobile. They will then utilize their second generation, &#34;10nm+&#34; process, for <a href="/wiki/intel/microarchitectures/ice_lake" class="mw-redirect" title="intel/microarchitectures/ice lake">Ice Lake</a>-based processors which will be used for the mainstream and server platform.
</p>
<h5><span class="mw-headline" id="Intel_7_Ultra">Intel 7 Ultra</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=4" title="Edit section: Intel 7 Ultra">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:raptor-lake-v-f-curve-improvements.png" class="image"><img alt="" src="/w/images/thumb/1/12/raptor-lake-v-f-curve-improvements.png/300px-raptor-lake-v-f-curve-improvements.png" width="300" height="164" class="thumbimage" srcset="/w/images/thumb/1/12/raptor-lake-v-f-curve-improvements.png/450px-raptor-lake-v-f-curve-improvements.png 1.5x, /w/images/thumb/1/12/raptor-lake-v-f-curve-improvements.png/600px-raptor-lake-v-f-curve-improvements.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:raptor-lake-v-f-curve-improvements.png" class="internal" title="Enlarge"></a></div>New V-F Curve for the Enhanced Intel 7 process.</div></div></div>
<p>Intel introduced an <b>enhanced version of the Intel 7 process</b> in late 2022 with the introduction of the company&#39;s 13th Generation Core processors based on the <a href="/wiki/intel/microarchitectures/raptor_lake" title="intel/microarchitectures/raptor lake">Raptor Lake</a> microarchitecture. Nicknamed <b>&#34;Intel 7 Ultra&#34;</b> internally, the new process is a full PDK update over the one used by Alder Lake, their 3rd generation SuperFin Transistor architecture. Intel says this process brings transistors with significantly better channel mobility. At the very high end of the V-F curve, the company says peak frequency is nearly 1 GHz higher now. The curve itself has been improved, shifting prior-generation frequencies by around 200 MHz at ISO-voltage, or alternatively, reducing the voltage by over 50 mV at ISO-frequency.
</p>
<ul><li> <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/525/iedm-2017-isscc-2018-intels-10nm-switching-to-cobalt-interconnects/">In-depth analysis for Intel&#39;s 10nm process.</a></li></ul>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Samsung">Samsung</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=5" title="Edit section: Samsung">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:ss_14-10nm.png" class="image"><img alt="ss 14-10nm.png" src="/w/images/thumb/3/31/ss_14-10nm.png/500px-ss_14-10nm.png" width="500" height="266" srcset="/w/images/thumb/3/31/ss_14-10nm.png/750px-ss_14-10nm.png 1.5x, /w/images/3/31/ss_14-10nm.png 2x"/></a></div>
<p>Samsung demonstrated their 128 Megabit <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a> wafer from their 10nm FinFET process. Samsung, which unlike Intel uses LELELE (litho-etch-litho-etch-litho-etch), ramped up mass production in May of 2017. ChipWorks/TechInsight measured the CPP/MMP which came a little short of the Common Platform Alliance Paper which was presented in 2016, at 68 nm contacted gate pitch, 51 nm metal pitch, dual-depth <a href="/w/index.php?title=shallow_trench_isolation&amp;action=edit&amp;redlink=1" class="new" title="shallow trench isolation (page does not exist)">shallow trench isolation</a> (STI), and had single dummy gate.
</p>
<table class="collapsible collapsed wikitable">

<tbody><tr>
<th colspan="2"> Samsung 128 Mib SRAM demo 10 nm wafer
</th></tr>
<tr>
<td>
<table class="wikitable">
<tbody><tr><th>Technology</th><td>10nm FinFET</td></tr>
<tr><th>Supply voltage</th><td>1.8 V (i/o)</td></tr>
<tr><th>Bit cell size</th><td>0.040 µm²</td></tr>
<tr><th>macro configs</th><td>256x512 Kib</td></tr>
<tr><th>Capacity</th><td>128 Mib</td></tr>
<tr><th>Test Features</th><td>Programmable E-fuse</td></tr>
<tr><th>Die Size</th><td>75.6mm²</td></tr>
</tbody></table>
</td>
<td> <a href="/wiki/File:samsung_10nm_SRAM_block.png" class="image"><img alt="samsung 10nm SRAM block.png" src="/w/images/thumb/c/c3/samsung_10nm_SRAM_block.png/400px-samsung_10nm_SRAM_block.png" width="400" height="395" srcset="/w/images/thumb/c/c3/samsung_10nm_SRAM_block.png/600px-samsung_10nm_SRAM_block.png 1.5x, /w/images/thumb/c/c3/samsung_10nm_SRAM_block.png/800px-samsung_10nm_SRAM_block.png 2x"/></a>
</td></tr></tbody></table>
<p>Samsung&#39;s initial process was 10LPE (10 Low-Power Early) which was replaced by second generation evolved process 10LPP (10 Low-Power Plus). Samsung intends to introduce a third generational enhanced 10nm process called 8LPP (8 Low Power Plus) which will further improve performance and introduce a small density increase through cell enhancements and a narrower metal pitch. 8LPP improvements over 10LPP is similar to their 11LPP improvements over their 14LPP. It&#39;s worth noting that Samsung intends 8LPP to be their last non-<a href="/w/index.php?title=EUV&amp;action=edit&amp;redlink=1" class="new" title="EUV (page does not exist)">EUV</a> node. All subsequent nodes will use EUV.
</p>
<h3><span class="mw-headline" id="TSMC">TSMC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=6" title="Edit section: TSMC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TSMC reported a poly pitch of 64 nm with a metal pitch 42 nm. TechInsight measured them at 66 nm and 44 nm respectively. 10FF is the second process to use FinFET, and is the Industry&#39;s first use of Quad-Patterning. This allows for a full node shrink, enabling a 2X increase in logic density compared to their 16nm process. The 10FF process will have 15% higher performance while consuming 35% less power.
</p>
<div style="clear:both;"></div>
<p><a href="/wiki/File:10nm_tsmc.jpeg" class="image"><img alt="10nm tsmc.jpeg" src="/w/images/thumb/c/c8/10nm_tsmc.jpeg/200px-10nm_tsmc.jpeg" width="200" height="150" srcset="/w/images/thumb/c/c8/10nm_tsmc.jpeg/300px-10nm_tsmc.jpeg 1.5x, /w/images/c/c8/10nm_tsmc.jpeg 2x"/></a>
</p>
<h2><span class="mw-headline" id="10_nm_Microprocessors">10 nm Microprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=7" title="Edit section: 10 nm Microprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="float: left; width: 33%">
<ul>
	<li data-sortkey="A"><a href="/wiki/apple/ax" title="apple/ax">Ax  - Apple</a></li>
	<li data-sortkey="C"><a href="/wiki/qualcomm/centriq" title="qualcomm/centriq">Centriq  - Qualcomm</a></li>
	<li data-sortkey="C"><a href="/wiki/intel/core_i7" title="intel/core i7">Core i7  - Intel</a></li>
	<li data-sortkey="E"><a href="/wiki/samsung/exynos" title="samsung/exynos">Exynos  - Samsung</a></li>
</ul>
</div><div style="float: left; width: 33%"><ul>
	<li data-sortkey="H"><a href="/wiki/mediatek/helio" title="mediatek/helio">Helio - MediaTek</a></li>
	<li data-sortkey="K"><a href="/wiki/hisilicon/kirin" title="hisilicon/kirin">Kirin  - HiSilicon</a></li>
	<li data-sortkey="M"><a href="/wiki/qualcomm/msm" title="qualcomm/msm">MSM (Mobile Station Modem)  - Qualcomm</a></li>
	<li data-sortkey="S"><a href="/wiki/qualcomm/snapdragon_7" title="qualcomm/snapdragon 7">Snapdragon 7 Series  - Qualcomm</a></li>
</ul>
</div><div style="float: left; width: 33%"><ul>
	<li data-sortkey="S"><a href="/wiki/huaxintong/stardragon" title="huaxintong/stardragon">StarDragon  - HXT Semiconductor</a></li>
	<li data-sortkey="S"><a href="/wiki/xiaomi/surge" title="xiaomi/surge">Surge  - Xiaomi</a></li>
	<li data-sortkey="V"><a href="/wiki/qualcomm/vision_intelligence" title="qualcomm/vision intelligence">Vision Intelligence  - Qualcomm</a></li>
</ul>
</div>
<p><br style="clear: both"/>
</p><p><br/>
<i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=10_nm_lithography_process&amp;action=edit">expanding it</a>.</i>
</p>
<h2><span class="mw-headline" id="10_nm_Microarchitectures">10 nm Microarchitectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=8" title="Edit section: 10 nm Microarchitectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Intel
<ul><li> CPU
<ul><li> <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a></li>
<li> <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (client)</a></li>
<li> <a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a></li>
<li> <a href="/wiki/intel/microarchitectures/alder_lake" title="intel/microarchitectures/alder lake">Alder Lake</a></li>
<li> <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (server)</a></li>
<li> <a href="/wiki/intel/microarchitectures/sapphire_rapids" title="intel/microarchitectures/sapphire rapids">Sapphire Rapids</a></li>
<li> <a href="/wiki/intel/microarchitectures/tremont" title="intel/microarchitectures/tremont">Tremont</a></li>
<li> <s><a href="/wiki/intel/microarchitectures/knights_hill" title="intel/microarchitectures/knights hill">Knights Hill</a></s></li></ul></li>
<li> GPU
<ul><li> <a href="/wiki/intel/microarchitectures/arctic_sound" title="intel/microarchitectures/arctic sound">Arctic Sound</a></li>
<li> <a href="/wiki/intel/microarchitectures/jupiter_sound" title="intel/microarchitectures/jupiter sound">Jupiter Sound</a></li></ul></li></ul></li>
<li> Qualcomm
<ul><li> <a href="/wiki/qualcomm/microarchitectures/falkor" title="qualcomm/microarchitectures/falkor">Falkor</a></li></ul></li>
<li> Samsung
<ul><li> <a href="/wiki/samsung/microarchitectures/mongoose_2" class="mw-redirect" title="samsung/microarchitectures/mongoose 2">Mongoose 2</a></li>
<li> <a href="/wiki/samsung/microarchitectures/mongoose_3" class="mw-redirect" title="samsung/microarchitectures/mongoose 3">Mongoose 3</a></li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=10_nm_lithography_process&amp;action=edit">expanding it</a>.</i>
</p>
<h2><span class="mw-headline" id="Documents">Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=9" title="Edit section: Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/File:10-nm-technology-fact-sheet.pdf" title="File:10-nm-technology-fact-sheet.pdf">Intel&#39;s 10 nm Technology: Delivering the Highest Logic Transistor Density in the Industry Through the Use of Hyper Scaling</a></li>
<li> <a href="/wiki/File:Kaizad-Mistry-2017-Manufacturing.pdf" title="File:Kaizad-Mistry-2017-Manufacturing.pdf">Intel Technology &amp; Manufacturing Day presentation, 10 nm</a></li>
<li> <a href="/wiki/File:Mark-Bohr-2017-Moores-Law.pdf" title="File:Mark-Bohr-2017-Moores-Law.pdf">Intel Technology &amp; Manufacturing Day presentation, 10 nm / Moore&#39;s Law</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=10_nm_lithography_process&amp;action=edit&amp;section=10" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Mark Bohr, Intel. Intel Technology and Manufacturing Day. Mar 28, 2017.</li>
<li> Samsung uses LELELE based on their press release about their 10nm FinFET Technology on October 17, 2016.</li>
<li> Seo, K-I., et al. &#34;A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI.&#34; VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on. IEEE, 2014.</li>
<li> Cho, H-J., et al. &#34;Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications.&#34; VLSI Technology, 2016 IEEE Symposium on. IEEE, 2016.</li>
<li> Song, Taejoong, et al. &#34;A 10 nm FinFET 128 Mb SRAM With Assist Adjustment System for Power, Performance, and Area Optimization.&#34; IEEE Journal of Solid-State Circuits (2016).</li>
<li> Clinton, Michael, et al. &#34;12.3 A low-power and high-performance 10nm SRAM architecture for mobile applications.&#34; Solid-State Circuits Conference (ISSCC), 2017 IEEE International. IEEE, 2017.</li>
<li> Samsung&#39;s actual transistor size was measured by ChipWorks/TechInsight based on the <a href="/wiki/Qualcomm" class="mw-redirect" title="Qualcomm">Qualcomm</a> <a href="/w/index.php?title=qualcomm/snapdragon_835&amp;action=edit&amp;redlink=1" class="new" title="qualcomm/snapdragon 835 (page does not exist)">Snapdragon 835</a> which is manufactured on Samsung&#39;s 10nm process. </li>
<li> <a rel="nofollow" class="external text" href="http://www.techinsights.com/technology-intelligence/overview/latest-reports/tsmc-10-nm-process/">TechInsights TSMC 10 nm Process Analysis</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:6917-0!*!0!default!!en!5!* and timestamp 20230601211302 and revision id 101117
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=10_nm_lithography_process&amp;oldid=101117#Intel">https://en.wikichip.org/w/index.php?title=10_nm_lithography_process&amp;oldid=101117#Intel</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Category</a>: <ul><li><a href="/wiki/Category:lithography" title="Category:lithography">lithography</a></li></ul></div></div>				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 17 February 2023, at 06:52.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":169});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>