#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 30 23:21:13 2020
# Process ID: 14956
# Current directory: C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7120 C:\Users\khali\ENSC_452\Project_modules\Audio\DMA_Audio\DMA_Audio.xpr
# Log file: C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio/vivado.log
# Journal file: C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio/DMA_Audio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/khali/ENSC_452/Project_modules/Audio/New_folder/DMA_Audio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452/Project_modules/Audio/SPIRxTxDemo/SPIRxTxDemo.ipdefs/myIPCores_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 814.059 ; gain = 219.426
update_compile_order -fileset sources_1
open_bd_design {C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio/DMA_Audio.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_1
Adding component instance block -- xilinx.com:user:mySPIRxTx:1.0 - mySPIRxTx_0
Adding component instance block -- xilinx.com:user:myI2STx:1.0 - myI2STx_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </axi_dma_0/Data_SG>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_SG>
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <C:/Users/khali/ENSC_452/Project_modules/Audio/DMA_Audio/DMA_Audio.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1150.742 ; gain = 25.516
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
save_project_as Audio_Player_SD C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD -force
save_project_as: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1150.742 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myI2STx_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myI2STx_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myPrescaler_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myPrescaler_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myPrescaler_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myPrescaler_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mySPIRxTx_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mySPIRxTx_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is excluded from all addressing paths.
WARNING: [BD 41-927] Following properties on pin /myPrescaler_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /myPrescaler_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\khali\ENSC_452\Project_modules\Audio\Audio_Player_SD\Audio_Player_SD.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySPIRxTx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myI2STx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jan 30 23:29:35 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.runs/synth_1/runme.log
[Thu Jan 30 23:29:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/khali/ENSC_452/Project_modules/Audio/Audio_Player_SD/Audio_Player_SD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1359.012 ; gain = 208.270
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2348.672 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2348.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2348.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

open_run: Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 2482.379 ; gain = 1105.719
open_report: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2540.305 ; gain = 57.926
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 15:20:23 2020...
