1
 
****************************************
Report : design
Design : adder
Version: S-2021.06-SP5-4
Date   : Thu Jul  6 00:11:43 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    asap7sc7p5t_22b_SIMPLE_RVT_TT_170906 (File: /home/aavyas1/libs/asap7libs/asap7libs_24/db/asap7sc7p5t_22b_SIMPLE_RVT_TT_170906.db)
    asap7sc7p5t_22b_AO_RVT_TT_170906 (File: /home/aavyas1/libs/asap7libs/asap7libs_24/db/asap7sc7p5t_22b_AO_RVT_TT_170906.db)
    asap7sc7p5t_22b_SEQ_RVT_TT_170906 (File: /home/aavyas1/libs/asap7libs/asap7libs_24/db/asap7sc7p5t_22b_SEQ_RVT_TT_170906.db)

Local Link Library:

    {asap7sc7p5t_22b_AO_RVT_TT_170906.db, asap7sc7p5t_22b_INVBUF_RVT_TT_170906.db, asap7sc7p5t_22b_OA_RVT_TT_170906.db, asap7sc7p5t_22b_SEQ_RVT_TT_170906.db, asap7sc7p5t_22b_SIMPLE_RVT_TT_170906.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : PVT_0P7V_25C
    Library : asap7sc7p5t_22b_AO_RVT_TT_170906
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.70

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : adder
Version: S-2021.06-SP5-4
Date   : Thu Jul  6 00:11:43 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U8                        XOR2xp5_ASAP7_75t_R
                                          asap7sc7p5t_22b_SIMPLE_RVT_TT_170906
                                                          2.099520  
U9                        AND2x2_ASAP7_75t_R
                                          asap7sc7p5t_22b_SIMPLE_RVT_TT_170906
                                                          1.399680  
U11                       AOI32xp33_ASAP7_75t_R
                                          asap7sc7p5t_22b_AO_RVT_TT_170906
                                                          1.632960  
U12                       XNOR2xp5_ASAP7_75t_R
                                          asap7sc7p5t_22b_SIMPLE_RVT_TT_170906
                                                          2.099520  
U13                       XNOR2xp5_ASAP7_75t_R
                                          asap7sc7p5t_22b_SIMPLE_RVT_TT_170906
                                                          2.099520  
cout_reg                  DFFHQNx1_ASAP7_75t_R
                                          asap7sc7p5t_22b_SEQ_RVT_TT_170906
                                                          4.665600  n
sum_reg_0_0               DFFHQNx1_ASAP7_75t_R
                                          asap7sc7p5t_22b_SEQ_RVT_TT_170906
                                                          4.665600  n
sum_reg_1_0               DFFHQNx1_ASAP7_75t_R
                                          asap7sc7p5t_22b_SEQ_RVT_TT_170906
                                                          4.665600  n
--------------------------------------------------------------------------------
Total 8 cells                                             23.327999
1
 
****************************************
Report : port
        -verbose
Design : adder
Version: S-2021.06-SP5-4
Date   : Thu Jul  6 00:11:43 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
a[0]           in      0.0000   0.0000 1000.00  184.32   --         
a[1]           in      0.0000   0.0000 1000.00  184.32   --         
b[0]           in      0.0000   0.0000 1000.00  184.32   --         
b[1]           in      0.0000   0.0000 1000.00  184.32   --         
clk            in      0.0000   0.0000 1000.00  184.32   --         d
cout           out     0.0100   0.0000   --      --      --         
sum[0]         out     0.0100   0.0000   --      --      --         
sum[1]         out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
a[0]               1      --              --              --        -- 
a[1]               1      --              --              --        -- 
b[0]               1      --              --              --        -- 
b[1]               1      --              --              --        -- 
clk                1      --              --              --        -- 
cout               1      --              --              --        -- 
sum[0]             1      --              --              --        -- 
sum[1]             1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
a[0]          0.10    0.10    0.10    0.10  clk       --    
a[1]          0.10    0.10    0.10    0.10  clk       --    
b[0]          0.10    0.10    0.10    0.10  clk       --    
b[1]          0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
a[0]         INVx3_ASAP7_75t_R  INVx3_ASAP7_75t_R    -- /  --     
a[1]         INVx3_ASAP7_75t_R  INVx3_ASAP7_75t_R    -- /  --     
b[0]         INVx3_ASAP7_75t_R  INVx3_ASAP7_75t_R    -- /  --     
b[1]         INVx3_ASAP7_75t_R  INVx3_ASAP7_75t_R    -- /  --     
clk          INVx3_ASAP7_75t_R  INVx3_ASAP7_75t_R    -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
a[0]          --      --     --      --     --      --     --     --        -- 
a[1]          --      --     --      --     --      --     --     --        -- 
b[0]          --      --     --      --     --      --     --     --        -- 
b[1]          --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
a[0]          --      --      --      -- 
a[1]          --      --      --      -- 
b[0]          --      --      --      -- 
b[1]          --      --      --      -- 
clk           --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
cout          0.10    0.10    0.10    0.10  clk       0.00  
sum[0]        0.10    0.10    0.10    0.10  clk       0.00  
sum[1]        0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : adder
Version: S-2021.06-SP5-4
Date   : Thu Jul  6 00:11:43 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
adder                                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
