[options]
mode prove

[engines]
smtbmc yices

[script]
read_verilog -formal -sv *.sv
prep -flatten -top ihex

[files]
../rtl/wishbone.sv
../rtl/ihex.sv
