# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:19 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:13:19 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:19 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:13:19 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:19 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:13:19 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:19 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:13:20 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:20 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:13:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:20 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:13:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:20 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:13:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:20 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:13:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:20 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Error: ./regfile.sv(27): Automatic variable not allowed in procedural continuous assignment statement: l
# ** Error: ./regfile.sv(27): Automatic variable not allowed in procedural continuous assignment statement: k
# ** Error: ./regfile.sv(27): Automatic variable not allowed in procedural continuous assignment statement: k
# ** Error: ./regfile.sv(27): Automatic variable not allowed in procedural continuous assignment statement: l
# ** Error: ./regfile.sv(27): Bit-select of reg not allowed in procedural continuous assignment: muxTemp.
# -- Compiling module regstim
# End time: 21:13:21 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:13:47 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:13:47 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:13:47 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:13:47 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:48 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:48 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:13:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:13:50 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlft6h7vii".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6h7vii
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:15:52 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:15:52 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:15:52 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:15:52 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:52 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:15:53 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:15:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:15:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:15:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:15:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:53 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:15:54 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:15:56 on Oct 14,2020, Elapsed time: 0:02:06
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:15:57 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlft52fvvr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft52fvvr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:30 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:17:30 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:30 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:17:30 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:30 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:17:30 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:31 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:17:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:31 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:17:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:31 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:17:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:31 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:17:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:31 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:17:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:32 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:17:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:32 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:17:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:17:35 on Oct 14,2020, Elapsed time: 0:01:38
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:17:35 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftc63zzx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc63zzx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
add wave -position end  sim:/regstim/dut/regData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab1/wave_regfile.do
add wave -position end  sim:/regstim/dut/regEn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab1/wave_regstim.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:02 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:20:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:20:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:20:03 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:03 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:20:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:03 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:20:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:20:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:20:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:20:04 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:04 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:20:04 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:04 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:20:04 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:20:07 on Oct 14,2020, Elapsed time: 0:02:32
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:20:07 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftk5erah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk5erah
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:01 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:22:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:22:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:22:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:22:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:22:02 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:02 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:22:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:22:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:22:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:03 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:22:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:03 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:22:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:22:06 on Oct 14,2020, Elapsed time: 0:01:59
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:22:06 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftecy33m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftecy33m
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:28:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:28:31 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:31 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:28:32 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:32 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:28:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:32 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:28:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:32 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:28:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:32 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:28:32 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:32 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:28:33 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:33 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:28:33 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:33 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:28:33 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:28:38 on Oct 14,2020, Elapsed time: 0:06:32
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:28:38 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftdmykej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdmykej
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:31:58 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:58 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:31:59 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:59 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:32:00 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:00 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:32:00 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:00 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:32:00 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:32:05 on Oct 14,2020, Elapsed time: 0:03:27
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:32:05 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftd1ae56".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd1ae56
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab1/wave_regstim.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:33:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:33:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:33:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:33:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:33:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:17 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:33:18 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:18 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:33:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:18 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:33:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:18 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:33:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:18 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:33:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:33:23 on Oct 14,2020, Elapsed time: 0:01:18
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:33:23 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftakv41b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftakv41b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab1/wave_regstim.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:22 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:41:22 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:22 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:41:22 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:22 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:41:23 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:41:23 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:41:23 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:41:23 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:41:23 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:41:24 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:41:24 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:41:24 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:41:30 on Oct 14,2020, Elapsed time: 0:08:07
# Errors: 0, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:41:30 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlft6vdf44".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6vdf44
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wutzk/Desktop/EE469_Labs/Lab1/wave_regstim.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:20 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:49:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:20 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:49:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:20 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:49:20 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:49:21 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:49:21 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:49:21 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:49:21 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:49:21 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:21 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Error: (vlog-13069) ./regfile.sv(35): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./regfile.sv(36): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module regstim
# End time: 21:49:22 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:10 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:50:10 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:10 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:50:10 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:10 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:11 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:50:11 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:12 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Error: (vlog-13069) ./regfile.sv(35): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./regfile.sv(36): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module regstim
# End time: 21:50:12 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:47 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:50:47 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:50:48 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:48 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:50:49 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:49 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:50:49 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:49 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:50:49 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:51 on Oct 14,2020, Elapsed time: 0:09:21
# Errors: 10, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:50:52 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux2 File: ./mux32x1.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlft8423bh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8423bh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:01 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:52:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:52:02 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:52:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:52:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:52:03 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:52:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:52:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:03 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:52:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:03 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:52:04 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:04 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:52:04 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:09 on Oct 14,2020, Elapsed time: 0:01:17
# Errors: 0, Warnings: 162
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:52:09 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux2 File: ./mux32x1.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftt6cv7d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt6cv7d
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:53:41 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:41 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:53:42 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:42 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:53:42 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:42 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Error: (vlog-13069) ./regfile.sv(35): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./regfile.sv(36): near "[": syntax error, unexpected '[', expecting ')'.
# -- Compiling module regstim
# End time: 21:53:42 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:16 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:54:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:54:18 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:54:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:54:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:54:18 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:21 on Oct 14,2020, Elapsed time: 0:02:12
# Errors: 5, Warnings: 162
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:54:21 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux2 File: ./mux32x1.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftyvifbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyvifbt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:01 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:55:01 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:01 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:55:02 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:02 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:55:03 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:03 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:55:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:03 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:55:03 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:05 on Oct 14,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 162
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:55:06 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[0]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[1]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[2]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[3]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[4]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[5]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[6]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[7]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[8]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[9]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[10]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[11]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[12]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[13]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[14]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[15]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[16]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[17]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[18]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[19]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[20]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[21]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[22]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[23]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[24]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[25]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[26]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[27]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[28]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[29]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[30]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[31]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[32]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[33]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[34]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[35]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[36]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[37]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[38]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[39]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[40]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[41]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[42]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[43]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[44]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[45]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[46]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[47]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[48]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[49]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[50]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[51]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[52]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[53]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[54]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[55]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[56]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[57]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[58]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[59]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[60]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[61]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[62]/mux2 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(35): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux1 File: ./mux32x1.sv
# ** Warning: (vsim-3015) ./regfile.sv(36): [PCDPC] - Port size (32) does not match connection size (64) for port 'in'. The port definition is at: ./mux32x1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackMux1[63]/mux2 File: ./mux32x1.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlft022twj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft022twj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:59:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:59:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:59:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:59:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:59:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:59:17 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:17 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:59:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:17 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:59:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:17 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Error: (vlog-13069) ./regfile.sv(35): near "]": syntax error, unexpected ']'.
# -- Compiling module regstim
# End time: 21:59:17 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./regfile.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 21:59:50 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 21:59:50 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 21:59:50 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 21:59:50 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:59:50 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:50 on Oct 14,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 21:59:51 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:51 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 21:59:51 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:51 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 21:59:51 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:51 on Oct 14,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:59:51 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:51 on Oct 14,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:59:51 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:53 on Oct 14,2020, Elapsed time: 0:04:47
# Errors: 4, Warnings: 162
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:59:53 on Oct 14,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftgwf2qa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgwf2qa
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# End time: 22:02:12 on Oct 14,2020, Elapsed time: 0:02:19
# Errors: 0, Warnings: 34
