{
  "modules": [
    {
      "id": "cpu",
      "name": "CPU Quad-Core Cortex-A73",
      "type": "processor",
      "position": {
        "x": 400,
        "y": 150
      },
      "parameters": {
        "cores": "4",
        "architecture": "Cortex-A73"
      },
      "description": "Quad-core ARM Cortex-A73 CPU"
    },
    {
      "id": "l2_cache",
      "name": "L2 Cache 1 MB",
      "type": "memory",
      "position": {
        "x": 450,
        "y": 290
      },
      "parameters": {
        "size": "1MB",
        "type": "L2 Cache"
      },
      "description": "1 MB L2 Cache shared by CPU cores"
    },
    {
      "id": "security",
      "name": "Security",
      "type": "custom",
      "position": {
        "x": 440,
        "y": 360
      },
      "parameters": {},
      "description": "Security module"
    },
    {
      "id": "crypto",
      "name": "CYPTO EIP197",
      "type": "custom",
      "position": {
        "x": 330,
        "y": 420
      },
      "parameters": {
        "standard": "EIP197"
      },
      "description": "Cryptographic engine EIP197"
    },
    {
      "id": "tunneling",
      "name": "Tunneling Offload Engine",
      "type": "custom",
      "position": {
        "x": 520,
        "y": 420
      },
      "parameters": {},
      "description": "Tunneling offload engine"
    },
    {
      "id": "netsys",
      "name": "NETSYS",
      "type": "custom",
      "position": {
        "x": 440,
        "y": 520
      },
      "parameters": {
        "features": "HNAT(PSE&PPE)/HQoS/PAO/MAP-E&T"
      },
      "description": "Network system with HNAT, HQoS, PAO, MAP-E&T"
    },
    {
      "id": "switch",
      "name": "Switch",
      "type": "custom",
      "position": {
        "x": 440,
        "y": 630
      },
      "parameters": {},
      "description": "Ethernet switch with 4 GPHY ports"
    },
    {
      "id": "gphy_0",
      "name": "GPHY",
      "type": "phy",
      "position": {
        "x": 310,
        "y": 650
      },
      "parameters": {},
      "description": "Gigabit Ethernet PHY port 0"
    },
    {
      "id": "gphy_1",
      "name": "GPHY",
      "type": "phy",
      "position": {
        "x": 400,
        "y": 650
      },
      "parameters": {},
      "description": "Gigabit Ethernet PHY port 1"
    },
    {
      "id": "gphy_2",
      "name": "GPHY",
      "type": "phy",
      "position": {
        "x": 490,
        "y": 650
      },
      "parameters": {},
      "description": "Gigabit Ethernet PHY port 2"
    },
    {
      "id": "gphy_3",
      "name": "GPHY",
      "type": "phy",
      "position": {
        "x": 580,
        "y": 650
      },
      "parameters": {},
      "description": "Gigabit Ethernet PHY port 3"
    },
    {
      "id": "spim",
      "name": "SPIM",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 95
      },
      "parameters": {},
      "description": "SPI Master interface"
    },
    {
      "id": "pcm",
      "name": "PCM",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 145
      },
      "parameters": {},
      "description": "PCM interface"
    },
    {
      "id": "i2c",
      "name": "I2C",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 185
      },
      "parameters": {},
      "description": "I2C interface"
    },
    {
      "id": "i2s",
      "name": "I2S",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 230
      },
      "parameters": {},
      "description": "I2S interface"
    },
    {
      "id": "nfi_nand",
      "name": "NFI-NAND",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 278
      },
      "parameters": {},
      "description": "NAND Flash interface"
    },
    {
      "id": "spim_nand",
      "name": "SPIM-NAND",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 318
      },
      "parameters": {},
      "description": "SPI NAND interface"
    },
    {
      "id": "spim_nor",
      "name": "SPIM-NOR",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 368
      },
      "parameters": {},
      "description": "SPI NOR Flash interface"
    },
    {
      "id": "sd_emmc",
      "name": "SD/eMMC",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 413
      },
      "parameters": {},
      "description": "SD/eMMC interface"
    },
    {
      "id": "gpiox2",
      "name": "GPIOx2",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 458
      },
      "parameters": {
        "count": "2"
      },
      "description": "GPIO interface x2"
    },
    {
      "id": "pwm",
      "name": "PWM",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 503
      },
      "parameters": {},
      "description": "PWM interface"
    },
    {
      "id": "mdio",
      "name": "MDIO",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 548
      },
      "parameters": {},
      "description": "MDIO interface"
    },
    {
      "id": "uart_pta",
      "name": "UARTx3/PTA",
      "type": "interface",
      "position": {
        "x": 126,
        "y": 593
      },
      "parameters": {
        "count": "3"
      },
      "description": "UART x3 / PTA interface"
    },
    {
      "id": "dram_phy",
      "name": "DRAM PHY",
      "type": "phy",
      "position": {
        "x": 775,
        "y": 95
      },
      "parameters": {},
      "description": "DRAM PHY interface"
    },
    {
      "id": "jtag_x2",
      "name": "JTAGx2",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 145
      },
      "parameters": {
        "count": "2"
      },
      "description": "JTAG interface x2"
    },
    {
      "id": "pcie3_2l",
      "name": "2xPCIe3.0 2L",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 193
      },
      "parameters": {
        "version": "3.0",
        "lanes": "2",
        "count": "2"
      },
      "description": "2x PCIe 3.0 2-lane interfaces"
    },
    {
      "id": "pcie3_port1",
      "name": "PCIe3.0 1L Port 1",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 238
      },
      "parameters": {
        "version": "3.0",
        "lanes": "1",
        "port": "1"
      },
      "description": "PCIe 3.0 1-lane Port 1"
    },
    {
      "id": "pcie3_port0",
      "name": "PCIe3.0 1L Port 0",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 283
      },
      "parameters": {
        "version": "3.0",
        "lanes": "1",
        "port": "0",
        "shared": "Share PHY. Select either, not both."
      },
      "description": "PCIe 3.0 1-lane Port 0, shares PHY with USB3.2 Port 0"
    },
    {
      "id": "usb3_port0",
      "name": "USB3.2 Port 0",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 348
      },
      "parameters": {
        "version": "3.2",
        "port": "0",
        "shared": "Share PHY. Select either, not both."
      },
      "description": "USB 3.2 Port 0, shares PHY with PCIe3.0 Port 0"
    },
    {
      "id": "usb3_port1",
      "name": "USB3.2 Port 1",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 398
      },
      "parameters": {
        "version": "3.2",
        "port": "1"
      },
      "description": "USB 3.2 Port 1"
    },
    {
      "id": "usxgmii_port0",
      "name": "10G/USXGMII Port 0",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 448
      },
      "parameters": {
        "speed": "10G",
        "protocol": "USXGMII",
        "port": "0"
      },
      "description": "10G/USXGMII Port 0"
    },
    {
      "id": "usxgmii_port1",
      "name": "10G/USXGMII Port 1",
      "type": "interface",
      "position": {
        "x": 775,
        "y": 488
      },
      "parameters": {
        "speed": "10G",
        "protocol": "USXGMII",
        "port": "1",
        "shared": "Share MAC. Select either, not both."
      },
      "description": "10G/USXGMII Port 1, shares MAC with 2.5GPHY"
    },
    {
      "id": "gphy_2_5g",
      "name": "2.5GPHY",
      "type": "phy",
      "position": {
        "x": 775,
        "y": 538
      },
      "parameters": {
        "speed": "2.5G",
        "shared": "Share MAC. Select either, not both."
      },
      "description": "2.5G PHY, shares MAC with 10G/USXGMII Port 1"
    }
  ],
  "connections": [
    {
      "id": "conn_cpu_l2",
      "from_module": "cpu",
      "from_port": "cache_interface",
      "to_module": "l2_cache",
      "to_port": "cpu_interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "bidirectional",
      "annotations": []
    },
    {
      "id": "conn_l2_security",
      "from_module": "l2_cache",
      "from_port": "output",
      "to_module": "security",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_security_crypto",
      "from_module": "security",
      "from_port": "crypto_interface",
      "to_module": "crypto",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_security_tunneling",
      "from_module": "security",
      "from_port": "tunneling_interface",
      "to_module": "tunneling",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_security_netsys",
      "from_module": "security",
      "from_port": "netsys_interface",
      "to_module": "netsys",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_netsys_switch",
      "from_module": "netsys",
      "from_port": "switch_interface",
      "to_module": "switch",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_switch_gphy0",
      "from_module": "switch",
      "from_port": "port0",
      "to_module": "gphy_0",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_switch_gphy1",
      "from_module": "switch",
      "from_port": "port1",
      "to_module": "gphy_1",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_switch_gphy2",
      "from_module": "switch",
      "from_port": "port2",
      "to_module": "gphy_2",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_switch_gphy3",
      "from_module": "switch",
      "from_port": "port3",
      "to_module": "gphy_3",
      "to_port": "input",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "down",
      "annotations": []
    },
    {
      "id": "conn_cpu_spim",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "spim",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_pcm",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "pcm",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_i2c",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "i2c",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_i2s",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "i2s",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_nfi_nand",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "nfi_nand",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_spim_nand",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "spim_nand",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_spim_nor",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "spim_nor",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_sd_emmc",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "sd_emmc",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_gpiox2",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "gpiox2",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_pwm",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "pwm",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_mdio",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "mdio",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_uart_pta",
      "from_module": "cpu",
      "from_port": "peripheral_bus",
      "to_module": "uart_pta",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "left",
      "annotations": []
    },
    {
      "id": "conn_cpu_dram_phy",
      "from_module": "cpu",
      "from_port": "memory_interface",
      "to_module": "dram_phy",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_cpu_jtag_x2",
      "from_module": "cpu",
      "from_port": "debug_interface",
      "to_module": "jtag_x2",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_cpu_pcie3_2l",
      "from_module": "cpu",
      "from_port": "pcie_interface",
      "to_module": "pcie3_2l",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_cpu_pcie3_port1",
      "from_module": "cpu",
      "from_port": "pcie_interface",
      "to_module": "pcie3_port1",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_cpu_pcie3_port0",
      "from_module": "cpu",
      "from_port": "pcie_interface",
      "to_module": "pcie3_port0",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": [
        "Share PHY with USB3.2 Port 0"
      ]
    },
    {
      "id": "conn_cpu_usb3_port0",
      "from_module": "cpu",
      "from_port": "usb_interface",
      "to_module": "usb3_port0",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": [
        "Share PHY with PCIe3.0 Port 0"
      ]
    },
    {
      "id": "conn_cpu_usb3_port1",
      "from_module": "cpu",
      "from_port": "usb_interface",
      "to_module": "usb3_port1",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_netsys_usxgmii_port0",
      "from_module": "netsys",
      "from_port": "ethernet_interface",
      "to_module": "usxgmii_port0",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": []
    },
    {
      "id": "conn_netsys_usxgmii_port1",
      "from_module": "netsys",
      "from_port": "ethernet_interface",
      "to_module": "usxgmii_port1",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": [
        "Share MAC with 2.5GPHY"
      ]
    },
    {
      "id": "conn_netsys_gphy_2_5g",
      "from_module": "netsys",
      "from_port": "ethernet_interface",
      "to_module": "gphy_2_5g",
      "to_port": "interface",
      "signal_name": "",
      "width": "",
      "is_bus": true,
      "direction": "right",
      "annotations": [
        "Share MAC with 10G/USXGMII Port 1"
      ]
    }
  ],
  "ports": [
    {
      "name": "SPIM",
      "direction": "output",
      "width": "",
      "connected_to": "spim",
      "description": "SPI Master interface port"
    },
    {
      "name": "PCM",
      "direction": "output",
      "width": "",
      "connected_to": "pcm",
      "description": "PCM interface port"
    },
    {
      "name": "I2C",
      "direction": "output",
      "width": "",
      "connected_to": "i2c",
      "description": "I2C interface port"
    },
    {
      "name": "I2S",
      "direction": "output",
      "width": "",
      "connected_to": "i2s",
      "description": "I2S interface port"
    },
    {
      "name": "NFI-NAND",
      "direction": "output",
      "width": "",
      "connected_to": "nfi_nand",
      "description": "NAND Flash interface port"
    },
    {
      "name": "SPIM-NAND",
      "direction": "output",
      "width": "",
      "connected_to": "spim_nand",
      "description": "SPI NAND interface port"
    },
    {
      "name": "SPIM-NOR",
      "direction": "output",
      "width": "",
      "connected_to": "spim_nor",
      "description": "SPI NOR Flash interface port"
    },
    {
      "name": "SD/eMMC",
      "direction": "output",
      "width": "",
      "connected_to": "sd_emmc",
      "description": "SD/eMMC interface port"
    },
    {
      "name": "GPIOx2",
      "direction": "inout",
      "width": "",
      "connected_to": "gpiox2",
      "description": "GPIO interface x2 port"
    },
    {
      "name": "PWM",
      "direction": "output",
      "width": "",
      "connected_to": "pwm",
      "description": "PWM interface port"
    },
    {
      "name": "MDIO",
      "direction": "output",
      "width": "",
      "connected_to": "mdio",
      "description": "MDIO interface port"
    },
    {
      "name": "UARTx3/PTA",
      "direction": "inout",
      "width": "",
      "connected_to": "uart_pta",
      "description": "UART x3 / PTA interface port"
    },
    {
      "name": "DRAM PHY",
      "direction": "output",
      "width": "",
      "connected_to": "dram_phy",
      "description": "DRAM PHY interface port"
    },
    {
      "name": "JTAGx2",
      "direction": "inout",
      "width": "",
      "connected_to": "jtag_x2",
      "description": "JTAG interface x2 port"
    },
    {
      "name": "2xPCIe3.0 2L",
      "direction": "inout",
      "width": "",
      "connected_to": "pcie3_2l",
      "description": "2x PCIe 3.0 2-lane interface port"
    },
    {
      "name": "PCIe3.0 1L Port 1",
      "direction": "inout",
      "width": "",
      "connected_to": "pcie3_port1",
      "description": "PCIe 3.0 1-lane Port 1"
    },
    {
      "name": "PCIe3.0 1L Port 0",
      "direction": "inout",
      "width": "",
      "connected_to": "pcie3_port0",
      "description": "PCIe 3.0 1-lane Port 0, shares PHY with USB3.2 Port 0"
    },
    {
      "name": "USB3.2 Port 0",
      "direction": "inout",
      "width": "",
      "connected_to": "usb3_port0",
      "description": "USB 3.2 Port 0, shares PHY with PCIe3.0 Port 0"
    },
    {
      "name": "USB3.2 Port 1",
      "direction": "inout",
      "width": "",
      "connected_to": "usb3_port1",
      "description": "USB 3.2 Port 1"
    },
    {
      "name": "10G/USXGMII Port 0",
      "direction": "output",
      "width": "",
      "connected_to": "usxgmii_port0",
      "description": "10G/USXGMII Port 0"
    },
    {
      "name": "10G/USXGMII Port 1",
      "direction": "output",
      "width": "",
      "connected_to": "usxgmii_port1",
      "description": "10G/USXGMII Port 1, shares MAC with 2.5GPHY"
    },
    {
      "name": "2.5GPHY",
      "direction": "output",
      "width": "",
      "connected_to": "gphy_2_5g",
      "description": "2.5G PHY, shares MAC with 10G/USXGMII Port 1"
    },
    {
      "name": "GPHY_0",
      "direction": "output",
      "width": "",
      "connected_to": "gphy_0",
      "description": "Gigabit Ethernet PHY port 0"
    },
    {
      "name": "GPHY_1",
      "direction": "output",
      "width": "",
      "connected_to": "gphy_1",
      "description": "Gigabit Ethernet PHY port 1"
    },
    {
      "name": "GPHY_2",
      "direction": "output",
      "width": "",
      "connected_to": "gphy_2",
      "description": "Gigabit Ethernet PHY port 2"
    },
    {
      "name": "GPHY_3",
      "direction": "output",
      "width": "",
      "connected_to": "gphy_3",
      "description": "Gigabit Ethernet PHY port 3"
    }
  ],
  "annotations": [
    {
      "type": "label",
      "content": "MT7988A",
      "location": "Top-left corner of diagram",
      "related_to": "top_level"
    },
    {
      "type": "note",
      "content": "Share PHY. Select either, not both.",
      "location": "Right side, between PCIe3.0 1L Port 0 and USB3.2 Port 0",
      "related_to": "pcie3_port0, usb3_port0"
    },
    {
      "type": "note",
      "content": "Share MAC. Select either, not both.",
      "location": "Right side, between 10G/USXGMII Port 1 and 2.5GPHY",
      "related_to": "usxgmii_port1, gphy_2_5g"
    },
    {
      "type": "label",
      "content": "Quad-Core Cortex-A73",
      "location": "Inside CPU block",
      "related_to": "cpu"
    },
    {
      "type": "label",
      "content": "L2 Cache 1 MB",
      "location": "Below CPU block",
      "related_to": "l2_cache"
    },
    {
      "type": "label",
      "content": "HNAT(PSE&PPE)/HQoS/PAO/MAP-E&T",
      "location": "Inside NETSYS block",
      "related_to": "netsys"
    },
    {
      "type": "label",
      "content": "EIP197",
      "location": "Inside CYPTO block",
      "related_to": "crypto"
    }
  ],
  "hierarchy": {
    "top_level_module": "MT7988A",
    "submodules": [
      "CPU Quad-Core Cortex-A73",
      "L2 Cache",
      "Security",
      "CYPTO EIP197",
      "Tunneling Offload Engine",
      "NETSYS",
      "Switch",
      "GPHY x4",
      "2.5GPHY"
    ],
    "interfaces": [
      "SPIM",
      "PCM",
      "I2C",
      "I2S",
      "NFI-NAND",
      "SPIM-NAND",
      "SPIM-NOR",
      "SD/eMMC",
      "GPIOx2",
      "PWM",
      "MDIO",
      "UARTx3/PTA",
      "DRAM PHY",
      "JTAGx2",
      "PCIe 3.0",
      "USB 3.2",
      "10G/USXGMII"
    ]
  },
  "metadata": {
    "total_modules": 35,
    "total_connections": 38,
    "complexity": "complex",
    "protocol_hints": [
      "PCIe 3.0",
      "USB 3.2",
      "USXGMII",
      "Ethernet (1G, 2.5G, 10G)",
      "SPI",
      "I2C",
      "I2S",
      "UART",
      "JTAG",
      "MDIO",
      "SD/eMMC",
      "NAND Flash"
    ],
    "ambiguities": [
      "Exact bit widths not specified for most connections",
      "Internal bus architecture not detailed",
      "Clock and reset distribution not shown",
      "Power domains not indicated",
      "Exact routing of peripheral bus connections not explicitly shown",
      "PHY sharing mechanism between PCIe3.0 Port 0 and USB3.2 Port 0 not detailed",
      "MAC sharing mechanism between 10G/USXGMII Port 1 and 2.5GPHY not detailed"
    ]
  }
}