--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sram_ctrl.twx sram_ctrl.ncd -o sram_ctrl.twr sram_ctrl.pcf

Design file:              sram_ctrl.ncd
Physical constraint file: sram_ctrl.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_f2s<0> |    1.934(R)|      SLOW  |   -0.339(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<1> |    1.912(R)|      SLOW  |   -0.326(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<2> |    1.968(R)|      SLOW  |   -0.378(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<3> |    2.134(R)|      SLOW  |   -0.673(R)|      FAST  |clk_BUFGP         |   0.000|
mem         |    3.262(R)|      SLOW  |   -0.701(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    2.094(R)|      SLOW  |   -0.239(R)|      SLOW  |clk_BUFGP         |   0.000|
rw          |    3.724(R)|      SLOW  |   -0.801(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_data<0>|    2.417(R)|      SLOW  |   -0.785(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<1>|    2.614(R)|      SLOW  |   -0.834(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<2>|    2.632(R)|      SLOW  |   -0.896(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<3>|    2.580(R)|      SLOW  |   -0.795(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
data_s2f_r<0>|        10.184(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<1>|         9.990(R)|      SLOW  |         4.269(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<2>|        10.439(R)|      SLOW  |         4.502(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<3>|        10.449(R)|      SLOW  |         4.512(R)|      FAST  |clk_BUFGP         |   0.000|
ready        |        11.104(R)|      SLOW  |         4.618(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<0> |         9.687(R)|      SLOW  |         3.960(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<0> |        10.355(R)|      SLOW  |         4.239(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<1> |        10.550(R)|      SLOW  |         4.239(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<2> |        10.733(R)|      SLOW  |         4.348(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<3> |        10.511(R)|      SLOW  |         4.381(R)|      FAST  |clk_BUFGP         |   0.000|
sram_oe      |        11.616(R)|      SLOW  |         5.058(R)|      FAST  |clk_BUFGP         |   0.000|
sram_we      |         9.679(R)|      SLOW  |         3.952(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.480|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sram_data<0>   |data_s2f_ur<0> |   10.997|
sram_data<1>   |data_s2f_ur<1> |   11.229|
sram_data<2>   |data_s2f_ur<2> |   11.130|
sram_data<3>   |data_s2f_ur<3> |   11.167|
---------------+---------------+---------+


Analysis completed Wed Apr 28 10:49:34 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



