============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Fri Jan 31 13:06:24 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.763382s wall, 2.308815s user + 0.312002s system = 2.620817s CPU (8.8%)

RUN-1004 : used memory is 236 MB, reserved memory is 203 MB, peak memory is 238 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.134764s wall, 0.312002s user + 0.124801s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 180 MB, reserved memory is 147 MB, peak memory is 238 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.046829s wall, 4.024826s user + 0.530403s system = 4.555229s CPU (11.7%)

RUN-1004 : used memory is 145 MB, reserved memory is 112 MB, peak memory is 238 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4999.4, overlap = 0
PHY-3002 : Step(2): len = 3637, overlap = 0
PHY-3002 : Step(3): len = 3184.6, overlap = 0
PHY-3002 : Step(4): len = 2915, overlap = 0
PHY-3002 : Step(5): len = 2785.9, overlap = 0
PHY-3002 : Step(6): len = 2747.6, overlap = 0
PHY-3002 : Step(7): len = 2781.6, overlap = 0
PHY-3002 : Step(8): len = 2765.4, overlap = 0
PHY-3002 : Step(9): len = 2768.3, overlap = 0
PHY-3002 : Step(10): len = 2730.8, overlap = 0
PHY-3002 : Step(11): len = 2592.6, overlap = 0
PHY-3002 : Step(12): len = 2600.3, overlap = 0
PHY-3002 : Step(13): len = 2505.5, overlap = 0
PHY-3002 : Step(14): len = 2334.2, overlap = 0
PHY-3002 : Step(15): len = 2305.1, overlap = 0
PHY-3002 : Step(16): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 2288.1, overlap = 0
PHY-3002 : Step(18): len = 2290.3, overlap = 0
PHY-3002 : Step(19): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(20): len = 2273.9, overlap = 1.75
PHY-3002 : Step(21): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(22): len = 2291.9, overlap = 1.75
PHY-3002 : Step(23): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(24): len = 2335.2, overlap = 1.75
PHY-3002 : Step(25): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(26): len = 2752.3, overlap = 0
PHY-3002 : Step(27): len = 2721.8, overlap = 0.25
PHY-3002 : Step(28): len = 2707.8, overlap = 1
PHY-3002 : Step(29): len = 2698.2, overlap = 1
PHY-3002 : Step(30): len = 2653.5, overlap = 1
PHY-3002 : Step(31): len = 2653.5, overlap = 1
PHY-3002 : Step(32): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(33): len = 2658.7, overlap = 1
PHY-3002 : Step(34): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(35): len = 2657.6, overlap = 1
PHY-3002 : Step(36): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002938s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (531.0%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.021697s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006874s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (226.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.125223s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (112.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.201388s wall, 2.168414s user + 0.046800s system = 2.215214s CPU (100.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.281329s wall, 2.262014s user + 0.046800s system = 2.308815s CPU (101.2%)

RUN-1004 : used memory is 187 MB, reserved memory is 147 MB, peak memory is 238 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.939891s wall, 2.308815s user + 0.374402s system = 2.683217s CPU (9.0%)

RUN-1004 : used memory is 284 MB, reserved memory is 245 MB, peak memory is 286 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.205884s wall, 0.280802s user + 0.140401s system = 0.421203s CPU (5.8%)

RUN-1004 : used memory is 228 MB, reserved memory is 188 MB, peak memory is 286 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.253767s wall, 3.900025s user + 0.655204s system = 4.555229s CPU (11.6%)

RUN-1004 : used memory is 199 MB, reserved memory is 160 MB, peak memory is 286 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.554556s wall, 2.808018s user + 0.483603s system = 3.291621s CPU (10.8%)

RUN-1004 : used memory is 285 MB, reserved memory is 246 MB, peak memory is 287 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.148766s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 229 MB, reserved memory is 190 MB, peak memory is 287 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.824630s wall, 4.477229s user + 0.639604s system = 5.116833s CPU (12.8%)

RUN-1004 : used memory is 199 MB, reserved memory is 160 MB, peak memory is 287 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(37): len = 4999.4, overlap = 0
PHY-3002 : Step(38): len = 3637, overlap = 0
PHY-3002 : Step(39): len = 3184.6, overlap = 0
PHY-3002 : Step(40): len = 2915, overlap = 0
PHY-3002 : Step(41): len = 2785.9, overlap = 0
PHY-3002 : Step(42): len = 2747.6, overlap = 0
PHY-3002 : Step(43): len = 2781.6, overlap = 0
PHY-3002 : Step(44): len = 2765.4, overlap = 0
PHY-3002 : Step(45): len = 2768.3, overlap = 0
PHY-3002 : Step(46): len = 2730.8, overlap = 0
PHY-3002 : Step(47): len = 2592.6, overlap = 0
PHY-3002 : Step(48): len = 2600.3, overlap = 0
PHY-3002 : Step(49): len = 2505.5, overlap = 0
PHY-3002 : Step(50): len = 2334.2, overlap = 0
PHY-3002 : Step(51): len = 2305.1, overlap = 0
PHY-3002 : Step(52): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 2288.1, overlap = 0
PHY-3002 : Step(54): len = 2290.3, overlap = 0
PHY-3002 : Step(55): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(56): len = 2273.9, overlap = 1.75
PHY-3002 : Step(57): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(58): len = 2291.9, overlap = 1.75
PHY-3002 : Step(59): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(60): len = 2335.2, overlap = 1.75
PHY-3002 : Step(61): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(62): len = 2752.3, overlap = 0
PHY-3002 : Step(63): len = 2721.8, overlap = 0.25
PHY-3002 : Step(64): len = 2707.8, overlap = 1
PHY-3002 : Step(65): len = 2698.2, overlap = 1
PHY-3002 : Step(66): len = 2653.5, overlap = 1
PHY-3002 : Step(67): len = 2653.5, overlap = 1
PHY-3002 : Step(68): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(69): len = 2658.7, overlap = 1
PHY-3002 : Step(70): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(71): len = 2657.6, overlap = 1
PHY-3002 : Step(72): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003879s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.022653s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.125592s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (111.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.476857s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.178851s wall, 1.716011s user + 0.062400s system = 1.778411s CPU (6.1%)

RUN-1004 : used memory is 293 MB, reserved memory is 253 MB, peak memory is 296 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.084237s wall, 0.234002s user + 0.093601s system = 0.327602s CPU (4.6%)

RUN-1004 : used memory is 236 MB, reserved memory is 197 MB, peak memory is 296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.371624s wall, 3.291621s user + 0.280802s system = 3.572423s CPU (9.3%)

RUN-1004 : used memory is 207 MB, reserved memory is 169 MB, peak memory is 296 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(73): len = 4999.4, overlap = 0
PHY-3002 : Step(74): len = 3637, overlap = 0
PHY-3002 : Step(75): len = 3184.6, overlap = 0
PHY-3002 : Step(76): len = 2915, overlap = 0
PHY-3002 : Step(77): len = 2785.9, overlap = 0
PHY-3002 : Step(78): len = 2747.6, overlap = 0
PHY-3002 : Step(79): len = 2781.6, overlap = 0
PHY-3002 : Step(80): len = 2765.4, overlap = 0
PHY-3002 : Step(81): len = 2768.3, overlap = 0
PHY-3002 : Step(82): len = 2730.8, overlap = 0
PHY-3002 : Step(83): len = 2592.6, overlap = 0
PHY-3002 : Step(84): len = 2600.3, overlap = 0
PHY-3002 : Step(85): len = 2505.5, overlap = 0
PHY-3002 : Step(86): len = 2334.2, overlap = 0
PHY-3002 : Step(87): len = 2305.1, overlap = 0
PHY-3002 : Step(88): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(89): len = 2288.1, overlap = 0
PHY-3002 : Step(90): len = 2290.3, overlap = 0
PHY-3002 : Step(91): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(92): len = 2273.9, overlap = 1.75
PHY-3002 : Step(93): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(94): len = 2291.9, overlap = 1.75
PHY-3002 : Step(95): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(96): len = 2335.2, overlap = 1.75
PHY-3002 : Step(97): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(98): len = 2752.3, overlap = 0
PHY-3002 : Step(99): len = 2721.8, overlap = 0.25
PHY-3002 : Step(100): len = 2707.8, overlap = 1
PHY-3002 : Step(101): len = 2698.2, overlap = 1
PHY-3002 : Step(102): len = 2653.5, overlap = 1
PHY-3002 : Step(103): len = 2653.5, overlap = 1
PHY-3002 : Step(104): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(105): len = 2658.7, overlap = 1
PHY-3002 : Step(106): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(107): len = 2657.6, overlap = 1
PHY-3002 : Step(108): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025145s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (186.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.121515s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.469360s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.493211s wall, 1.872012s user + 0.234002s system = 2.106013s CPU (7.1%)

RUN-1004 : used memory is 294 MB, reserved memory is 255 MB, peak memory is 297 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.053898s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (3.1%)

RUN-1004 : used memory is 238 MB, reserved memory is 198 MB, peak memory is 297 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.617250s wall, 3.354021s user + 0.374402s system = 3.728424s CPU (9.7%)

RUN-1004 : used memory is 211 MB, reserved memory is 172 MB, peak memory is 297 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006833s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(109): len = 4999.4, overlap = 0
PHY-3002 : Step(110): len = 3637, overlap = 0
PHY-3002 : Step(111): len = 3184.6, overlap = 0
PHY-3002 : Step(112): len = 2915, overlap = 0
PHY-3002 : Step(113): len = 2785.9, overlap = 0
PHY-3002 : Step(114): len = 2747.6, overlap = 0
PHY-3002 : Step(115): len = 2781.6, overlap = 0
PHY-3002 : Step(116): len = 2765.4, overlap = 0
PHY-3002 : Step(117): len = 2768.3, overlap = 0
PHY-3002 : Step(118): len = 2730.8, overlap = 0
PHY-3002 : Step(119): len = 2592.6, overlap = 0
PHY-3002 : Step(120): len = 2600.3, overlap = 0
PHY-3002 : Step(121): len = 2505.5, overlap = 0
PHY-3002 : Step(122): len = 2334.2, overlap = 0
PHY-3002 : Step(123): len = 2305.1, overlap = 0
PHY-3002 : Step(124): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(125): len = 2288.1, overlap = 0
PHY-3002 : Step(126): len = 2290.3, overlap = 0
PHY-3002 : Step(127): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(128): len = 2273.9, overlap = 1.75
PHY-3002 : Step(129): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(130): len = 2291.9, overlap = 1.75
PHY-3002 : Step(131): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(132): len = 2335.2, overlap = 1.75
PHY-3002 : Step(133): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(134): len = 2752.3, overlap = 0
PHY-3002 : Step(135): len = 2721.8, overlap = 0.25
PHY-3002 : Step(136): len = 2707.8, overlap = 1
PHY-3002 : Step(137): len = 2698.2, overlap = 1
PHY-3002 : Step(138): len = 2653.5, overlap = 1
PHY-3002 : Step(139): len = 2653.5, overlap = 1
PHY-3002 : Step(140): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(141): len = 2658.7, overlap = 1
PHY-3002 : Step(142): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(143): len = 2657.6, overlap = 1
PHY-3002 : Step(144): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004790s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025688s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (121.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007154s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (218.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122964s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.471521s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.942302s wall, 2.293215s user + 0.312002s system = 2.605217s CPU (8.7%)

RUN-1004 : used memory is 297 MB, reserved memory is 258 MB, peak memory is 299 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.174617s wall, 0.327602s user + 0.171601s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 241 MB, reserved memory is 202 MB, peak memory is 299 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.235597s wall, 3.978026s user + 0.561604s system = 4.539629s CPU (11.6%)

RUN-1004 : used memory is 213 MB, reserved memory is 175 MB, peak memory is 299 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 4999.4, overlap = 0
PHY-3002 : Step(146): len = 3637, overlap = 0
PHY-3002 : Step(147): len = 3184.6, overlap = 0
PHY-3002 : Step(148): len = 2915, overlap = 0
PHY-3002 : Step(149): len = 2785.9, overlap = 0
PHY-3002 : Step(150): len = 2747.6, overlap = 0
PHY-3002 : Step(151): len = 2781.6, overlap = 0
PHY-3002 : Step(152): len = 2765.4, overlap = 0
PHY-3002 : Step(153): len = 2768.3, overlap = 0
PHY-3002 : Step(154): len = 2730.8, overlap = 0
PHY-3002 : Step(155): len = 2592.6, overlap = 0
PHY-3002 : Step(156): len = 2600.3, overlap = 0
PHY-3002 : Step(157): len = 2505.5, overlap = 0
PHY-3002 : Step(158): len = 2334.2, overlap = 0
PHY-3002 : Step(159): len = 2305.1, overlap = 0
PHY-3002 : Step(160): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(161): len = 2288.1, overlap = 0
PHY-3002 : Step(162): len = 2290.3, overlap = 0
PHY-3002 : Step(163): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(164): len = 2273.9, overlap = 1.75
PHY-3002 : Step(165): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(166): len = 2291.9, overlap = 1.75
PHY-3002 : Step(167): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(168): len = 2335.2, overlap = 1.75
PHY-3002 : Step(169): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009481s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (164.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(170): len = 2752.3, overlap = 0
PHY-3002 : Step(171): len = 2721.8, overlap = 0.25
PHY-3002 : Step(172): len = 2707.8, overlap = 1
PHY-3002 : Step(173): len = 2698.2, overlap = 1
PHY-3002 : Step(174): len = 2653.5, overlap = 1
PHY-3002 : Step(175): len = 2653.5, overlap = 1
PHY-3002 : Step(176): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(177): len = 2658.7, overlap = 1
PHY-3002 : Step(178): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(179): len = 2657.6, overlap = 1
PHY-3002 : Step(180): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003186s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (489.7%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004771s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (653.9%)

PHY-1001 : End global routing;  0.022737s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (137.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007222s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (216.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.118972s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (131.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.470434s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.468199s wall, 1.794012s user + 0.140401s system = 1.934412s CPU (6.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 265 MB, peak memory is 307 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.167439s wall, 0.452403s user + 0.124801s system = 0.577204s CPU (8.1%)

RUN-1004 : used memory is 249 MB, reserved memory is 209 MB, peak memory is 307 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.697832s wall, 3.525623s user + 0.421203s system = 3.946825s CPU (10.2%)

RUN-1004 : used memory is 220 MB, reserved memory is 181 MB, peak memory is 307 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 4999.4, overlap = 0
PHY-3002 : Step(182): len = 3637, overlap = 0
PHY-3002 : Step(183): len = 3184.6, overlap = 0
PHY-3002 : Step(184): len = 2915, overlap = 0
PHY-3002 : Step(185): len = 2785.9, overlap = 0
PHY-3002 : Step(186): len = 2747.6, overlap = 0
PHY-3002 : Step(187): len = 2781.6, overlap = 0
PHY-3002 : Step(188): len = 2765.4, overlap = 0
PHY-3002 : Step(189): len = 2768.3, overlap = 0
PHY-3002 : Step(190): len = 2730.8, overlap = 0
PHY-3002 : Step(191): len = 2592.6, overlap = 0
PHY-3002 : Step(192): len = 2600.3, overlap = 0
PHY-3002 : Step(193): len = 2505.5, overlap = 0
PHY-3002 : Step(194): len = 2334.2, overlap = 0
PHY-3002 : Step(195): len = 2305.1, overlap = 0
PHY-3002 : Step(196): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 2288.1, overlap = 0
PHY-3002 : Step(198): len = 2290.3, overlap = 0
PHY-3002 : Step(199): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(200): len = 2273.9, overlap = 1.75
PHY-3002 : Step(201): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(202): len = 2291.9, overlap = 1.75
PHY-3002 : Step(203): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(204): len = 2335.2, overlap = 1.75
PHY-3002 : Step(205): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008168s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(206): len = 2752.3, overlap = 0
PHY-3002 : Step(207): len = 2721.8, overlap = 0.25
PHY-3002 : Step(208): len = 2707.8, overlap = 1
PHY-3002 : Step(209): len = 2698.2, overlap = 1
PHY-3002 : Step(210): len = 2653.5, overlap = 1
PHY-3002 : Step(211): len = 2653.5, overlap = 1
PHY-3002 : Step(212): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(213): len = 2658.7, overlap = 1
PHY-3002 : Step(214): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(215): len = 2657.6, overlap = 1
PHY-3002 : Step(216): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003649s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (855.0%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004271s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (730.6%)

PHY-1001 : End global routing;  0.021324s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (146.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005989s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (260.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.116996s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (106.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.457908s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.665022s wall, 3.260421s user + 0.483603s system = 3.744024s CPU (12.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 266 MB, peak memory is 307 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.189837s wall, 0.312002s user + 0.140401s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 248 MB, reserved memory is 209 MB, peak memory is 307 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.988342s wall, 4.945232s user + 0.717605s system = 5.662836s CPU (14.2%)

RUN-1004 : used memory is 220 MB, reserved memory is 181 MB, peak memory is 307 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 4999.4, overlap = 0
PHY-3002 : Step(218): len = 3637, overlap = 0
PHY-3002 : Step(219): len = 3184.6, overlap = 0
PHY-3002 : Step(220): len = 2915, overlap = 0
PHY-3002 : Step(221): len = 2785.9, overlap = 0
PHY-3002 : Step(222): len = 2747.6, overlap = 0
PHY-3002 : Step(223): len = 2781.6, overlap = 0
PHY-3002 : Step(224): len = 2765.4, overlap = 0
PHY-3002 : Step(225): len = 2768.3, overlap = 0
PHY-3002 : Step(226): len = 2730.8, overlap = 0
PHY-3002 : Step(227): len = 2592.6, overlap = 0
PHY-3002 : Step(228): len = 2600.3, overlap = 0
PHY-3002 : Step(229): len = 2505.5, overlap = 0
PHY-3002 : Step(230): len = 2334.2, overlap = 0
PHY-3002 : Step(231): len = 2305.1, overlap = 0
PHY-3002 : Step(232): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 2288.1, overlap = 0
PHY-3002 : Step(234): len = 2290.3, overlap = 0
PHY-3002 : Step(235): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(236): len = 2273.9, overlap = 1.75
PHY-3002 : Step(237): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(238): len = 2291.9, overlap = 1.75
PHY-3002 : Step(239): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(240): len = 2335.2, overlap = 1.75
PHY-3002 : Step(241): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008030s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (194.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(242): len = 2752.3, overlap = 0
PHY-3002 : Step(243): len = 2721.8, overlap = 0.25
PHY-3002 : Step(244): len = 2707.8, overlap = 1
PHY-3002 : Step(245): len = 2698.2, overlap = 1
PHY-3002 : Step(246): len = 2653.5, overlap = 1
PHY-3002 : Step(247): len = 2653.5, overlap = 1
PHY-3002 : Step(248): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(249): len = 2658.7, overlap = 1
PHY-3002 : Step(250): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(251): len = 2657.6, overlap = 1
PHY-3002 : Step(252): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003517s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023136s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (202.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124340s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (125.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.501050s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.689119s wall, 1.716011s user + 0.140401s system = 1.856412s CPU (6.3%)

RUN-1004 : used memory is 307 MB, reserved memory is 268 MB, peak memory is 309 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.075131s wall, 0.296402s user + 0.062400s system = 0.358802s CPU (5.1%)

RUN-1004 : used memory is 251 MB, reserved memory is 212 MB, peak memory is 309 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.836324s wall, 3.307221s user + 0.312002s system = 3.619223s CPU (9.3%)

RUN-1004 : used memory is 222 MB, reserved memory is 183 MB, peak memory is 309 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006623s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (471.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 4999.4, overlap = 0
PHY-3002 : Step(254): len = 3637, overlap = 0
PHY-3002 : Step(255): len = 3184.6, overlap = 0
PHY-3002 : Step(256): len = 2915, overlap = 0
PHY-3002 : Step(257): len = 2785.9, overlap = 0
PHY-3002 : Step(258): len = 2747.6, overlap = 0
PHY-3002 : Step(259): len = 2781.6, overlap = 0
PHY-3002 : Step(260): len = 2765.4, overlap = 0
PHY-3002 : Step(261): len = 2768.3, overlap = 0
PHY-3002 : Step(262): len = 2730.8, overlap = 0
PHY-3002 : Step(263): len = 2592.6, overlap = 0
PHY-3002 : Step(264): len = 2600.3, overlap = 0
PHY-3002 : Step(265): len = 2505.5, overlap = 0
PHY-3002 : Step(266): len = 2334.2, overlap = 0
PHY-3002 : Step(267): len = 2305.1, overlap = 0
PHY-3002 : Step(268): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002219s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1406.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 2288.1, overlap = 0
PHY-3002 : Step(270): len = 2290.3, overlap = 0
PHY-3002 : Step(271): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(272): len = 2273.9, overlap = 1.75
PHY-3002 : Step(273): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(274): len = 2291.9, overlap = 1.75
PHY-3002 : Step(275): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(276): len = 2335.2, overlap = 1.75
PHY-3002 : Step(277): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009209s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(278): len = 2752.3, overlap = 0
PHY-3002 : Step(279): len = 2721.8, overlap = 0.25
PHY-3002 : Step(280): len = 2707.8, overlap = 1
PHY-3002 : Step(281): len = 2698.2, overlap = 1
PHY-3002 : Step(282): len = 2653.5, overlap = 1
PHY-3002 : Step(283): len = 2653.5, overlap = 1
PHY-3002 : Step(284): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(285): len = 2658.7, overlap = 1
PHY-3002 : Step(286): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(287): len = 2657.6, overlap = 1
PHY-3002 : Step(288): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003833s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023755s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (131.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006794s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.120291s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (116.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.478958s wall, 0.452403s user + 0.046800s system = 0.499203s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.295920s wall, 2.761218s user + 0.436803s system = 3.198021s CPU (10.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 271 MB, peak memory is 312 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.135996s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 254 MB, reserved memory is 216 MB, peak memory is 312 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.599327s wall, 4.570829s user + 0.530403s system = 5.101233s CPU (12.9%)

RUN-1004 : used memory is 224 MB, reserved memory is 185 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(289): len = 4999.4, overlap = 0
PHY-3002 : Step(290): len = 3637, overlap = 0
PHY-3002 : Step(291): len = 3184.6, overlap = 0
PHY-3002 : Step(292): len = 2915, overlap = 0
PHY-3002 : Step(293): len = 2785.9, overlap = 0
PHY-3002 : Step(294): len = 2747.6, overlap = 0
PHY-3002 : Step(295): len = 2781.6, overlap = 0
PHY-3002 : Step(296): len = 2765.4, overlap = 0
PHY-3002 : Step(297): len = 2768.3, overlap = 0
PHY-3002 : Step(298): len = 2730.8, overlap = 0
PHY-3002 : Step(299): len = 2592.6, overlap = 0
PHY-3002 : Step(300): len = 2600.3, overlap = 0
PHY-3002 : Step(301): len = 2505.5, overlap = 0
PHY-3002 : Step(302): len = 2334.2, overlap = 0
PHY-3002 : Step(303): len = 2305.1, overlap = 0
PHY-3002 : Step(304): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(305): len = 2288.1, overlap = 0
PHY-3002 : Step(306): len = 2290.3, overlap = 0
PHY-3002 : Step(307): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(308): len = 2273.9, overlap = 1.75
PHY-3002 : Step(309): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(310): len = 2291.9, overlap = 1.75
PHY-3002 : Step(311): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(312): len = 2335.2, overlap = 1.75
PHY-3002 : Step(313): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009585s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(314): len = 2752.3, overlap = 0
PHY-3002 : Step(315): len = 2721.8, overlap = 0.25
PHY-3002 : Step(316): len = 2707.8, overlap = 1
PHY-3002 : Step(317): len = 2698.2, overlap = 1
PHY-3002 : Step(318): len = 2653.5, overlap = 1
PHY-3002 : Step(319): len = 2653.5, overlap = 1
PHY-3002 : Step(320): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(321): len = 2658.7, overlap = 1
PHY-3002 : Step(322): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(323): len = 2657.6, overlap = 1
PHY-3002 : Step(324): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023838s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (196.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006384s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (244.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122936s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (101.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.469498s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (103.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  1.038517s wall, 2.808018s user + 0.015600s system = 2.823618s CPU (271.9%)

RUN-1004 : used memory is 224 MB, reserved memory is 184 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.344531s wall, 2.823618s user + 0.405603s system = 3.229221s CPU (10.6%)

RUN-1004 : used memory is 312 MB, reserved memory is 273 MB, peak memory is 314 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.204240s wall, 0.374402s user + 0.156001s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 255 MB, reserved memory is 215 MB, peak memory is 314 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.715151s wall, 4.477229s user + 0.764405s system = 5.241634s CPU (13.2%)

RUN-1004 : used memory is 226 MB, reserved memory is 186 MB, peak memory is 314 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 4999.4, overlap = 0
PHY-3002 : Step(326): len = 3637, overlap = 0
PHY-3002 : Step(327): len = 3184.6, overlap = 0
PHY-3002 : Step(328): len = 2915, overlap = 0
PHY-3002 : Step(329): len = 2785.9, overlap = 0
PHY-3002 : Step(330): len = 2747.6, overlap = 0
PHY-3002 : Step(331): len = 2781.6, overlap = 0
PHY-3002 : Step(332): len = 2765.4, overlap = 0
PHY-3002 : Step(333): len = 2768.3, overlap = 0
PHY-3002 : Step(334): len = 2730.8, overlap = 0
PHY-3002 : Step(335): len = 2592.6, overlap = 0
PHY-3002 : Step(336): len = 2600.3, overlap = 0
PHY-3002 : Step(337): len = 2505.5, overlap = 0
PHY-3002 : Step(338): len = 2334.2, overlap = 0
PHY-3002 : Step(339): len = 2305.1, overlap = 0
PHY-3002 : Step(340): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001479s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (1054.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(341): len = 2288.1, overlap = 0
PHY-3002 : Step(342): len = 2290.3, overlap = 0
PHY-3002 : Step(343): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(344): len = 2273.9, overlap = 1.75
PHY-3002 : Step(345): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(346): len = 2291.9, overlap = 1.75
PHY-3002 : Step(347): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(348): len = 2335.2, overlap = 1.75
PHY-3002 : Step(349): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(350): len = 2752.3, overlap = 0
PHY-3002 : Step(351): len = 2721.8, overlap = 0.25
PHY-3002 : Step(352): len = 2707.8, overlap = 1
PHY-3002 : Step(353): len = 2698.2, overlap = 1
PHY-3002 : Step(354): len = 2653.5, overlap = 1
PHY-3002 : Step(355): len = 2653.5, overlap = 1
PHY-3002 : Step(356): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(357): len = 2658.7, overlap = 1
PHY-3002 : Step(358): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(359): len = 2657.6, overlap = 1
PHY-3002 : Step(360): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003620s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004421s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (352.9%)

PHY-1001 : End global routing;  0.023897s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007720s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122839s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.480741s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.956586s wall, 2.854818s user + 0.265202s system = 3.120020s CPU (10.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 276 MB, peak memory is 316 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.169522s wall, 0.312002s user + 0.187201s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 258 MB, reserved memory is 219 MB, peak memory is 316 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.285994s wall, 4.570829s user + 0.577204s system = 5.148033s CPU (13.1%)

RUN-1004 : used memory is 229 MB, reserved memory is 189 MB, peak memory is 316 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006988s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (446.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(361): len = 4999.4, overlap = 0
PHY-3002 : Step(362): len = 3637, overlap = 0
PHY-3002 : Step(363): len = 3184.6, overlap = 0
PHY-3002 : Step(364): len = 2915, overlap = 0
PHY-3002 : Step(365): len = 2785.9, overlap = 0
PHY-3002 : Step(366): len = 2747.6, overlap = 0
PHY-3002 : Step(367): len = 2781.6, overlap = 0
PHY-3002 : Step(368): len = 2765.4, overlap = 0
PHY-3002 : Step(369): len = 2768.3, overlap = 0
PHY-3002 : Step(370): len = 2730.8, overlap = 0
PHY-3002 : Step(371): len = 2592.6, overlap = 0
PHY-3002 : Step(372): len = 2600.3, overlap = 0
PHY-3002 : Step(373): len = 2505.5, overlap = 0
PHY-3002 : Step(374): len = 2334.2, overlap = 0
PHY-3002 : Step(375): len = 2305.1, overlap = 0
PHY-3002 : Step(376): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(377): len = 2288.1, overlap = 0
PHY-3002 : Step(378): len = 2290.3, overlap = 0
PHY-3002 : Step(379): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(380): len = 2273.9, overlap = 1.75
PHY-3002 : Step(381): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(382): len = 2291.9, overlap = 1.75
PHY-3002 : Step(383): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(384): len = 2335.2, overlap = 1.75
PHY-3002 : Step(385): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(386): len = 2752.3, overlap = 0
PHY-3002 : Step(387): len = 2721.8, overlap = 0.25
PHY-3002 : Step(388): len = 2707.8, overlap = 1
PHY-3002 : Step(389): len = 2698.2, overlap = 1
PHY-3002 : Step(390): len = 2653.5, overlap = 1
PHY-3002 : Step(391): len = 2653.5, overlap = 1
PHY-3002 : Step(392): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(393): len = 2658.7, overlap = 1
PHY-3002 : Step(394): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(395): len = 2657.6, overlap = 1
PHY-3002 : Step(396): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003890s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (802.1%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004666s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (668.6%)

PHY-1001 : End global routing;  0.025008s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (187.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006002s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (259.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124216s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (113.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.468020s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.155480s wall, 3.057620s user + 0.436803s system = 3.494422s CPU (11.6%)

RUN-1004 : used memory is 316 MB, reserved memory is 277 MB, peak memory is 318 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.141025s wall, 0.312002s user + 0.109201s system = 0.421203s CPU (5.9%)

RUN-1004 : used memory is 259 MB, reserved memory is 219 MB, peak memory is 318 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.380355s wall, 4.711230s user + 0.639604s system = 5.350834s CPU (13.6%)

RUN-1004 : used memory is 229 MB, reserved memory is 190 MB, peak memory is 318 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(397): len = 4999.4, overlap = 0
PHY-3002 : Step(398): len = 3637, overlap = 0
PHY-3002 : Step(399): len = 3184.6, overlap = 0
PHY-3002 : Step(400): len = 2915, overlap = 0
PHY-3002 : Step(401): len = 2785.9, overlap = 0
PHY-3002 : Step(402): len = 2747.6, overlap = 0
PHY-3002 : Step(403): len = 2781.6, overlap = 0
PHY-3002 : Step(404): len = 2765.4, overlap = 0
PHY-3002 : Step(405): len = 2768.3, overlap = 0
PHY-3002 : Step(406): len = 2730.8, overlap = 0
PHY-3002 : Step(407): len = 2592.6, overlap = 0
PHY-3002 : Step(408): len = 2600.3, overlap = 0
PHY-3002 : Step(409): len = 2505.5, overlap = 0
PHY-3002 : Step(410): len = 2334.2, overlap = 0
PHY-3002 : Step(411): len = 2305.1, overlap = 0
PHY-3002 : Step(412): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(413): len = 2288.1, overlap = 0
PHY-3002 : Step(414): len = 2290.3, overlap = 0
PHY-3002 : Step(415): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(416): len = 2273.9, overlap = 1.75
PHY-3002 : Step(417): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(418): len = 2291.9, overlap = 1.75
PHY-3002 : Step(419): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(420): len = 2335.2, overlap = 1.75
PHY-3002 : Step(421): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009501s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (164.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(422): len = 2752.3, overlap = 0
PHY-3002 : Step(423): len = 2721.8, overlap = 0.25
PHY-3002 : Step(424): len = 2707.8, overlap = 1
PHY-3002 : Step(425): len = 2698.2, overlap = 1
PHY-3002 : Step(426): len = 2653.5, overlap = 1
PHY-3002 : Step(427): len = 2653.5, overlap = 1
PHY-3002 : Step(428): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(429): len = 2658.7, overlap = 1
PHY-3002 : Step(430): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(431): len = 2657.6, overlap = 1
PHY-3002 : Step(432): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003879s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023958s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (195.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.120458s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (103.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.558550s wall, 0.561604s user + 0.031200s system = 0.592804s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.659003s wall, 3.541223s user + 0.530403s system = 4.071626s CPU (13.3%)

RUN-1004 : used memory is 316 MB, reserved memory is 278 MB, peak memory is 318 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.177369s wall, 0.312002s user + 0.187201s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 261 MB, reserved memory is 221 MB, peak memory is 318 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.015880s wall, 5.210433s user + 0.967206s system = 6.177640s CPU (15.4%)

RUN-1004 : used memory is 230 MB, reserved memory is 190 MB, peak memory is 318 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006863s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (454.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(433): len = 4999.4, overlap = 0
PHY-3002 : Step(434): len = 3637, overlap = 0
PHY-3002 : Step(435): len = 3184.6, overlap = 0
PHY-3002 : Step(436): len = 2915, overlap = 0
PHY-3002 : Step(437): len = 2785.9, overlap = 0
PHY-3002 : Step(438): len = 2747.6, overlap = 0
PHY-3002 : Step(439): len = 2781.6, overlap = 0
PHY-3002 : Step(440): len = 2765.4, overlap = 0
PHY-3002 : Step(441): len = 2768.3, overlap = 0
PHY-3002 : Step(442): len = 2730.8, overlap = 0
PHY-3002 : Step(443): len = 2592.6, overlap = 0
PHY-3002 : Step(444): len = 2600.3, overlap = 0
PHY-3002 : Step(445): len = 2505.5, overlap = 0
PHY-3002 : Step(446): len = 2334.2, overlap = 0
PHY-3002 : Step(447): len = 2305.1, overlap = 0
PHY-3002 : Step(448): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001459s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(449): len = 2288.1, overlap = 0
PHY-3002 : Step(450): len = 2290.3, overlap = 0
PHY-3002 : Step(451): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(452): len = 2273.9, overlap = 1.75
PHY-3002 : Step(453): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(454): len = 2291.9, overlap = 1.75
PHY-3002 : Step(455): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(456): len = 2335.2, overlap = 1.75
PHY-3002 : Step(457): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009761s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (159.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(458): len = 2752.3, overlap = 0
PHY-3002 : Step(459): len = 2721.8, overlap = 0.25
PHY-3002 : Step(460): len = 2707.8, overlap = 1
PHY-3002 : Step(461): len = 2698.2, overlap = 1
PHY-3002 : Step(462): len = 2653.5, overlap = 1
PHY-3002 : Step(463): len = 2653.5, overlap = 1
PHY-3002 : Step(464): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(465): len = 2658.7, overlap = 1
PHY-3002 : Step(466): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(467): len = 2657.6, overlap = 1
PHY-3002 : Step(468): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003402s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024397s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (191.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006309s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (494.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.118472s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (105.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.458538s wall, 0.436803s user + 0.031200s system = 0.468003s CPU (102.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.461087s wall, 3.307221s user + 0.639604s system = 3.946825s CPU (13.0%)

RUN-1004 : used memory is 318 MB, reserved memory is 279 MB, peak memory is 320 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.154939s wall, 0.327602s user + 0.140401s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 261 MB, reserved memory is 221 MB, peak memory is 320 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.770417s wall, 5.023232s user + 0.889206s system = 5.912438s CPU (14.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 192 MB, peak memory is 320 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(469): len = 4999.4, overlap = 0
PHY-3002 : Step(470): len = 3637, overlap = 0
PHY-3002 : Step(471): len = 3184.6, overlap = 0
PHY-3002 : Step(472): len = 2915, overlap = 0
PHY-3002 : Step(473): len = 2785.9, overlap = 0
PHY-3002 : Step(474): len = 2747.6, overlap = 0
PHY-3002 : Step(475): len = 2781.6, overlap = 0
PHY-3002 : Step(476): len = 2765.4, overlap = 0
PHY-3002 : Step(477): len = 2768.3, overlap = 0
PHY-3002 : Step(478): len = 2730.8, overlap = 0
PHY-3002 : Step(479): len = 2592.6, overlap = 0
PHY-3002 : Step(480): len = 2600.3, overlap = 0
PHY-3002 : Step(481): len = 2505.5, overlap = 0
PHY-3002 : Step(482): len = 2334.2, overlap = 0
PHY-3002 : Step(483): len = 2305.1, overlap = 0
PHY-3002 : Step(484): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(485): len = 2288.1, overlap = 0
PHY-3002 : Step(486): len = 2290.3, overlap = 0
PHY-3002 : Step(487): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(488): len = 2273.9, overlap = 1.75
PHY-3002 : Step(489): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(490): len = 2291.9, overlap = 1.75
PHY-3002 : Step(491): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(492): len = 2335.2, overlap = 1.75
PHY-3002 : Step(493): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009997s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (156.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(494): len = 2752.3, overlap = 0
PHY-3002 : Step(495): len = 2721.8, overlap = 0.25
PHY-3002 : Step(496): len = 2707.8, overlap = 1
PHY-3002 : Step(497): len = 2698.2, overlap = 1
PHY-3002 : Step(498): len = 2653.5, overlap = 1
PHY-3002 : Step(499): len = 2653.5, overlap = 1
PHY-3002 : Step(500): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(501): len = 2658.7, overlap = 1
PHY-3002 : Step(502): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(503): len = 2657.6, overlap = 1
PHY-3002 : Step(504): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003460s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003992s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (1172.4%)

PHY-1001 : End global routing;  0.025622s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (182.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006200s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (251.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.126162s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.479272s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (100.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.821221s wall, 2.527216s user + 0.312002s system = 2.839218s CPU (9.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 281 MB, peak memory is 322 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.214926s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 264 MB, reserved memory is 224 MB, peak memory is 322 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.162389s wall, 4.446028s user + 0.468003s system = 4.914032s CPU (12.5%)

RUN-1004 : used memory is 233 MB, reserved memory is 193 MB, peak memory is 322 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017910s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (174.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(505): len = 4999.4, overlap = 0
PHY-3002 : Step(506): len = 3637, overlap = 0
PHY-3002 : Step(507): len = 3184.6, overlap = 0
PHY-3002 : Step(508): len = 2915, overlap = 0
PHY-3002 : Step(509): len = 2785.9, overlap = 0
PHY-3002 : Step(510): len = 2747.6, overlap = 0
PHY-3002 : Step(511): len = 2781.6, overlap = 0
PHY-3002 : Step(512): len = 2765.4, overlap = 0
PHY-3002 : Step(513): len = 2768.3, overlap = 0
PHY-3002 : Step(514): len = 2730.8, overlap = 0
PHY-3002 : Step(515): len = 2592.6, overlap = 0
PHY-3002 : Step(516): len = 2600.3, overlap = 0
PHY-3002 : Step(517): len = 2505.5, overlap = 0
PHY-3002 : Step(518): len = 2334.2, overlap = 0
PHY-3002 : Step(519): len = 2305.1, overlap = 0
PHY-3002 : Step(520): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(521): len = 2288.1, overlap = 0
PHY-3002 : Step(522): len = 2290.3, overlap = 0
PHY-3002 : Step(523): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(524): len = 2273.9, overlap = 1.75
PHY-3002 : Step(525): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(526): len = 2291.9, overlap = 1.75
PHY-3002 : Step(527): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(528): len = 2335.2, overlap = 1.75
PHY-3002 : Step(529): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(530): len = 2752.3, overlap = 0
PHY-3002 : Step(531): len = 2721.8, overlap = 0.25
PHY-3002 : Step(532): len = 2707.8, overlap = 1
PHY-3002 : Step(533): len = 2698.2, overlap = 1
PHY-3002 : Step(534): len = 2653.5, overlap = 1
PHY-3002 : Step(535): len = 2653.5, overlap = 1
PHY-3002 : Step(536): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(537): len = 2658.7, overlap = 1
PHY-3002 : Step(538): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(539): len = 2657.6, overlap = 1
PHY-3002 : Step(540): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003462s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (450.6%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003847s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (811.0%)

PHY-1001 : End global routing;  0.023284s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (134.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.125563s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (149.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.468402s wall, 0.499203s user + 0.046800s system = 0.546003s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.919308s wall, 2.652017s user + 0.280802s system = 2.932819s CPU (9.8%)

RUN-1004 : used memory is 320 MB, reserved memory is 282 MB, peak memory is 323 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.157805s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (7.2%)

RUN-1004 : used memory is 264 MB, reserved memory is 224 MB, peak memory is 323 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.182335s wall, 4.539629s user + 0.436803s system = 4.976432s CPU (12.7%)

RUN-1004 : used memory is 254 MB, reserved memory is 214 MB, peak memory is 323 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(541): len = 4999.4, overlap = 0
PHY-3002 : Step(542): len = 3637, overlap = 0
PHY-3002 : Step(543): len = 3184.6, overlap = 0
PHY-3002 : Step(544): len = 2915, overlap = 0
PHY-3002 : Step(545): len = 2785.9, overlap = 0
PHY-3002 : Step(546): len = 2747.6, overlap = 0
PHY-3002 : Step(547): len = 2781.6, overlap = 0
PHY-3002 : Step(548): len = 2765.4, overlap = 0
PHY-3002 : Step(549): len = 2768.3, overlap = 0
PHY-3002 : Step(550): len = 2730.8, overlap = 0
PHY-3002 : Step(551): len = 2592.6, overlap = 0
PHY-3002 : Step(552): len = 2600.3, overlap = 0
PHY-3002 : Step(553): len = 2505.5, overlap = 0
PHY-3002 : Step(554): len = 2334.2, overlap = 0
PHY-3002 : Step(555): len = 2305.1, overlap = 0
PHY-3002 : Step(556): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001360s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (2294.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(557): len = 2288.1, overlap = 0
PHY-3002 : Step(558): len = 2290.3, overlap = 0
PHY-3002 : Step(559): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(560): len = 2273.9, overlap = 1.75
PHY-3002 : Step(561): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(562): len = 2291.9, overlap = 1.75
PHY-3002 : Step(563): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(564): len = 2335.2, overlap = 1.75
PHY-3002 : Step(565): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009022s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (172.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(566): len = 2752.3, overlap = 0
PHY-3002 : Step(567): len = 2721.8, overlap = 0.25
PHY-3002 : Step(568): len = 2707.8, overlap = 1
PHY-3002 : Step(569): len = 2698.2, overlap = 1
PHY-3002 : Step(570): len = 2653.5, overlap = 1
PHY-3002 : Step(571): len = 2653.5, overlap = 1
PHY-3002 : Step(572): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(573): len = 2658.7, overlap = 1
PHY-3002 : Step(574): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(575): len = 2657.6, overlap = 1
PHY-3002 : Step(576): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024045s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (194.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006760s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (230.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.126450s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.467298s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (103.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.726457s wall, 3.322821s user + 0.686404s system = 4.009226s CPU (13.0%)

RUN-1004 : used memory is 323 MB, reserved memory is 284 MB, peak memory is 325 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.200698s wall, 0.312002s user + 0.124801s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 226 MB, peak memory is 325 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.081433s wall, 4.992032s user + 0.920406s system = 5.912438s CPU (14.8%)

RUN-1004 : used memory is 255 MB, reserved memory is 215 MB, peak memory is 325 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007169s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (435.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(577): len = 4999.4, overlap = 0
PHY-3002 : Step(578): len = 3637, overlap = 0
PHY-3002 : Step(579): len = 3184.6, overlap = 0
PHY-3002 : Step(580): len = 2915, overlap = 0
PHY-3002 : Step(581): len = 2785.9, overlap = 0
PHY-3002 : Step(582): len = 2747.6, overlap = 0
PHY-3002 : Step(583): len = 2781.6, overlap = 0
PHY-3002 : Step(584): len = 2765.4, overlap = 0
PHY-3002 : Step(585): len = 2768.3, overlap = 0
PHY-3002 : Step(586): len = 2730.8, overlap = 0
PHY-3002 : Step(587): len = 2592.6, overlap = 0
PHY-3002 : Step(588): len = 2600.3, overlap = 0
PHY-3002 : Step(589): len = 2505.5, overlap = 0
PHY-3002 : Step(590): len = 2334.2, overlap = 0
PHY-3002 : Step(591): len = 2305.1, overlap = 0
PHY-3002 : Step(592): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(593): len = 2288.1, overlap = 0
PHY-3002 : Step(594): len = 2290.3, overlap = 0
PHY-3002 : Step(595): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(596): len = 2273.9, overlap = 1.75
PHY-3002 : Step(597): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(598): len = 2291.9, overlap = 1.75
PHY-3002 : Step(599): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(600): len = 2335.2, overlap = 1.75
PHY-3002 : Step(601): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008581s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (181.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(602): len = 2752.3, overlap = 0
PHY-3002 : Step(603): len = 2721.8, overlap = 0.25
PHY-3002 : Step(604): len = 2707.8, overlap = 1
PHY-3002 : Step(605): len = 2698.2, overlap = 1
PHY-3002 : Step(606): len = 2653.5, overlap = 1
PHY-3002 : Step(607): len = 2653.5, overlap = 1
PHY-3002 : Step(608): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(609): len = 2658.7, overlap = 1
PHY-3002 : Step(610): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(611): len = 2657.6, overlap = 1
PHY-3002 : Step(612): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023222s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (201.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007079s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (440.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.123230s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.472580s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.330035s wall, 2.964019s user + 0.530403s system = 3.494422s CPU (11.5%)

RUN-1004 : used memory is 323 MB, reserved memory is 285 MB, peak memory is 326 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.153493s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 268 MB, reserved memory is 228 MB, peak memory is 326 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.618721s wall, 4.648830s user + 0.686404s system = 5.335234s CPU (13.5%)

RUN-1004 : used memory is 256 MB, reserved memory is 216 MB, peak memory is 326 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(613): len = 4999.4, overlap = 0
PHY-3002 : Step(614): len = 3637, overlap = 0
PHY-3002 : Step(615): len = 3184.6, overlap = 0
PHY-3002 : Step(616): len = 2915, overlap = 0
PHY-3002 : Step(617): len = 2785.9, overlap = 0
PHY-3002 : Step(618): len = 2747.6, overlap = 0
PHY-3002 : Step(619): len = 2781.6, overlap = 0
PHY-3002 : Step(620): len = 2765.4, overlap = 0
PHY-3002 : Step(621): len = 2768.3, overlap = 0
PHY-3002 : Step(622): len = 2730.8, overlap = 0
PHY-3002 : Step(623): len = 2592.6, overlap = 0
PHY-3002 : Step(624): len = 2600.3, overlap = 0
PHY-3002 : Step(625): len = 2505.5, overlap = 0
PHY-3002 : Step(626): len = 2334.2, overlap = 0
PHY-3002 : Step(627): len = 2305.1, overlap = 0
PHY-3002 : Step(628): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(629): len = 2288.1, overlap = 0
PHY-3002 : Step(630): len = 2290.3, overlap = 0
PHY-3002 : Step(631): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(632): len = 2273.9, overlap = 1.75
PHY-3002 : Step(633): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(634): len = 2291.9, overlap = 1.75
PHY-3002 : Step(635): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(636): len = 2335.2, overlap = 1.75
PHY-3002 : Step(637): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008903s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (175.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(638): len = 2752.3, overlap = 0
PHY-3002 : Step(639): len = 2721.8, overlap = 0.25
PHY-3002 : Step(640): len = 2707.8, overlap = 1
PHY-3002 : Step(641): len = 2698.2, overlap = 1
PHY-3002 : Step(642): len = 2653.5, overlap = 1
PHY-3002 : Step(643): len = 2653.5, overlap = 1
PHY-3002 : Step(644): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(645): len = 2658.7, overlap = 1
PHY-3002 : Step(646): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(647): len = 2657.6, overlap = 1
PHY-3002 : Step(648): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003910s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (399.0%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.022688s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (206.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124503s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (112.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.465848s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.564475s wall, 3.556823s user + 0.514803s system = 4.071626s CPU (13.3%)

RUN-1004 : used memory is 325 MB, reserved memory is 286 MB, peak memory is 327 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.201665s wall, 0.452403s user + 0.093601s system = 0.546003s CPU (7.6%)

RUN-1004 : used memory is 269 MB, reserved memory is 229 MB, peak memory is 327 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.892412s wall, 5.444435s user + 0.748805s system = 6.193240s CPU (15.5%)

RUN-1004 : used memory is 257 MB, reserved memory is 219 MB, peak memory is 327 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(649): len = 4999.4, overlap = 0
PHY-3002 : Step(650): len = 3637, overlap = 0
PHY-3002 : Step(651): len = 3184.6, overlap = 0
PHY-3002 : Step(652): len = 2915, overlap = 0
PHY-3002 : Step(653): len = 2785.9, overlap = 0
PHY-3002 : Step(654): len = 2747.6, overlap = 0
PHY-3002 : Step(655): len = 2781.6, overlap = 0
PHY-3002 : Step(656): len = 2765.4, overlap = 0
PHY-3002 : Step(657): len = 2768.3, overlap = 0
PHY-3002 : Step(658): len = 2730.8, overlap = 0
PHY-3002 : Step(659): len = 2592.6, overlap = 0
PHY-3002 : Step(660): len = 2600.3, overlap = 0
PHY-3002 : Step(661): len = 2505.5, overlap = 0
PHY-3002 : Step(662): len = 2334.2, overlap = 0
PHY-3002 : Step(663): len = 2305.1, overlap = 0
PHY-3002 : Step(664): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(665): len = 2288.1, overlap = 0
PHY-3002 : Step(666): len = 2290.3, overlap = 0
PHY-3002 : Step(667): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(668): len = 2273.9, overlap = 1.75
PHY-3002 : Step(669): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(670): len = 2291.9, overlap = 1.75
PHY-3002 : Step(671): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(672): len = 2335.2, overlap = 1.75
PHY-3002 : Step(673): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009152s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(674): len = 2752.3, overlap = 0
PHY-3002 : Step(675): len = 2721.8, overlap = 0.25
PHY-3002 : Step(676): len = 2707.8, overlap = 1
PHY-3002 : Step(677): len = 2698.2, overlap = 1
PHY-3002 : Step(678): len = 2653.5, overlap = 1
PHY-3002 : Step(679): len = 2653.5, overlap = 1
PHY-3002 : Step(680): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(681): len = 2658.7, overlap = 1
PHY-3002 : Step(682): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(683): len = 2657.6, overlap = 1
PHY-3002 : Step(684): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024915s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.127468s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (97.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.496515s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.760856s wall, 3.619223s user + 0.546003s system = 4.165227s CPU (13.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 288 MB, peak memory is 329 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.170838s wall, 0.358802s user + 0.171601s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 232 MB, peak memory is 329 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.134947s wall, 5.366434s user + 0.826805s system = 6.193240s CPU (15.4%)

RUN-1004 : used memory is 260 MB, reserved memory is 220 MB, peak memory is 329 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006524s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (478.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(685): len = 4999.4, overlap = 0
PHY-3002 : Step(686): len = 3637, overlap = 0
PHY-3002 : Step(687): len = 3184.6, overlap = 0
PHY-3002 : Step(688): len = 2915, overlap = 0
PHY-3002 : Step(689): len = 2785.9, overlap = 0
PHY-3002 : Step(690): len = 2747.6, overlap = 0
PHY-3002 : Step(691): len = 2781.6, overlap = 0
PHY-3002 : Step(692): len = 2765.4, overlap = 0
PHY-3002 : Step(693): len = 2768.3, overlap = 0
PHY-3002 : Step(694): len = 2730.8, overlap = 0
PHY-3002 : Step(695): len = 2592.6, overlap = 0
PHY-3002 : Step(696): len = 2600.3, overlap = 0
PHY-3002 : Step(697): len = 2505.5, overlap = 0
PHY-3002 : Step(698): len = 2334.2, overlap = 0
PHY-3002 : Step(699): len = 2305.1, overlap = 0
PHY-3002 : Step(700): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(701): len = 2288.1, overlap = 0
PHY-3002 : Step(702): len = 2290.3, overlap = 0
PHY-3002 : Step(703): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(704): len = 2273.9, overlap = 1.75
PHY-3002 : Step(705): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(706): len = 2291.9, overlap = 1.75
PHY-3002 : Step(707): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(708): len = 2335.2, overlap = 1.75
PHY-3002 : Step(709): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010878s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (286.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(710): len = 2752.3, overlap = 0
PHY-3002 : Step(711): len = 2721.8, overlap = 0.25
PHY-3002 : Step(712): len = 2707.8, overlap = 1
PHY-3002 : Step(713): len = 2698.2, overlap = 1
PHY-3002 : Step(714): len = 2653.5, overlap = 1
PHY-3002 : Step(715): len = 2653.5, overlap = 1
PHY-3002 : Step(716): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(717): len = 2658.7, overlap = 1
PHY-3002 : Step(718): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(719): len = 2657.6, overlap = 1
PHY-3002 : Step(720): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003425s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (911.0%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026856s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006633s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (235.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.120544s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.458794s wall, 0.405603s user + 0.046800s system = 0.452403s CPU (98.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.534690s wall, 3.229221s user + 0.655204s system = 3.884425s CPU (12.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 290 MB, peak memory is 330 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.184674s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 271 MB, reserved memory is 233 MB, peak memory is 330 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.906665s wall, 5.007632s user + 0.920406s system = 5.928038s CPU (14.9%)

RUN-1004 : used memory is 259 MB, reserved memory is 221 MB, peak memory is 330 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006813s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(721): len = 4999.4, overlap = 0
PHY-3002 : Step(722): len = 3637, overlap = 0
PHY-3002 : Step(723): len = 3184.6, overlap = 0
PHY-3002 : Step(724): len = 2915, overlap = 0
PHY-3002 : Step(725): len = 2785.9, overlap = 0
PHY-3002 : Step(726): len = 2747.6, overlap = 0
PHY-3002 : Step(727): len = 2781.6, overlap = 0
PHY-3002 : Step(728): len = 2765.4, overlap = 0
PHY-3002 : Step(729): len = 2768.3, overlap = 0
PHY-3002 : Step(730): len = 2730.8, overlap = 0
PHY-3002 : Step(731): len = 2592.6, overlap = 0
PHY-3002 : Step(732): len = 2600.3, overlap = 0
PHY-3002 : Step(733): len = 2505.5, overlap = 0
PHY-3002 : Step(734): len = 2334.2, overlap = 0
PHY-3002 : Step(735): len = 2305.1, overlap = 0
PHY-3002 : Step(736): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(737): len = 2288.1, overlap = 0
PHY-3002 : Step(738): len = 2290.3, overlap = 0
PHY-3002 : Step(739): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(740): len = 2273.9, overlap = 1.75
PHY-3002 : Step(741): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(742): len = 2291.9, overlap = 1.75
PHY-3002 : Step(743): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(744): len = 2335.2, overlap = 1.75
PHY-3002 : Step(745): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009804s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (318.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(746): len = 2752.3, overlap = 0
PHY-3002 : Step(747): len = 2721.8, overlap = 0.25
PHY-3002 : Step(748): len = 2707.8, overlap = 1
PHY-3002 : Step(749): len = 2698.2, overlap = 1
PHY-3002 : Step(750): len = 2653.5, overlap = 1
PHY-3002 : Step(751): len = 2653.5, overlap = 1
PHY-3002 : Step(752): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(753): len = 2658.7, overlap = 1
PHY-3002 : Step(754): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(755): len = 2657.6, overlap = 1
PHY-3002 : Step(756): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004067s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (767.1%)

PHY-1001 : End global routing;  0.023416s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (199.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007651s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.158362s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.570915s wall, 0.546003s user + 0.031200s system = 0.577204s CPU (101.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.580819s wall, 3.291621s user + 0.421203s system = 3.712824s CPU (12.1%)

RUN-1004 : used memory is 330 MB, reserved memory is 290 MB, peak memory is 332 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.189401s wall, 0.358802s user + 0.171601s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 233 MB, peak memory is 332 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.973488s wall, 4.992032s user + 0.764405s system = 5.756437s CPU (14.4%)

RUN-1004 : used memory is 262 MB, reserved memory is 223 MB, peak memory is 332 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008072s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (386.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(757): len = 4999.4, overlap = 0
PHY-3002 : Step(758): len = 3637, overlap = 0
PHY-3002 : Step(759): len = 3184.6, overlap = 0
PHY-3002 : Step(760): len = 2915, overlap = 0
PHY-3002 : Step(761): len = 2785.9, overlap = 0
PHY-3002 : Step(762): len = 2747.6, overlap = 0
PHY-3002 : Step(763): len = 2781.6, overlap = 0
PHY-3002 : Step(764): len = 2765.4, overlap = 0
PHY-3002 : Step(765): len = 2768.3, overlap = 0
PHY-3002 : Step(766): len = 2730.8, overlap = 0
PHY-3002 : Step(767): len = 2592.6, overlap = 0
PHY-3002 : Step(768): len = 2600.3, overlap = 0
PHY-3002 : Step(769): len = 2505.5, overlap = 0
PHY-3002 : Step(770): len = 2334.2, overlap = 0
PHY-3002 : Step(771): len = 2305.1, overlap = 0
PHY-3002 : Step(772): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(773): len = 2288.1, overlap = 0
PHY-3002 : Step(774): len = 2290.3, overlap = 0
PHY-3002 : Step(775): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(776): len = 2273.9, overlap = 1.75
PHY-3002 : Step(777): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(778): len = 2291.9, overlap = 1.75
PHY-3002 : Step(779): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(780): len = 2335.2, overlap = 1.75
PHY-3002 : Step(781): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(782): len = 2752.3, overlap = 0
PHY-3002 : Step(783): len = 2721.8, overlap = 0.25
PHY-3002 : Step(784): len = 2707.8, overlap = 1
PHY-3002 : Step(785): len = 2698.2, overlap = 1
PHY-3002 : Step(786): len = 2653.5, overlap = 1
PHY-3002 : Step(787): len = 2653.5, overlap = 1
PHY-3002 : Step(788): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(789): len = 2658.7, overlap = 1
PHY-3002 : Step(790): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(791): len = 2657.6, overlap = 1
PHY-3002 : Step(792): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003690s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (845.5%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004098s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (761.4%)

PHY-1001 : End global routing;  0.023545s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (198.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122638s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (114.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.466665s wall, 0.421203s user + 0.062400s system = 0.483603s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.676125s wall, 3.135620s user + 0.514803s system = 3.650423s CPU (11.9%)

RUN-1004 : used memory is 332 MB, reserved memory is 292 MB, peak memory is 334 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.180112s wall, 0.358802s user + 0.046800s system = 0.405603s CPU (5.6%)

RUN-1004 : used memory is 274 MB, reserved memory is 234 MB, peak memory is 334 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.994996s wall, 4.929632s user + 0.655204s system = 5.584836s CPU (14.0%)

RUN-1004 : used memory is 263 MB, reserved memory is 224 MB, peak memory is 334 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006386s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(793): len = 4999.4, overlap = 0
PHY-3002 : Step(794): len = 3637, overlap = 0
PHY-3002 : Step(795): len = 3184.6, overlap = 0
PHY-3002 : Step(796): len = 2915, overlap = 0
PHY-3002 : Step(797): len = 2785.9, overlap = 0
PHY-3002 : Step(798): len = 2747.6, overlap = 0
PHY-3002 : Step(799): len = 2781.6, overlap = 0
PHY-3002 : Step(800): len = 2765.4, overlap = 0
PHY-3002 : Step(801): len = 2768.3, overlap = 0
PHY-3002 : Step(802): len = 2730.8, overlap = 0
PHY-3002 : Step(803): len = 2592.6, overlap = 0
PHY-3002 : Step(804): len = 2600.3, overlap = 0
PHY-3002 : Step(805): len = 2505.5, overlap = 0
PHY-3002 : Step(806): len = 2334.2, overlap = 0
PHY-3002 : Step(807): len = 2305.1, overlap = 0
PHY-3002 : Step(808): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(809): len = 2288.1, overlap = 0
PHY-3002 : Step(810): len = 2290.3, overlap = 0
PHY-3002 : Step(811): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(812): len = 2273.9, overlap = 1.75
PHY-3002 : Step(813): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(814): len = 2291.9, overlap = 1.75
PHY-3002 : Step(815): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(816): len = 2335.2, overlap = 1.75
PHY-3002 : Step(817): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008629s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (542.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(818): len = 2752.3, overlap = 0
PHY-3002 : Step(819): len = 2721.8, overlap = 0.25
PHY-3002 : Step(820): len = 2707.8, overlap = 1
PHY-3002 : Step(821): len = 2698.2, overlap = 1
PHY-3002 : Step(822): len = 2653.5, overlap = 1
PHY-3002 : Step(823): len = 2653.5, overlap = 1
PHY-3002 : Step(824): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(825): len = 2658.7, overlap = 1
PHY-3002 : Step(826): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(827): len = 2657.6, overlap = 1
PHY-3002 : Step(828): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003903s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (799.3%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004470s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (697.9%)

PHY-1001 : End global routing;  0.023605s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (132.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.126987s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.477622s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.617488s wall, 3.229221s user + 0.358802s system = 3.588023s CPU (11.7%)

RUN-1004 : used memory is 333 MB, reserved memory is 293 MB, peak memory is 335 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.191564s wall, 0.327602s user + 0.078001s system = 0.405603s CPU (5.6%)

RUN-1004 : used memory is 276 MB, reserved memory is 237 MB, peak memory is 335 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.952608s wall, 4.945232s user + 0.546003s system = 5.491235s CPU (13.7%)

RUN-1004 : used memory is 266 MB, reserved memory is 227 MB, peak memory is 335 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006417s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (486.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(829): len = 4999.4, overlap = 0
PHY-3002 : Step(830): len = 3637, overlap = 0
PHY-3002 : Step(831): len = 3184.6, overlap = 0
PHY-3002 : Step(832): len = 2915, overlap = 0
PHY-3002 : Step(833): len = 2785.9, overlap = 0
PHY-3002 : Step(834): len = 2747.6, overlap = 0
PHY-3002 : Step(835): len = 2781.6, overlap = 0
PHY-3002 : Step(836): len = 2765.4, overlap = 0
PHY-3002 : Step(837): len = 2768.3, overlap = 0
PHY-3002 : Step(838): len = 2730.8, overlap = 0
PHY-3002 : Step(839): len = 2592.6, overlap = 0
PHY-3002 : Step(840): len = 2600.3, overlap = 0
PHY-3002 : Step(841): len = 2505.5, overlap = 0
PHY-3002 : Step(842): len = 2334.2, overlap = 0
PHY-3002 : Step(843): len = 2305.1, overlap = 0
PHY-3002 : Step(844): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001728s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(845): len = 2288.1, overlap = 0
PHY-3002 : Step(846): len = 2290.3, overlap = 0
PHY-3002 : Step(847): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(848): len = 2273.9, overlap = 1.75
PHY-3002 : Step(849): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(850): len = 2291.9, overlap = 1.75
PHY-3002 : Step(851): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(852): len = 2335.2, overlap = 1.75
PHY-3002 : Step(853): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010178s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (459.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(854): len = 2752.3, overlap = 0
PHY-3002 : Step(855): len = 2721.8, overlap = 0.25
PHY-3002 : Step(856): len = 2707.8, overlap = 1
PHY-3002 : Step(857): len = 2698.2, overlap = 1
PHY-3002 : Step(858): len = 2653.5, overlap = 1
PHY-3002 : Step(859): len = 2653.5, overlap = 1
PHY-3002 : Step(860): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(861): len = 2658.7, overlap = 1
PHY-3002 : Step(862): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(863): len = 2657.6, overlap = 1
PHY-3002 : Step(864): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004445s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (702.0%)

PHY-1001 : End global routing;  0.024824s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (188.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122478s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.463596s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.487147s wall, 3.260421s user + 0.312002s system = 3.572423s CPU (11.7%)

RUN-1004 : used memory is 335 MB, reserved memory is 295 MB, peak memory is 337 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.193228s wall, 0.483603s user + 0.046800s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 278 MB, reserved memory is 238 MB, peak memory is 337 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.795941s wall, 5.116833s user + 0.421203s system = 5.538036s CPU (13.9%)

RUN-1004 : used memory is 267 MB, reserved memory is 227 MB, peak memory is 337 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007029s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (443.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(865): len = 4999.4, overlap = 0
PHY-3002 : Step(866): len = 3637, overlap = 0
PHY-3002 : Step(867): len = 3184.6, overlap = 0
PHY-3002 : Step(868): len = 2915, overlap = 0
PHY-3002 : Step(869): len = 2785.9, overlap = 0
PHY-3002 : Step(870): len = 2747.6, overlap = 0
PHY-3002 : Step(871): len = 2781.6, overlap = 0
PHY-3002 : Step(872): len = 2765.4, overlap = 0
PHY-3002 : Step(873): len = 2768.3, overlap = 0
PHY-3002 : Step(874): len = 2730.8, overlap = 0
PHY-3002 : Step(875): len = 2592.6, overlap = 0
PHY-3002 : Step(876): len = 2600.3, overlap = 0
PHY-3002 : Step(877): len = 2505.5, overlap = 0
PHY-3002 : Step(878): len = 2334.2, overlap = 0
PHY-3002 : Step(879): len = 2305.1, overlap = 0
PHY-3002 : Step(880): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(881): len = 2288.1, overlap = 0
PHY-3002 : Step(882): len = 2290.3, overlap = 0
PHY-3002 : Step(883): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(884): len = 2273.9, overlap = 1.75
PHY-3002 : Step(885): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(886): len = 2291.9, overlap = 1.75
PHY-3002 : Step(887): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(888): len = 2335.2, overlap = 1.75
PHY-3002 : Step(889): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008601s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (181.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(890): len = 2752.3, overlap = 0
PHY-3002 : Step(891): len = 2721.8, overlap = 0.25
PHY-3002 : Step(892): len = 2707.8, overlap = 1
PHY-3002 : Step(893): len = 2698.2, overlap = 1
PHY-3002 : Step(894): len = 2653.5, overlap = 1
PHY-3002 : Step(895): len = 2653.5, overlap = 1
PHY-3002 : Step(896): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(897): len = 2658.7, overlap = 1
PHY-3002 : Step(898): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(899): len = 2657.6, overlap = 1
PHY-3002 : Step(900): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003715s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024382s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (191.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006614s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (471.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.119848s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.466733s wall, 0.436803s user + 0.062400s system = 0.499203s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/demo.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.006485s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (100.7%)

RUN-1004 : used memory is 333 MB, reserved memory is 293 MB, peak memory is 337 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.409715s wall, 3.135620s user + 0.546003s system = 3.681624s CPU (12.1%)

RUN-1004 : used memory is 335 MB, reserved memory is 295 MB, peak memory is 337 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.165379s wall, 0.452403s user + 0.140401s system = 0.592804s CPU (8.3%)

RUN-1004 : used memory is 278 MB, reserved memory is 239 MB, peak memory is 337 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.753951s wall, 5.023232s user + 0.889206s system = 5.912438s CPU (14.9%)

RUN-1004 : used memory is 268 MB, reserved memory is 229 MB, peak memory is 337 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.533620s wall, 3.447622s user + 0.592804s system = 4.040426s CPU (13.2%)

RUN-1004 : used memory is 336 MB, reserved memory is 296 MB, peak memory is 339 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.178524s wall, 0.374402s user + 0.218401s system = 0.592804s CPU (8.3%)

RUN-1004 : used memory is 278 MB, reserved memory is 238 MB, peak memory is 339 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.840141s wall, 5.194833s user + 0.889206s system = 6.084039s CPU (15.3%)

RUN-1004 : used memory is 267 MB, reserved memory is 227 MB, peak memory is 339 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(901): len = 4999.4, overlap = 0
PHY-3002 : Step(902): len = 3637, overlap = 0
PHY-3002 : Step(903): len = 3184.6, overlap = 0
PHY-3002 : Step(904): len = 2915, overlap = 0
PHY-3002 : Step(905): len = 2785.9, overlap = 0
PHY-3002 : Step(906): len = 2747.6, overlap = 0
PHY-3002 : Step(907): len = 2781.6, overlap = 0
PHY-3002 : Step(908): len = 2765.4, overlap = 0
PHY-3002 : Step(909): len = 2768.3, overlap = 0
PHY-3002 : Step(910): len = 2730.8, overlap = 0
PHY-3002 : Step(911): len = 2592.6, overlap = 0
PHY-3002 : Step(912): len = 2600.3, overlap = 0
PHY-3002 : Step(913): len = 2505.5, overlap = 0
PHY-3002 : Step(914): len = 2334.2, overlap = 0
PHY-3002 : Step(915): len = 2305.1, overlap = 0
PHY-3002 : Step(916): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(917): len = 2288.1, overlap = 0
PHY-3002 : Step(918): len = 2290.3, overlap = 0
PHY-3002 : Step(919): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(920): len = 2273.9, overlap = 1.75
PHY-3002 : Step(921): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(922): len = 2291.9, overlap = 1.75
PHY-3002 : Step(923): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(924): len = 2335.2, overlap = 1.75
PHY-3002 : Step(925): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009429s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(926): len = 2752.3, overlap = 0
PHY-3002 : Step(927): len = 2721.8, overlap = 0.25
PHY-3002 : Step(928): len = 2707.8, overlap = 1
PHY-3002 : Step(929): len = 2698.2, overlap = 1
PHY-3002 : Step(930): len = 2653.5, overlap = 1
PHY-3002 : Step(931): len = 2653.5, overlap = 1
PHY-3002 : Step(932): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(933): len = 2658.7, overlap = 1
PHY-3002 : Step(934): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(935): len = 2657.6, overlap = 1
PHY-3002 : Step(936): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.032894s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (94.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.121749s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (115.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.471273s wall, 0.436803s user + 0.078001s system = 0.514803s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.054475s wall, 2.792418s user + 0.218401s system = 3.010819s CPU (10.0%)

RUN-1004 : used memory is 337 MB, reserved memory is 297 MB, peak memory is 339 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.141734s wall, 0.265202s user + 0.124801s system = 0.390002s CPU (5.5%)

RUN-1004 : used memory is 280 MB, reserved memory is 240 MB, peak memory is 339 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.297271s wall, 4.383628s user + 0.530403s system = 4.914032s CPU (12.5%)

RUN-1004 : used memory is 270 MB, reserved memory is 230 MB, peak memory is 339 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007536s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (414.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(937): len = 4999.4, overlap = 0
PHY-3002 : Step(938): len = 3637, overlap = 0
PHY-3002 : Step(939): len = 3184.6, overlap = 0
PHY-3002 : Step(940): len = 2915, overlap = 0
PHY-3002 : Step(941): len = 2785.9, overlap = 0
PHY-3002 : Step(942): len = 2747.6, overlap = 0
PHY-3002 : Step(943): len = 2781.6, overlap = 0
PHY-3002 : Step(944): len = 2765.4, overlap = 0
PHY-3002 : Step(945): len = 2768.3, overlap = 0
PHY-3002 : Step(946): len = 2730.8, overlap = 0
PHY-3002 : Step(947): len = 2592.6, overlap = 0
PHY-3002 : Step(948): len = 2600.3, overlap = 0
PHY-3002 : Step(949): len = 2505.5, overlap = 0
PHY-3002 : Step(950): len = 2334.2, overlap = 0
PHY-3002 : Step(951): len = 2305.1, overlap = 0
PHY-3002 : Step(952): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001980s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1576.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(953): len = 2288.1, overlap = 0
PHY-3002 : Step(954): len = 2290.3, overlap = 0
PHY-3002 : Step(955): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(956): len = 2273.9, overlap = 1.75
PHY-3002 : Step(957): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(958): len = 2291.9, overlap = 1.75
PHY-3002 : Step(959): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(960): len = 2335.2, overlap = 1.75
PHY-3002 : Step(961): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(962): len = 2752.3, overlap = 0
PHY-3002 : Step(963): len = 2721.8, overlap = 0.25
PHY-3002 : Step(964): len = 2707.8, overlap = 1
PHY-3002 : Step(965): len = 2698.2, overlap = 1
PHY-3002 : Step(966): len = 2653.5, overlap = 1
PHY-3002 : Step(967): len = 2653.5, overlap = 1
PHY-3002 : Step(968): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(969): len = 2658.7, overlap = 1
PHY-3002 : Step(970): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(971): len = 2657.6, overlap = 1
PHY-3002 : Step(972): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004696s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024326s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (192.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006380s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.123019s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (126.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.482159s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.701694s wall, 3.728424s user + 0.296402s system = 4.024826s CPU (13.1%)

RUN-1004 : used memory is 339 MB, reserved memory is 299 MB, peak memory is 341 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.180080s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 242 MB, peak memory is 341 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.973529s wall, 5.506835s user + 0.514803s system = 6.021639s CPU (15.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 232 MB, peak memory is 341 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006708s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(973): len = 4999.4, overlap = 0
PHY-3002 : Step(974): len = 3637, overlap = 0
PHY-3002 : Step(975): len = 3184.6, overlap = 0
PHY-3002 : Step(976): len = 2915, overlap = 0
PHY-3002 : Step(977): len = 2785.9, overlap = 0
PHY-3002 : Step(978): len = 2747.6, overlap = 0
PHY-3002 : Step(979): len = 2781.6, overlap = 0
PHY-3002 : Step(980): len = 2765.4, overlap = 0
PHY-3002 : Step(981): len = 2768.3, overlap = 0
PHY-3002 : Step(982): len = 2730.8, overlap = 0
PHY-3002 : Step(983): len = 2592.6, overlap = 0
PHY-3002 : Step(984): len = 2600.3, overlap = 0
PHY-3002 : Step(985): len = 2505.5, overlap = 0
PHY-3002 : Step(986): len = 2334.2, overlap = 0
PHY-3002 : Step(987): len = 2305.1, overlap = 0
PHY-3002 : Step(988): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(989): len = 2288.1, overlap = 0
PHY-3002 : Step(990): len = 2290.3, overlap = 0
PHY-3002 : Step(991): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(992): len = 2273.9, overlap = 1.75
PHY-3002 : Step(993): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(994): len = 2291.9, overlap = 1.75
PHY-3002 : Step(995): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(996): len = 2335.2, overlap = 1.75
PHY-3002 : Step(997): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010319s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (302.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(998): len = 2752.3, overlap = 0
PHY-3002 : Step(999): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1000): len = 2707.8, overlap = 1
PHY-3002 : Step(1001): len = 2698.2, overlap = 1
PHY-3002 : Step(1002): len = 2653.5, overlap = 1
PHY-3002 : Step(1003): len = 2653.5, overlap = 1
PHY-3002 : Step(1004): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1005): len = 2658.7, overlap = 1
PHY-3002 : Step(1006): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1007): len = 2657.6, overlap = 1
PHY-3002 : Step(1008): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024107s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (194.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122793s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (114.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.553568s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (93.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.295912s wall, 3.073220s user + 0.358802s system = 3.432022s CPU (11.3%)

RUN-1004 : used memory is 339 MB, reserved memory is 300 MB, peak memory is 342 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.173974s wall, 0.452403s user + 0.187201s system = 0.639604s CPU (8.9%)

RUN-1004 : used memory is 283 MB, reserved memory is 244 MB, peak memory is 342 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.680709s wall, 4.976432s user + 0.624004s system = 5.600436s CPU (14.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 232 MB, peak memory is 342 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006599s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (472.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1009): len = 4999.4, overlap = 0
PHY-3002 : Step(1010): len = 3637, overlap = 0
PHY-3002 : Step(1011): len = 3184.6, overlap = 0
PHY-3002 : Step(1012): len = 2915, overlap = 0
PHY-3002 : Step(1013): len = 2785.9, overlap = 0
PHY-3002 : Step(1014): len = 2747.6, overlap = 0
PHY-3002 : Step(1015): len = 2781.6, overlap = 0
PHY-3002 : Step(1016): len = 2765.4, overlap = 0
PHY-3002 : Step(1017): len = 2768.3, overlap = 0
PHY-3002 : Step(1018): len = 2730.8, overlap = 0
PHY-3002 : Step(1019): len = 2592.6, overlap = 0
PHY-3002 : Step(1020): len = 2600.3, overlap = 0
PHY-3002 : Step(1021): len = 2505.5, overlap = 0
PHY-3002 : Step(1022): len = 2334.2, overlap = 0
PHY-3002 : Step(1023): len = 2305.1, overlap = 0
PHY-3002 : Step(1024): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1025): len = 2288.1, overlap = 0
PHY-3002 : Step(1026): len = 2290.3, overlap = 0
PHY-3002 : Step(1027): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1028): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1029): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1030): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1031): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1032): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1033): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1034): len = 2752.3, overlap = 0
PHY-3002 : Step(1035): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1036): len = 2707.8, overlap = 1
PHY-3002 : Step(1037): len = 2698.2, overlap = 1
PHY-3002 : Step(1038): len = 2653.5, overlap = 1
PHY-3002 : Step(1039): len = 2653.5, overlap = 1
PHY-3002 : Step(1040): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1041): len = 2658.7, overlap = 1
PHY-3002 : Step(1042): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1043): len = 2657.6, overlap = 1
PHY-3002 : Step(1044): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003871s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024590s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006709s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (232.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124127s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.480705s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (100.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.990561s wall, 2.558416s user + 0.358802s system = 2.917219s CPU (9.7%)

RUN-1004 : used memory is 341 MB, reserved memory is 301 MB, peak memory is 343 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.175950s wall, 0.405603s user + 0.140401s system = 0.546003s CPU (7.6%)

RUN-1004 : used memory is 285 MB, reserved memory is 245 MB, peak memory is 343 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.334373s wall, 4.336828s user + 0.655204s system = 4.992032s CPU (12.7%)

RUN-1004 : used memory is 274 MB, reserved memory is 234 MB, peak memory is 343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006444s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (484.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1045): len = 4999.4, overlap = 0
PHY-3002 : Step(1046): len = 3637, overlap = 0
PHY-3002 : Step(1047): len = 3184.6, overlap = 0
PHY-3002 : Step(1048): len = 2915, overlap = 0
PHY-3002 : Step(1049): len = 2785.9, overlap = 0
PHY-3002 : Step(1050): len = 2747.6, overlap = 0
PHY-3002 : Step(1051): len = 2781.6, overlap = 0
PHY-3002 : Step(1052): len = 2765.4, overlap = 0
PHY-3002 : Step(1053): len = 2768.3, overlap = 0
PHY-3002 : Step(1054): len = 2730.8, overlap = 0
PHY-3002 : Step(1055): len = 2592.6, overlap = 0
PHY-3002 : Step(1056): len = 2600.3, overlap = 0
PHY-3002 : Step(1057): len = 2505.5, overlap = 0
PHY-3002 : Step(1058): len = 2334.2, overlap = 0
PHY-3002 : Step(1059): len = 2305.1, overlap = 0
PHY-3002 : Step(1060): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1061): len = 2288.1, overlap = 0
PHY-3002 : Step(1062): len = 2290.3, overlap = 0
PHY-3002 : Step(1063): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1064): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1065): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1066): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1067): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1068): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1069): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1070): len = 2752.3, overlap = 0
PHY-3002 : Step(1071): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1072): len = 2707.8, overlap = 1
PHY-3002 : Step(1073): len = 2698.2, overlap = 1
PHY-3002 : Step(1074): len = 2653.5, overlap = 1
PHY-3002 : Step(1075): len = 2653.5, overlap = 1
PHY-3002 : Step(1076): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1077): len = 2658.7, overlap = 1
PHY-3002 : Step(1078): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1079): len = 2657.6, overlap = 1
PHY-3002 : Step(1080): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003832s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (407.1%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003982s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (1175.2%)

PHY-1001 : End global routing;  0.024182s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (258.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.005954s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.122055s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (115.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.474199s wall, 0.483603s user + 0.062400s system = 0.546003s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.386351s wall, 3.151220s user + 0.468003s system = 3.619223s CPU (11.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 302 MB, peak memory is 344 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.194026s wall, 0.390002s user + 0.140401s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 285 MB, reserved memory is 245 MB, peak memory is 344 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.725387s wall, 4.960832s user + 0.670804s system = 5.631636s CPU (14.2%)

RUN-1004 : used memory is 274 MB, reserved memory is 235 MB, peak memory is 344 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007281s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1081): len = 4999.4, overlap = 0
PHY-3002 : Step(1082): len = 3637, overlap = 0
PHY-3002 : Step(1083): len = 3184.6, overlap = 0
PHY-3002 : Step(1084): len = 2915, overlap = 0
PHY-3002 : Step(1085): len = 2785.9, overlap = 0
PHY-3002 : Step(1086): len = 2747.6, overlap = 0
PHY-3002 : Step(1087): len = 2781.6, overlap = 0
PHY-3002 : Step(1088): len = 2765.4, overlap = 0
PHY-3002 : Step(1089): len = 2768.3, overlap = 0
PHY-3002 : Step(1090): len = 2730.8, overlap = 0
PHY-3002 : Step(1091): len = 2592.6, overlap = 0
PHY-3002 : Step(1092): len = 2600.3, overlap = 0
PHY-3002 : Step(1093): len = 2505.5, overlap = 0
PHY-3002 : Step(1094): len = 2334.2, overlap = 0
PHY-3002 : Step(1095): len = 2305.1, overlap = 0
PHY-3002 : Step(1096): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1097): len = 2288.1, overlap = 0
PHY-3002 : Step(1098): len = 2290.3, overlap = 0
PHY-3002 : Step(1099): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1100): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1101): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1102): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1103): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1104): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1105): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1106): len = 2752.3, overlap = 0
PHY-3002 : Step(1107): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1108): len = 2707.8, overlap = 1
PHY-3002 : Step(1109): len = 2698.2, overlap = 1
PHY-3002 : Step(1110): len = 2653.5, overlap = 1
PHY-3002 : Step(1111): len = 2653.5, overlap = 1
PHY-3002 : Step(1112): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1113): len = 2658.7, overlap = 1
PHY-3002 : Step(1114): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1115): len = 2657.6, overlap = 1
PHY-3002 : Step(1116): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026561s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (58.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007099s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (219.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.124014s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (113.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.481062s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.046672s wall, 2.761218s user + 0.343202s system = 3.104420s CPU (10.3%)

RUN-1004 : used memory is 344 MB, reserved memory is 303 MB, peak memory is 346 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.160014s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (5.9%)

RUN-1004 : used memory is 286 MB, reserved memory is 247 MB, peak memory is 346 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.324932s wall, 4.446028s user + 0.514803s system = 4.960832s CPU (12.6%)

RUN-1004 : used memory is 276 MB, reserved memory is 237 MB, peak memory is 346 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008661s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (360.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1117): len = 4999.4, overlap = 0
PHY-3002 : Step(1118): len = 3637, overlap = 0
PHY-3002 : Step(1119): len = 3184.6, overlap = 0
PHY-3002 : Step(1120): len = 2915, overlap = 0
PHY-3002 : Step(1121): len = 2785.9, overlap = 0
PHY-3002 : Step(1122): len = 2747.6, overlap = 0
PHY-3002 : Step(1123): len = 2781.6, overlap = 0
PHY-3002 : Step(1124): len = 2765.4, overlap = 0
PHY-3002 : Step(1125): len = 2768.3, overlap = 0
PHY-3002 : Step(1126): len = 2730.8, overlap = 0
PHY-3002 : Step(1127): len = 2592.6, overlap = 0
PHY-3002 : Step(1128): len = 2600.3, overlap = 0
PHY-3002 : Step(1129): len = 2505.5, overlap = 0
PHY-3002 : Step(1130): len = 2334.2, overlap = 0
PHY-3002 : Step(1131): len = 2305.1, overlap = 0
PHY-3002 : Step(1132): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1133): len = 2288.1, overlap = 0
PHY-3002 : Step(1134): len = 2290.3, overlap = 0
PHY-3002 : Step(1135): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1136): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1137): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1138): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1139): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1140): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1141): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009700s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (160.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1142): len = 2752.3, overlap = 0
PHY-3002 : Step(1143): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1144): len = 2707.8, overlap = 1
PHY-3002 : Step(1145): len = 2698.2, overlap = 1
PHY-3002 : Step(1146): len = 2653.5, overlap = 1
PHY-3002 : Step(1147): len = 2653.5, overlap = 1
PHY-3002 : Step(1148): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1149): len = 2658.7, overlap = 1
PHY-3002 : Step(1150): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1151): len = 2657.6, overlap = 1
PHY-3002 : Step(1152): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025536s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (183.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.128672s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (133.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.505109s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.823163s wall, 2.386815s user + 0.234002s system = 2.620817s CPU (8.8%)

RUN-1004 : used memory is 345 MB, reserved memory is 305 MB, peak memory is 347 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.190413s wall, 0.390002s user + 0.140401s system = 0.530403s CPU (7.4%)

RUN-1004 : used memory is 288 MB, reserved memory is 248 MB, peak memory is 347 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.136284s wall, 4.056026s user + 0.530403s system = 4.586429s CPU (11.7%)

RUN-1004 : used memory is 277 MB, reserved memory is 238 MB, peak memory is 347 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008041s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (388.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1153): len = 4999.4, overlap = 0
PHY-3002 : Step(1154): len = 3637, overlap = 0
PHY-3002 : Step(1155): len = 3184.6, overlap = 0
PHY-3002 : Step(1156): len = 2915, overlap = 0
PHY-3002 : Step(1157): len = 2785.9, overlap = 0
PHY-3002 : Step(1158): len = 2747.6, overlap = 0
PHY-3002 : Step(1159): len = 2781.6, overlap = 0
PHY-3002 : Step(1160): len = 2765.4, overlap = 0
PHY-3002 : Step(1161): len = 2768.3, overlap = 0
PHY-3002 : Step(1162): len = 2730.8, overlap = 0
PHY-3002 : Step(1163): len = 2592.6, overlap = 0
PHY-3002 : Step(1164): len = 2600.3, overlap = 0
PHY-3002 : Step(1165): len = 2505.5, overlap = 0
PHY-3002 : Step(1166): len = 2334.2, overlap = 0
PHY-3002 : Step(1167): len = 2305.1, overlap = 0
PHY-3002 : Step(1168): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1169): len = 2288.1, overlap = 0
PHY-3002 : Step(1170): len = 2290.3, overlap = 0
PHY-3002 : Step(1171): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1172): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1173): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1174): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1175): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1176): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1177): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010439s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (149.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1178): len = 2752.3, overlap = 0
PHY-3002 : Step(1179): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1180): len = 2707.8, overlap = 1
PHY-3002 : Step(1181): len = 2698.2, overlap = 1
PHY-3002 : Step(1182): len = 2653.5, overlap = 1
PHY-3002 : Step(1183): len = 2653.5, overlap = 1
PHY-3002 : Step(1184): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1185): len = 2658.7, overlap = 1
PHY-3002 : Step(1186): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1187): len = 2657.6, overlap = 1
PHY-3002 : Step(1188): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.025967s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006391s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.134139s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (104.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.498947s wall, 0.468003s user + 0.062400s system = 0.530403s CPU (106.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.253703s wall, 2.870418s user + 0.343202s system = 3.213621s CPU (10.6%)

RUN-1004 : used memory is 346 MB, reserved memory is 306 MB, peak memory is 348 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.136431s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 289 MB, reserved memory is 249 MB, peak memory is 348 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.561107s wall, 4.555229s user + 0.530403s system = 5.085633s CPU (12.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 239 MB, peak memory is 348 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.349656s wall, 1.825212s user + 0.202801s system = 2.028013s CPU (6.9%)

RUN-1004 : used memory is 348 MB, reserved memory is 308 MB, peak memory is 350 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.116322s wall, 0.327602s user + 0.046800s system = 0.374402s CPU (5.3%)

RUN-1004 : used memory is 290 MB, reserved memory is 250 MB, peak memory is 350 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.610303s wall, 3.525623s user + 0.374402s system = 3.900025s CPU (10.1%)

RUN-1004 : used memory is 280 MB, reserved memory is 239 MB, peak memory is 350 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 71/0 useful/useless nets, 40/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 97/0 useful/useless nets, 66/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/44 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 30 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 177, tnet num: 75, tinst num: 30, tnode num: 232, tedge num: 299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 75 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007327s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8286.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1189): len = 4999.4, overlap = 0
PHY-3002 : Step(1190): len = 3637, overlap = 0
PHY-3002 : Step(1191): len = 3184.6, overlap = 0
PHY-3002 : Step(1192): len = 2915, overlap = 0
PHY-3002 : Step(1193): len = 2785.9, overlap = 0
PHY-3002 : Step(1194): len = 2747.6, overlap = 0
PHY-3002 : Step(1195): len = 2781.6, overlap = 0
PHY-3002 : Step(1196): len = 2765.4, overlap = 0
PHY-3002 : Step(1197): len = 2768.3, overlap = 0
PHY-3002 : Step(1198): len = 2730.8, overlap = 0
PHY-3002 : Step(1199): len = 2592.6, overlap = 0
PHY-3002 : Step(1200): len = 2600.3, overlap = 0
PHY-3002 : Step(1201): len = 2505.5, overlap = 0
PHY-3002 : Step(1202): len = 2334.2, overlap = 0
PHY-3002 : Step(1203): len = 2305.1, overlap = 0
PHY-3002 : Step(1204): len = 2305.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002419s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1205): len = 2288.1, overlap = 0
PHY-3002 : Step(1206): len = 2290.3, overlap = 0
PHY-3002 : Step(1207): len = 2278.9, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88931e-05
PHY-3002 : Step(1208): len = 2273.9, overlap = 1.75
PHY-3002 : Step(1209): len = 2273.9, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77863e-05
PHY-3002 : Step(1210): len = 2291.9, overlap = 1.75
PHY-3002 : Step(1211): len = 2278.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106302
PHY-3002 : Step(1212): len = 2335.2, overlap = 1.75
PHY-3002 : Step(1213): len = 2335.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00786984
PHY-3002 : Step(1214): len = 2752.3, overlap = 0
PHY-3002 : Step(1215): len = 2721.8, overlap = 0.25
PHY-3002 : Step(1216): len = 2707.8, overlap = 1
PHY-3002 : Step(1217): len = 2698.2, overlap = 1
PHY-3002 : Step(1218): len = 2653.5, overlap = 1
PHY-3002 : Step(1219): len = 2653.5, overlap = 1
PHY-3002 : Step(1220): len = 2659, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0157397
PHY-3002 : Step(1221): len = 2658.7, overlap = 1
PHY-3002 : Step(1222): len = 2658.5, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0314793
PHY-3002 : Step(1223): len = 2657.6, overlap = 1
PHY-3002 : Step(1224): len = 2659.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2661.2, Over = 0
PHY-3001 : Final: Len = 2661.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 10 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 77 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.026782s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (116.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006751s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 80% nets.
PHY-1002 : len = 5656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5656
PHY-1001 : End Routed; 0.182631s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (119.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.577738s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 77, pip num: 479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 170 valid insts, and 1216 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  29.785888s wall, 2.480416s user + 0.171601s system = 2.652017s CPU (8.9%)

RUN-1004 : used memory is 350 MB, reserved memory is 310 MB, peak memory is 352 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.169552s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 295 MB, reserved memory is 255 MB, peak memory is 352 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.093262s wall, 4.165227s user + 0.436803s system = 4.602030s CPU (11.8%)

RUN-1004 : used memory is 285 MB, reserved memory is 245 MB, peak memory is 352 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file E:/Anlogic/ArduinoDemo/FPGAProject/al_ip/bram256kbit.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in E:/Anlogic/ArduinoDemo/FPGAProject/al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 45 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0101111100000001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=156) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=156) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=156)
SYN-1011 : Flatten model register(CTRL_REG_LEN=156)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 998/273 useful/useless nets, 847/182 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 717/282 useful/useless nets, 566/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 750/0 useful/useless nets, 601/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 745/0 useful/useless nets, 596/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 937/0 useful/useless nets, 788/0 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-1032 : 892/0 useful/useless nets, 743/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 1133/6 useful/useless nets, 984/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 136 (3.79), #lev = 6 (2.57)
SYN-3001 : Mapper mapped 288 instances into 136 LUTs, name keeping = 44%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 975/0 useful/useless nets, 826/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 136 LUT to BLE ...
SYN-4008 : Packed 136 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 62 SEQ (1191 nodes)...
SYN-4005 : Packed 62 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 383/569 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.473794s wall, 1.201208s user + 0.078001s system = 1.279208s CPU (86.8%)

RUN-1004 : used memory is 288 MB, reserved memory is 248 MB, peak memory is 352 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.157847s wall, 1.684811s user + 0.109201s system = 1.794012s CPU (83.1%)

RUN-1004 : used memory is 288 MB, reserved memory is 248 MB, peak memory is 352 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (130 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 335 instances
RUN-1001 : 159 mslices, 159 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 768 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 318 slices, 14 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2754, tnet num: 766, tinst num: 333, tnode num: 3732, tedge num: 4617.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 766 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 438 clock pins, and constraint 974 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091708s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (153.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 116423
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1225): len = 93237.1, overlap = 13.5
PHY-3002 : Step(1226): len = 80901, overlap = 13.5
PHY-3002 : Step(1227): len = 72319.2, overlap = 13.5
PHY-3002 : Step(1228): len = 64987.4, overlap = 13.5
PHY-3002 : Step(1229): len = 59082.7, overlap = 13.5
PHY-3002 : Step(1230): len = 54189.5, overlap = 13.5
PHY-3002 : Step(1231): len = 50157.8, overlap = 13.5
PHY-3002 : Step(1232): len = 46477.3, overlap = 14
PHY-3002 : Step(1233): len = 43153.2, overlap = 16
PHY-3002 : Step(1234): len = 39987.3, overlap = 16.5
PHY-3002 : Step(1235): len = 36998, overlap = 18.25
PHY-3002 : Step(1236): len = 34021.7, overlap = 18.5
PHY-3002 : Step(1237): len = 31527.7, overlap = 18.25
PHY-3002 : Step(1238): len = 28268.7, overlap = 19
PHY-3002 : Step(1239): len = 26048.6, overlap = 20.5
PHY-3002 : Step(1240): len = 23754.4, overlap = 24.5
PHY-3002 : Step(1241): len = 20668, overlap = 27.5
PHY-3002 : Step(1242): len = 18935.5, overlap = 28.25
PHY-3002 : Step(1243): len = 17555.1, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58782e-06
PHY-3002 : Step(1244): len = 17563.6, overlap = 31.75
PHY-3002 : Step(1245): len = 17866.8, overlap = 27.5
PHY-3002 : Step(1246): len = 17959.9, overlap = 27.5
PHY-3002 : Step(1247): len = 17790.1, overlap = 29.25
PHY-3002 : Step(1248): len = 17354.6, overlap = 26.5
PHY-3002 : Step(1249): len = 17099, overlap = 26.5
PHY-3002 : Step(1250): len = 17023.6, overlap = 31.5
PHY-3002 : Step(1251): len = 17026.9, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31756e-05
PHY-3002 : Step(1252): len = 17328.6, overlap = 26.75
PHY-3002 : Step(1253): len = 17591.4, overlap = 26.25
PHY-3002 : Step(1254): len = 17929.3, overlap = 26
PHY-3002 : Step(1255): len = 17648.9, overlap = 26
PHY-3002 : Step(1256): len = 17609.7, overlap = 24.75
PHY-3002 : Step(1257): len = 17918.5, overlap = 27.25
PHY-3002 : Step(1258): len = 17920.1, overlap = 18.5
PHY-3002 : Step(1259): len = 18092.2, overlap = 16.75
PHY-3002 : Step(1260): len = 18191.7, overlap = 16.75
PHY-3002 : Step(1261): len = 18207.6, overlap = 16.5
PHY-3002 : Step(1262): len = 18076.7, overlap = 16.5
PHY-3002 : Step(1263): len = 18092.2, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63513e-05
PHY-3002 : Step(1264): len = 18360.4, overlap = 20.5
PHY-3002 : Step(1265): len = 18522.1, overlap = 20.5
PHY-3002 : Step(1266): len = 18539.6, overlap = 20.25
PHY-3002 : Step(1267): len = 18403.2, overlap = 20.25
PHY-3002 : Step(1268): len = 18393.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28779e-06
PHY-3002 : Step(1269): len = 18831.3, overlap = 20.75
PHY-3002 : Step(1270): len = 18704.3, overlap = 21.75
PHY-3002 : Step(1271): len = 18351.6, overlap = 23
PHY-3002 : Step(1272): len = 18144.1, overlap = 23.75
PHY-3002 : Step(1273): len = 18037.7, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.57558e-06
PHY-3002 : Step(1274): len = 17852.4, overlap = 25.5
PHY-3002 : Step(1275): len = 17823.3, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.15116e-06
PHY-3002 : Step(1276): len = 17772.6, overlap = 26.5
PHY-3002 : Step(1277): len = 17766, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.03023e-05
PHY-3002 : Step(1278): len = 17878.6, overlap = 25.5
PHY-3002 : Step(1279): len = 18073.2, overlap = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05711e-05
PHY-3002 : Step(1280): len = 17968.7, overlap = 41.75
PHY-3002 : Step(1281): len = 18193.9, overlap = 41
PHY-3002 : Step(1282): len = 18443.3, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11422e-05
PHY-3002 : Step(1283): len = 18385.8, overlap = 39.75
PHY-3002 : Step(1284): len = 18654.7, overlap = 37.25
PHY-3002 : Step(1285): len = 19221.3, overlap = 36.5
PHY-3002 : Step(1286): len = 19320.6, overlap = 35.75
PHY-3002 : Step(1287): len = 19217.4, overlap = 35.75
PHY-3002 : Step(1288): len = 19133.9, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22845e-05
PHY-3002 : Step(1289): len = 19577.5, overlap = 33.5
PHY-3002 : Step(1290): len = 19859.3, overlap = 32.75
PHY-3002 : Step(1291): len = 20129.4, overlap = 33.5
PHY-3002 : Step(1292): len = 20169.1, overlap = 33.75
PHY-3002 : Step(1293): len = 20193.7, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.45689e-05
PHY-3002 : Step(1294): len = 20461.4, overlap = 34.75
PHY-3002 : Step(1295): len = 20928.3, overlap = 34.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169138
PHY-3002 : Step(1296): len = 21302, overlap = 31.75
PHY-3002 : Step(1297): len = 22138.7, overlap = 29
PHY-3002 : Step(1298): len = 22274.5, overlap = 28.75
PHY-3002 : Step(1299): len = 22511.2, overlap = 29.25
PHY-3002 : Step(1300): len = 22733.1, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322944
PHY-3002 : Step(1301): len = 23300.3, overlap = 29
PHY-3002 : Step(1302): len = 23908.1, overlap = 30
PHY-3002 : Step(1303): len = 24379.9, overlap = 28.75
PHY-3002 : Step(1304): len = 24335.2, overlap = 29.5
PHY-3002 : Step(1305): len = 24274.2, overlap = 28
PHY-3002 : Step(1306): len = 24328.6, overlap = 28.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000557635
PHY-3002 : Step(1307): len = 24706.8, overlap = 28.75
PHY-3002 : Step(1308): len = 24921.3, overlap = 28
PHY-3002 : Step(1309): len = 25250.1, overlap = 26.5
PHY-3002 : Step(1310): len = 25443.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072192s wall, 0.015600s user + 0.062400s system = 0.078001s CPU (108.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000460889
PHY-3002 : Step(1311): len = 26674.1, overlap = 10
PHY-3002 : Step(1312): len = 26511.6, overlap = 10.75
PHY-3002 : Step(1313): len = 26110.4, overlap = 14.5
PHY-3002 : Step(1314): len = 25846.5, overlap = 16
PHY-3002 : Step(1315): len = 25588.6, overlap = 17.5
PHY-3002 : Step(1316): len = 25368.2, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000919195
PHY-3002 : Step(1317): len = 25646.8, overlap = 19.25
PHY-3002 : Step(1318): len = 25912.2, overlap = 17.25
PHY-3002 : Step(1319): len = 25969.9, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165605
PHY-3002 : Step(1320): len = 26136.3, overlap = 17.75
PHY-3002 : Step(1321): len = 26417.4, overlap = 17.25
PHY-3002 : Step(1322): len = 26645.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27036.2, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 18 instances has been re-located, deltaX = 16, deltaY = 7.
PHY-3001 : Final: Len = 27424.2, Over = 0
RUN-1003 : finish command "place" in  2.301492s wall, 4.071626s user + 0.936006s system = 5.007632s CPU (217.6%)

RUN-1004 : used memory is 301 MB, reserved memory is 261 MB, peak memory is 352 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 221 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 158
PHY-1001 : Pin misalignment score is improved from 158 to 158
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 159 mslices, 159 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 768 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39744, over cnt = 35(0%), over = 47, worst = 2
PHY-1002 : len = 39968, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 40280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016411s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (285.2%)

PHY-1001 : End global routing;  0.046528s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (167.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040118s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 64904, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End Routed; 1.165239s wall, 1.341609s user + 0.093601s system = 1.435209s CPU (123.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 64536, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.023295s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (200.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 64552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64552
PHY-1001 : End DR Iter 2; 0.018355s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.890375s wall, 2.012413s user + 0.140401s system = 2.152814s CPU (113.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.068685s wall, 2.246414s user + 0.187201s system = 2.433616s CPU (117.6%)

RUN-1004 : used memory is 325 MB, reserved memory is 285 MB, peak memory is 371 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  360   out of   4480    8.04%
#reg                  404   out of   4480    9.02%
#le                   630
  #lut only           226   out of    630   35.87%
  #reg only           270   out of    630   42.86%
  #lut&reg            134   out of    630   21.27%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011010101111100000001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 335
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 768, pip num: 6335
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 499 valid insts, and 16643 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011010101111100000001 -f Quick_Start.btc" in  3.106455s wall, 10.015264s user + 0.093601s system = 10.108865s CPU (325.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 285 MB, peak memory is 381 MB
GUI-8501 ERROR: Bit file code (0000000000000000) does not match with the chipwatcher's (0101111100000001).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.608649s wall, 0.452403s user + 0.109201s system = 0.561604s CPU (6.5%)

RUN-1004 : used memory is 365 MB, reserved memory is 325 MB, peak memory is 381 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.902606s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (13.7%)

RUN-1004 : used memory is 354 MB, reserved memory is 314 MB, peak memory is 381 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000110000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 45 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 0101111100000001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=156) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=156) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=156,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=156)
SYN-1011 : Flatten model register(CTRL_REG_LEN=156)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=156,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=45,BUS_NUM=2,BUS1_WIDTH=13,BUS2_WIDTH=32,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 998/273 useful/useless nets, 847/182 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 717/282 useful/useless nets, 566/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 750/0 useful/useless nets, 601/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 745/0 useful/useless nets, 596/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 937/0 useful/useless nets, 788/0 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-1032 : 892/0 useful/useless nets, 743/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 1133/6 useful/useless nets, 984/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 136 (3.79), #lev = 6 (2.57)
SYN-3001 : Mapper mapped 288 instances into 136 LUTs, name keeping = 44%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 975/0 useful/useless nets, 826/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 136 LUT to BLE ...
SYN-4008 : Packed 136 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 62 SEQ (1191 nodes)...
SYN-4005 : Packed 62 SEQ with LUT/SLICE
SYN-4006 : 28 single LUT's are left
SYN-4006 : 247 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 383/569 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.274699s wall, 1.263608s user + 0.078001s system = 1.341609s CPU (105.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 288 MB, peak memory is 381 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.801213s wall, 1.856412s user + 0.124801s system = 1.981213s CPU (110.0%)

RUN-1004 : used memory is 325 MB, reserved memory is 288 MB, peak memory is 381 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (130 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 335 instances
RUN-1001 : 159 mslices, 159 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 768 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 318 slices, 14 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2754, tnet num: 766, tinst num: 333, tnode num: 3732, tedge num: 4617.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 766 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 438 clock pins, and constraint 974 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103849s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (150.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 116423
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1323): len = 93237.1, overlap = 13.5
PHY-3002 : Step(1324): len = 80901, overlap = 13.5
PHY-3002 : Step(1325): len = 72319.2, overlap = 13.5
PHY-3002 : Step(1326): len = 64987.4, overlap = 13.5
PHY-3002 : Step(1327): len = 59082.7, overlap = 13.5
PHY-3002 : Step(1328): len = 54189.5, overlap = 13.5
PHY-3002 : Step(1329): len = 50157.8, overlap = 13.5
PHY-3002 : Step(1330): len = 46477.3, overlap = 14
PHY-3002 : Step(1331): len = 43153.2, overlap = 16
PHY-3002 : Step(1332): len = 39987.3, overlap = 16.5
PHY-3002 : Step(1333): len = 36998, overlap = 18.25
PHY-3002 : Step(1334): len = 34021.7, overlap = 18.5
PHY-3002 : Step(1335): len = 31527.7, overlap = 18.25
PHY-3002 : Step(1336): len = 28268.7, overlap = 19
PHY-3002 : Step(1337): len = 26048.6, overlap = 20.5
PHY-3002 : Step(1338): len = 23754.4, overlap = 24.5
PHY-3002 : Step(1339): len = 20668, overlap = 27.5
PHY-3002 : Step(1340): len = 18935.5, overlap = 28.25
PHY-3002 : Step(1341): len = 17555.1, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58782e-06
PHY-3002 : Step(1342): len = 17563.6, overlap = 31.75
PHY-3002 : Step(1343): len = 17866.8, overlap = 27.5
PHY-3002 : Step(1344): len = 17959.9, overlap = 27.5
PHY-3002 : Step(1345): len = 17790.1, overlap = 29.25
PHY-3002 : Step(1346): len = 17354.6, overlap = 26.5
PHY-3002 : Step(1347): len = 17099, overlap = 26.5
PHY-3002 : Step(1348): len = 17023.6, overlap = 31.5
PHY-3002 : Step(1349): len = 17026.9, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31756e-05
PHY-3002 : Step(1350): len = 17328.6, overlap = 26.75
PHY-3002 : Step(1351): len = 17591.4, overlap = 26.25
PHY-3002 : Step(1352): len = 17929.3, overlap = 26
PHY-3002 : Step(1353): len = 17648.9, overlap = 26
PHY-3002 : Step(1354): len = 17609.7, overlap = 24.75
PHY-3002 : Step(1355): len = 17918.5, overlap = 27.25
PHY-3002 : Step(1356): len = 17920.1, overlap = 18.5
PHY-3002 : Step(1357): len = 18092.2, overlap = 16.75
PHY-3002 : Step(1358): len = 18191.7, overlap = 16.75
PHY-3002 : Step(1359): len = 18207.6, overlap = 16.5
PHY-3002 : Step(1360): len = 18076.7, overlap = 16.5
PHY-3002 : Step(1361): len = 18092.2, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63513e-05
PHY-3002 : Step(1362): len = 18360.4, overlap = 20.5
PHY-3002 : Step(1363): len = 18522.1, overlap = 20.5
PHY-3002 : Step(1364): len = 18539.6, overlap = 20.25
PHY-3002 : Step(1365): len = 18403.2, overlap = 20.25
PHY-3002 : Step(1366): len = 18393.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005263s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28779e-06
PHY-3002 : Step(1367): len = 18831.3, overlap = 20.75
PHY-3002 : Step(1368): len = 18704.3, overlap = 21.75
PHY-3002 : Step(1369): len = 18351.6, overlap = 23
PHY-3002 : Step(1370): len = 18144.1, overlap = 23.75
PHY-3002 : Step(1371): len = 18037.7, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.57558e-06
PHY-3002 : Step(1372): len = 17852.4, overlap = 25.5
PHY-3002 : Step(1373): len = 17823.3, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.15116e-06
PHY-3002 : Step(1374): len = 17772.6, overlap = 26.5
PHY-3002 : Step(1375): len = 17766, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.03023e-05
PHY-3002 : Step(1376): len = 17878.6, overlap = 25.5
PHY-3002 : Step(1377): len = 18073.2, overlap = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05711e-05
PHY-3002 : Step(1378): len = 17968.7, overlap = 41.75
PHY-3002 : Step(1379): len = 18193.9, overlap = 41
PHY-3002 : Step(1380): len = 18443.3, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11422e-05
PHY-3002 : Step(1381): len = 18385.8, overlap = 39.75
PHY-3002 : Step(1382): len = 18654.7, overlap = 37.25
PHY-3002 : Step(1383): len = 19221.3, overlap = 36.5
PHY-3002 : Step(1384): len = 19320.6, overlap = 35.75
PHY-3002 : Step(1385): len = 19217.4, overlap = 35.75
PHY-3002 : Step(1386): len = 19133.9, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22845e-05
PHY-3002 : Step(1387): len = 19577.5, overlap = 33.5
PHY-3002 : Step(1388): len = 19859.3, overlap = 32.75
PHY-3002 : Step(1389): len = 20129.4, overlap = 33.5
PHY-3002 : Step(1390): len = 20169.1, overlap = 33.75
PHY-3002 : Step(1391): len = 20193.7, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.45689e-05
PHY-3002 : Step(1392): len = 20461.4, overlap = 34.75
PHY-3002 : Step(1393): len = 20928.3, overlap = 34.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169138
PHY-3002 : Step(1394): len = 21302, overlap = 31.75
PHY-3002 : Step(1395): len = 22138.7, overlap = 29
PHY-3002 : Step(1396): len = 22274.5, overlap = 28.75
PHY-3002 : Step(1397): len = 22511.2, overlap = 29.25
PHY-3002 : Step(1398): len = 22733.1, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000322944
PHY-3002 : Step(1399): len = 23300.3, overlap = 29
PHY-3002 : Step(1400): len = 23908.1, overlap = 30
PHY-3002 : Step(1401): len = 24379.9, overlap = 28.75
PHY-3002 : Step(1402): len = 24335.2, overlap = 29.5
PHY-3002 : Step(1403): len = 24274.2, overlap = 28
PHY-3002 : Step(1404): len = 24328.6, overlap = 28.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000557635
PHY-3002 : Step(1405): len = 24706.8, overlap = 28.75
PHY-3002 : Step(1406): len = 24921.3, overlap = 28
PHY-3002 : Step(1407): len = 25250.1, overlap = 26.5
PHY-3002 : Step(1408): len = 25443.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074864s wall, 0.062400s user + 0.093601s system = 0.156001s CPU (208.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.914821
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000460889
PHY-3002 : Step(1409): len = 26674.1, overlap = 10
PHY-3002 : Step(1410): len = 26511.6, overlap = 10.75
PHY-3002 : Step(1411): len = 26110.4, overlap = 14.5
PHY-3002 : Step(1412): len = 25846.5, overlap = 16
PHY-3002 : Step(1413): len = 25588.6, overlap = 17.5
PHY-3002 : Step(1414): len = 25368.2, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000919195
PHY-3002 : Step(1415): len = 25646.8, overlap = 19.25
PHY-3002 : Step(1416): len = 25912.2, overlap = 17.25
PHY-3002 : Step(1417): len = 25969.9, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165605
PHY-3002 : Step(1418): len = 26136.3, overlap = 17.75
PHY-3002 : Step(1419): len = 26417.4, overlap = 17.25
PHY-3002 : Step(1420): len = 26645.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27036.2, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 18 instances has been re-located, deltaX = 16, deltaY = 7.
PHY-3001 : Final: Len = 27424.2, Over = 0
RUN-1003 : finish command "place" in  2.384110s wall, 3.993626s user + 0.951606s system = 4.945232s CPU (207.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 288 MB, peak memory is 381 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 221 to 164
PHY-1001 : Pin misalignment score is improved from 164 to 158
PHY-1001 : Pin misalignment score is improved from 158 to 158
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 159 mslices, 159 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 768 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39744, over cnt = 35(0%), over = 47, worst = 2
PHY-1002 : len = 39968, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 40280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016568s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (188.3%)

PHY-1001 : End global routing;  0.046133s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (135.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040296s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 64904, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End Routed; 1.209801s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (113.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 64536, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.021188s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 64552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64552
PHY-1001 : End DR Iter 2; 0.017524s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.959206s wall, 2.074813s user + 0.078001s system = 2.152814s CPU (109.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.128958s wall, 2.293215s user + 0.078001s system = 2.371215s CPU (111.4%)

RUN-1004 : used memory is 337 MB, reserved memory is 299 MB, peak memory is 387 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  360   out of   4480    8.04%
#reg                  404   out of   4480    9.02%
#le                   630
  #lut only           226   out of    630   35.87%
  #reg only           270   out of    630   42.86%
  #lut&reg            134   out of    630   21.27%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011010101111100000001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 335
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 768, pip num: 6335
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 499 valid insts, and 16643 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011010101111100000001 -f Quick_Start.btc" in  2.841248s wall, 9.297660s user + 0.078001s system = 9.375660s CPU (330.0%)

RUN-1004 : used memory is 341 MB, reserved memory is 302 MB, peak memory is 396 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.221609s wall, 1.138807s user + 0.109201s system = 1.248008s CPU (102.2%)

RUN-1004 : used memory is 451 MB, reserved memory is 412 MB, peak memory is 454 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.040860s wall, 2.698817s user + 0.312002s system = 3.010819s CPU (8.4%)

RUN-1004 : used memory is 453 MB, reserved memory is 414 MB, peak memory is 456 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.538285s wall, 0.374402s user + 0.109201s system = 0.483603s CPU (5.7%)

RUN-1004 : used memory is 383 MB, reserved memory is 343 MB, peak memory is 456 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.125931s wall, 4.648830s user + 0.702005s system = 5.350834s CPU (11.4%)

RUN-1004 : used memory is 368 MB, reserved memory is 330 MB, peak memory is 456 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.537195s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (6.4%)

RUN-1004 : used memory is 368 MB, reserved memory is 328 MB, peak memory is 456 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.818008s wall, 1.138807s user + 0.202801s system = 1.341609s CPU (13.7%)

RUN-1004 : used memory is 358 MB, reserved memory is 318 MB, peak memory is 456 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 1100000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable bus trigger net bram32k_out success
GUI-1001 : Enable bus trigger bram32k_out success
GUI-1001 : Disable bus trigger net bram32k_out success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.000102s wall, 0.982806s user + 0.078001s system = 1.060807s CPU (106.1%)

RUN-1004 : used memory is 334 MB, reserved memory is 298 MB, peak memory is 456 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.377909s wall, 1.419609s user + 0.078001s system = 1.497610s CPU (108.7%)

RUN-1004 : used memory is 334 MB, reserved memory is 298 MB, peak memory is 456 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065250s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (143.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1421): len = 59914.8, overlap = 13.5
PHY-3002 : Step(1422): len = 49761.6, overlap = 13.5
PHY-3002 : Step(1423): len = 42904.5, overlap = 13.5
PHY-3002 : Step(1424): len = 37386, overlap = 13.5
PHY-3002 : Step(1425): len = 33760.6, overlap = 13.5
PHY-3002 : Step(1426): len = 30205.1, overlap = 13.5
PHY-3002 : Step(1427): len = 27133.8, overlap = 13.5
PHY-3002 : Step(1428): len = 24458.3, overlap = 13.5
PHY-3002 : Step(1429): len = 22118.7, overlap = 15.25
PHY-3002 : Step(1430): len = 20018, overlap = 15.25
PHY-3002 : Step(1431): len = 17860.7, overlap = 16.25
PHY-3002 : Step(1432): len = 16558.3, overlap = 15.75
PHY-3002 : Step(1433): len = 14732.6, overlap = 15.75
PHY-3002 : Step(1434): len = 13732.1, overlap = 15.75
PHY-3002 : Step(1435): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(1436): len = 13294.4, overlap = 13
PHY-3002 : Step(1437): len = 13277.1, overlap = 13.5
PHY-3002 : Step(1438): len = 13406.8, overlap = 13
PHY-3002 : Step(1439): len = 13085.7, overlap = 13.5
PHY-3002 : Step(1440): len = 13010, overlap = 14.5
PHY-3002 : Step(1441): len = 12932, overlap = 14.75
PHY-3002 : Step(1442): len = 12824.5, overlap = 19
PHY-3002 : Step(1443): len = 12388.7, overlap = 15
PHY-3002 : Step(1444): len = 12334, overlap = 16.25
PHY-3002 : Step(1445): len = 12301.4, overlap = 21.5
PHY-3002 : Step(1446): len = 12073.3, overlap = 21.75
PHY-3002 : Step(1447): len = 12010.9, overlap = 13.5
PHY-3002 : Step(1448): len = 12197.9, overlap = 13.75
PHY-3002 : Step(1449): len = 12006.6, overlap = 11.25
PHY-3002 : Step(1450): len = 11976.4, overlap = 11
PHY-3002 : Step(1451): len = 12048.3, overlap = 11.25
PHY-3002 : Step(1452): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(1453): len = 12158.9, overlap = 11.25
PHY-3002 : Step(1454): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(1455): len = 12237.3, overlap = 11.25
PHY-3002 : Step(1456): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003765s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (1243.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(1457): len = 11977.9, overlap = 15
PHY-3002 : Step(1458): len = 12025.2, overlap = 15
PHY-3002 : Step(1459): len = 11812.2, overlap = 15
PHY-3002 : Step(1460): len = 11780, overlap = 15
PHY-3002 : Step(1461): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(1462): len = 11580.6, overlap = 15
PHY-3002 : Step(1463): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(1464): len = 11538.1, overlap = 15
PHY-3002 : Step(1465): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(1466): len = 11581.8, overlap = 31
PHY-3002 : Step(1467): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(1468): len = 11656.1, overlap = 31.25
PHY-3002 : Step(1469): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(1470): len = 11820.6, overlap = 29.75
PHY-3002 : Step(1471): len = 12334.1, overlap = 26.5
PHY-3002 : Step(1472): len = 12543.9, overlap = 26
PHY-3002 : Step(1473): len = 12488.5, overlap = 26.25
PHY-3002 : Step(1474): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(1475): len = 12577.4, overlap = 25.75
PHY-3002 : Step(1476): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(1477): len = 13005.8, overlap = 24
PHY-3002 : Step(1478): len = 13354, overlap = 24
PHY-3002 : Step(1479): len = 13361, overlap = 22.75
PHY-3002 : Step(1480): len = 13481.3, overlap = 22.25
PHY-3002 : Step(1481): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(1482): len = 13784.9, overlap = 21.75
PHY-3002 : Step(1483): len = 13899.2, overlap = 20.5
PHY-3002 : Step(1484): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(1485): len = 14267.6, overlap = 19.25
PHY-3002 : Step(1486): len = 14744.1, overlap = 19.75
PHY-3002 : Step(1487): len = 15000.9, overlap = 21
PHY-3002 : Step(1488): len = 14916.7, overlap = 20.25
PHY-3002 : Step(1489): len = 14890.2, overlap = 20
PHY-3002 : Step(1490): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(1491): len = 15170.7, overlap = 19.5
PHY-3002 : Step(1492): len = 15403.4, overlap = 18.5
PHY-3002 : Step(1493): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052299s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (179.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(1494): len = 16861.3, overlap = 4.5
PHY-3002 : Step(1495): len = 16514.4, overlap = 8
PHY-3002 : Step(1496): len = 16104.8, overlap = 10.75
PHY-3002 : Step(1497): len = 15924, overlap = 11.5
PHY-3002 : Step(1498): len = 15859.7, overlap = 11.75
PHY-3002 : Step(1499): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(1500): len = 15925.5, overlap = 12.75
PHY-3002 : Step(1501): len = 16025.6, overlap = 12.25
PHY-3002 : Step(1502): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(1503): len = 16130.8, overlap = 11.75
PHY-3002 : Step(1504): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.868542s wall, 2.605217s user + 0.889206s system = 3.494422s CPU (187.0%)

RUN-1004 : used memory is 337 MB, reserved memory is 302 MB, peak memory is 456 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016855s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.6%)

PHY-1001 : End global routing;  0.045798s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044446s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.656396s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (114.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.014449s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (323.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.008039s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (388.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.250556s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.402378s wall, 1.450809s user + 0.078001s system = 1.528810s CPU (109.0%)

RUN-1004 : used memory is 349 MB, reserved memory is 312 MB, peak memory is 456 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.475408s wall, 7.425648s user + 0.062400s system = 7.488048s CPU (302.5%)

RUN-1004 : used memory is 351 MB, reserved memory is 313 MB, peak memory is 456 MB
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.315948s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (104.3%)

RUN-1004 : used memory is 347 MB, reserved memory is 309 MB, peak memory is 456 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065495s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1505): len = 59914.8, overlap = 13.5
PHY-3002 : Step(1506): len = 49761.6, overlap = 13.5
PHY-3002 : Step(1507): len = 42904.5, overlap = 13.5
PHY-3002 : Step(1508): len = 37386, overlap = 13.5
PHY-3002 : Step(1509): len = 33760.6, overlap = 13.5
PHY-3002 : Step(1510): len = 30205.1, overlap = 13.5
PHY-3002 : Step(1511): len = 27133.8, overlap = 13.5
PHY-3002 : Step(1512): len = 24458.3, overlap = 13.5
PHY-3002 : Step(1513): len = 22118.7, overlap = 15.25
PHY-3002 : Step(1514): len = 20018, overlap = 15.25
PHY-3002 : Step(1515): len = 17860.7, overlap = 16.25
PHY-3002 : Step(1516): len = 16558.3, overlap = 15.75
PHY-3002 : Step(1517): len = 14732.6, overlap = 15.75
PHY-3002 : Step(1518): len = 13732.1, overlap = 15.75
PHY-3002 : Step(1519): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(1520): len = 13294.4, overlap = 13
PHY-3002 : Step(1521): len = 13277.1, overlap = 13.5
PHY-3002 : Step(1522): len = 13406.8, overlap = 13
PHY-3002 : Step(1523): len = 13085.7, overlap = 13.5
PHY-3002 : Step(1524): len = 13010, overlap = 14.5
PHY-3002 : Step(1525): len = 12932, overlap = 14.75
PHY-3002 : Step(1526): len = 12824.5, overlap = 19
PHY-3002 : Step(1527): len = 12388.7, overlap = 15
PHY-3002 : Step(1528): len = 12334, overlap = 16.25
PHY-3002 : Step(1529): len = 12301.4, overlap = 21.5
PHY-3002 : Step(1530): len = 12073.3, overlap = 21.75
PHY-3002 : Step(1531): len = 12010.9, overlap = 13.5
PHY-3002 : Step(1532): len = 12197.9, overlap = 13.75
PHY-3002 : Step(1533): len = 12006.6, overlap = 11.25
PHY-3002 : Step(1534): len = 11976.4, overlap = 11
PHY-3002 : Step(1535): len = 12048.3, overlap = 11.25
PHY-3002 : Step(1536): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(1537): len = 12158.9, overlap = 11.25
PHY-3002 : Step(1538): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(1539): len = 12237.3, overlap = 11.25
PHY-3002 : Step(1540): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(1541): len = 11977.9, overlap = 15
PHY-3002 : Step(1542): len = 12025.2, overlap = 15
PHY-3002 : Step(1543): len = 11812.2, overlap = 15
PHY-3002 : Step(1544): len = 11780, overlap = 15
PHY-3002 : Step(1545): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(1546): len = 11580.6, overlap = 15
PHY-3002 : Step(1547): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(1548): len = 11538.1, overlap = 15
PHY-3002 : Step(1549): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(1550): len = 11581.8, overlap = 31
PHY-3002 : Step(1551): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(1552): len = 11656.1, overlap = 31.25
PHY-3002 : Step(1553): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(1554): len = 11820.6, overlap = 29.75
PHY-3002 : Step(1555): len = 12334.1, overlap = 26.5
PHY-3002 : Step(1556): len = 12543.9, overlap = 26
PHY-3002 : Step(1557): len = 12488.5, overlap = 26.25
PHY-3002 : Step(1558): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(1559): len = 12577.4, overlap = 25.75
PHY-3002 : Step(1560): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(1561): len = 13005.8, overlap = 24
PHY-3002 : Step(1562): len = 13354, overlap = 24
PHY-3002 : Step(1563): len = 13361, overlap = 22.75
PHY-3002 : Step(1564): len = 13481.3, overlap = 22.25
PHY-3002 : Step(1565): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(1566): len = 13784.9, overlap = 21.75
PHY-3002 : Step(1567): len = 13899.2, overlap = 20.5
PHY-3002 : Step(1568): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(1569): len = 14267.6, overlap = 19.25
PHY-3002 : Step(1570): len = 14744.1, overlap = 19.75
PHY-3002 : Step(1571): len = 15000.9, overlap = 21
PHY-3002 : Step(1572): len = 14916.7, overlap = 20.25
PHY-3002 : Step(1573): len = 14890.2, overlap = 20
PHY-3002 : Step(1574): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(1575): len = 15170.7, overlap = 19.5
PHY-3002 : Step(1576): len = 15403.4, overlap = 18.5
PHY-3002 : Step(1577): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052243s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (179.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(1578): len = 16861.3, overlap = 4.5
PHY-3002 : Step(1579): len = 16514.4, overlap = 8
PHY-3002 : Step(1580): len = 16104.8, overlap = 10.75
PHY-3002 : Step(1581): len = 15924, overlap = 11.5
PHY-3002 : Step(1582): len = 15859.7, overlap = 11.75
PHY-3002 : Step(1583): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(1584): len = 15925.5, overlap = 12.75
PHY-3002 : Step(1585): len = 16025.6, overlap = 12.25
PHY-3002 : Step(1586): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(1587): len = 16130.8, overlap = 11.75
PHY-3002 : Step(1588): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.759436s wall, 2.355615s user + 0.748805s system = 3.104420s CPU (176.4%)

RUN-1004 : used memory is 347 MB, reserved memory is 309 MB, peak memory is 456 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.046698s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (66.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040426s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (115.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.549102s wall, 0.686404s user + 0.046800s system = 0.733205s CPU (133.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.013959s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.122933s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.284459s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (116.6%)

RUN-1004 : used memory is 347 MB, reserved memory is 308 MB, peak memory is 456 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.358142s wall, 7.222846s user + 0.062400s system = 7.285247s CPU (308.9%)

RUN-1004 : used memory is 348 MB, reserved memory is 308 MB, peak memory is 456 MB
GUI-8501 ERROR: Bit file code (0101111100000001) does not match with the chipwatcher's (1011110110111111).
GUI-1001 : User opens chip watcher ...
GUI-8501 ERROR: Bit file code (0101111100000001) does not match with the chipwatcher's (1011110110111111).
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.566976s wall, 0.265202s user + 0.171601s system = 0.436803s CPU (5.1%)

RUN-1004 : used memory is 374 MB, reserved memory is 334 MB, peak memory is 456 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.826857s wall, 1.060807s user + 0.202801s system = 1.263608s CPU (12.9%)

RUN-1004 : used memory is 364 MB, reserved memory is 324 MB, peak memory is 456 MB
GUI-1001 : Download success!
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.210678s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (100.5%)

RUN-1004 : used memory is 454 MB, reserved memory is 413 MB, peak memory is 457 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.310483s wall, 3.026419s user + 0.312002s system = 3.338421s CPU (9.2%)

RUN-1004 : used memory is 455 MB, reserved memory is 415 MB, peak memory is 459 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.614587s wall, 0.452403s user + 0.140401s system = 0.592804s CPU (6.9%)

RUN-1004 : used memory is 383 MB, reserved memory is 344 MB, peak memory is 459 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.463741s wall, 5.163633s user + 0.546003s system = 5.709637s CPU (12.0%)

RUN-1004 : used memory is 373 MB, reserved memory is 334 MB, peak memory is 459 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.487109s wall, 0.280802s user + 0.062400s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 371 MB, reserved memory is 332 MB, peak memory is 459 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.713579s wall, 1.014007s user + 0.093601s system = 1.107607s CPU (11.4%)

RUN-1004 : used memory is 361 MB, reserved memory is 322 MB, peak memory is 459 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000110000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-8501 ERROR: Bit file code (1010110111011110) does not match with the chipwatcher's (1011110110111111).
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-8501 ERROR: Bit file code (1010110111011110) does not match with the chipwatcher's (1011110110111111).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 842, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  8.506386s wall, 0.436803s user + 0.140401s system = 0.577204s CPU (6.8%)

RUN-1004 : used memory is 372 MB, reserved memory is 333 MB, peak memory is 459 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  9.765120s wall, 1.232408s user + 0.140401s system = 1.372809s CPU (14.1%)

RUN-1004 : used memory is 361 MB, reserved memory is 321 MB, peak memory is 459 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000001110101
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_128x45_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_128x45_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_128x45_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable bus trigger net bram32k_addr success
GUI-1001 : Enable bus trigger bram32k_addr success
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable bus data bram32k_out success
GUI-1001 : Enable data bus bram32k_out success
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.229888s wall, 1.154407s user + 0.093601s system = 1.248008s CPU (101.5%)

RUN-1004 : used memory is 457 MB, reserved memory is 417 MB, peak memory is 461 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.962054s wall, 3.088820s user + 0.327602s system = 3.416422s CPU (9.5%)

RUN-1004 : used memory is 459 MB, reserved memory is 419 MB, peak memory is 463 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.594880s wall, 0.452403s user + 0.093601s system = 0.546003s CPU (6.4%)

RUN-1004 : used memory is 389 MB, reserved memory is 349 MB, peak memory is 463 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.161018s wall, 5.148033s user + 0.592804s system = 5.740837s CPU (12.2%)

RUN-1004 : used memory is 378 MB, reserved memory is 339 MB, peak memory is 463 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.339627s wall, 1.341609s user + 0.078001s system = 1.419609s CPU (106.0%)

RUN-1004 : used memory is 361 MB, reserved memory is 321 MB, peak memory is 463 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.060535s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (128.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1589): len = 59914.8, overlap = 13.5
PHY-3002 : Step(1590): len = 49761.6, overlap = 13.5
PHY-3002 : Step(1591): len = 42904.5, overlap = 13.5
PHY-3002 : Step(1592): len = 37386, overlap = 13.5
PHY-3002 : Step(1593): len = 33760.6, overlap = 13.5
PHY-3002 : Step(1594): len = 30205.1, overlap = 13.5
PHY-3002 : Step(1595): len = 27133.8, overlap = 13.5
PHY-3002 : Step(1596): len = 24458.3, overlap = 13.5
PHY-3002 : Step(1597): len = 22118.7, overlap = 15.25
PHY-3002 : Step(1598): len = 20018, overlap = 15.25
PHY-3002 : Step(1599): len = 17860.7, overlap = 16.25
PHY-3002 : Step(1600): len = 16558.3, overlap = 15.75
PHY-3002 : Step(1601): len = 14732.6, overlap = 15.75
PHY-3002 : Step(1602): len = 13732.1, overlap = 15.75
PHY-3002 : Step(1603): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(1604): len = 13294.4, overlap = 13
PHY-3002 : Step(1605): len = 13277.1, overlap = 13.5
PHY-3002 : Step(1606): len = 13406.8, overlap = 13
PHY-3002 : Step(1607): len = 13085.7, overlap = 13.5
PHY-3002 : Step(1608): len = 13010, overlap = 14.5
PHY-3002 : Step(1609): len = 12932, overlap = 14.75
PHY-3002 : Step(1610): len = 12824.5, overlap = 19
PHY-3002 : Step(1611): len = 12388.7, overlap = 15
PHY-3002 : Step(1612): len = 12334, overlap = 16.25
PHY-3002 : Step(1613): len = 12301.4, overlap = 21.5
PHY-3002 : Step(1614): len = 12073.3, overlap = 21.75
PHY-3002 : Step(1615): len = 12010.9, overlap = 13.5
PHY-3002 : Step(1616): len = 12197.9, overlap = 13.75
PHY-3002 : Step(1617): len = 12006.6, overlap = 11.25
PHY-3002 : Step(1618): len = 11976.4, overlap = 11
PHY-3002 : Step(1619): len = 12048.3, overlap = 11.25
PHY-3002 : Step(1620): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(1621): len = 12158.9, overlap = 11.25
PHY-3002 : Step(1622): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(1623): len = 12237.3, overlap = 11.25
PHY-3002 : Step(1624): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(1625): len = 11977.9, overlap = 15
PHY-3002 : Step(1626): len = 12025.2, overlap = 15
PHY-3002 : Step(1627): len = 11812.2, overlap = 15
PHY-3002 : Step(1628): len = 11780, overlap = 15
PHY-3002 : Step(1629): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(1630): len = 11580.6, overlap = 15
PHY-3002 : Step(1631): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(1632): len = 11538.1, overlap = 15
PHY-3002 : Step(1633): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(1634): len = 11581.8, overlap = 31
PHY-3002 : Step(1635): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(1636): len = 11656.1, overlap = 31.25
PHY-3002 : Step(1637): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(1638): len = 11820.6, overlap = 29.75
PHY-3002 : Step(1639): len = 12334.1, overlap = 26.5
PHY-3002 : Step(1640): len = 12543.9, overlap = 26
PHY-3002 : Step(1641): len = 12488.5, overlap = 26.25
PHY-3002 : Step(1642): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(1643): len = 12577.4, overlap = 25.75
PHY-3002 : Step(1644): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(1645): len = 13005.8, overlap = 24
PHY-3002 : Step(1646): len = 13354, overlap = 24
PHY-3002 : Step(1647): len = 13361, overlap = 22.75
PHY-3002 : Step(1648): len = 13481.3, overlap = 22.25
PHY-3002 : Step(1649): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(1650): len = 13784.9, overlap = 21.75
PHY-3002 : Step(1651): len = 13899.2, overlap = 20.5
PHY-3002 : Step(1652): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(1653): len = 14267.6, overlap = 19.25
PHY-3002 : Step(1654): len = 14744.1, overlap = 19.75
PHY-3002 : Step(1655): len = 15000.9, overlap = 21
PHY-3002 : Step(1656): len = 14916.7, overlap = 20.25
PHY-3002 : Step(1657): len = 14890.2, overlap = 20
PHY-3002 : Step(1658): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(1659): len = 15170.7, overlap = 19.5
PHY-3002 : Step(1660): len = 15403.4, overlap = 18.5
PHY-3002 : Step(1661): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052953s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (147.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(1662): len = 16861.3, overlap = 4.5
PHY-3002 : Step(1663): len = 16514.4, overlap = 8
PHY-3002 : Step(1664): len = 16104.8, overlap = 10.75
PHY-3002 : Step(1665): len = 15924, overlap = 11.5
PHY-3002 : Step(1666): len = 15859.7, overlap = 11.75
PHY-3002 : Step(1667): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(1668): len = 15925.5, overlap = 12.75
PHY-3002 : Step(1669): len = 16025.6, overlap = 12.25
PHY-3002 : Step(1670): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(1671): len = 16130.8, overlap = 11.75
PHY-3002 : Step(1672): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.688917s wall, 2.574016s user + 0.624004s system = 3.198021s CPU (189.4%)

RUN-1004 : used memory is 363 MB, reserved memory is 323 MB, peak memory is 463 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018150s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (171.9%)

PHY-1001 : End global routing;  0.048514s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (128.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038780s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.573877s wall, 0.624004s user + 0.046800s system = 0.670804s CPU (116.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.014567s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.007969s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (195.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.148093s wall, 1.185608s user + 0.093601s system = 1.279208s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.319176s wall, 1.372809s user + 0.093601s system = 1.466409s CPU (111.2%)

RUN-1004 : used memory is 363 MB, reserved memory is 324 MB, peak memory is 463 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.513755s wall, 7.300847s user + 0.046800s system = 7.347647s CPU (292.3%)

RUN-1004 : used memory is 363 MB, reserved memory is 324 MB, peak memory is 463 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.196912s wall, 1.123207s user + 0.062400s system = 1.185608s CPU (99.1%)

RUN-1004 : used memory is 463 MB, reserved memory is 423 MB, peak memory is 467 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.753329s wall, 2.698817s user + 0.234002s system = 2.932819s CPU (8.2%)

RUN-1004 : used memory is 465 MB, reserved memory is 425 MB, peak memory is 468 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.625242s wall, 0.468003s user + 0.171601s system = 0.639604s CPU (7.4%)

RUN-1004 : used memory is 393 MB, reserved memory is 353 MB, peak memory is 468 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.901497s wall, 4.789231s user + 0.592804s system = 5.382034s CPU (11.5%)

RUN-1004 : used memory is 383 MB, reserved memory is 345 MB, peak memory is 468 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.409625s wall, 1.419609s user + 0.109201s system = 1.528810s CPU (108.5%)

RUN-1004 : used memory is 366 MB, reserved memory is 328 MB, peak memory is 468 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086547s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1673): len = 59914.8, overlap = 13.5
PHY-3002 : Step(1674): len = 49761.6, overlap = 13.5
PHY-3002 : Step(1675): len = 42904.5, overlap = 13.5
PHY-3002 : Step(1676): len = 37386, overlap = 13.5
PHY-3002 : Step(1677): len = 33760.6, overlap = 13.5
PHY-3002 : Step(1678): len = 30205.1, overlap = 13.5
PHY-3002 : Step(1679): len = 27133.8, overlap = 13.5
PHY-3002 : Step(1680): len = 24458.3, overlap = 13.5
PHY-3002 : Step(1681): len = 22118.7, overlap = 15.25
PHY-3002 : Step(1682): len = 20018, overlap = 15.25
PHY-3002 : Step(1683): len = 17860.7, overlap = 16.25
PHY-3002 : Step(1684): len = 16558.3, overlap = 15.75
PHY-3002 : Step(1685): len = 14732.6, overlap = 15.75
PHY-3002 : Step(1686): len = 13732.1, overlap = 15.75
PHY-3002 : Step(1687): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(1688): len = 13294.4, overlap = 13
PHY-3002 : Step(1689): len = 13277.1, overlap = 13.5
PHY-3002 : Step(1690): len = 13406.8, overlap = 13
PHY-3002 : Step(1691): len = 13085.7, overlap = 13.5
PHY-3002 : Step(1692): len = 13010, overlap = 14.5
PHY-3002 : Step(1693): len = 12932, overlap = 14.75
PHY-3002 : Step(1694): len = 12824.5, overlap = 19
PHY-3002 : Step(1695): len = 12388.7, overlap = 15
PHY-3002 : Step(1696): len = 12334, overlap = 16.25
PHY-3002 : Step(1697): len = 12301.4, overlap = 21.5
PHY-3002 : Step(1698): len = 12073.3, overlap = 21.75
PHY-3002 : Step(1699): len = 12010.9, overlap = 13.5
PHY-3002 : Step(1700): len = 12197.9, overlap = 13.75
PHY-3002 : Step(1701): len = 12006.6, overlap = 11.25
PHY-3002 : Step(1702): len = 11976.4, overlap = 11
PHY-3002 : Step(1703): len = 12048.3, overlap = 11.25
PHY-3002 : Step(1704): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(1705): len = 12158.9, overlap = 11.25
PHY-3002 : Step(1706): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(1707): len = 12237.3, overlap = 11.25
PHY-3002 : Step(1708): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(1709): len = 11977.9, overlap = 15
PHY-3002 : Step(1710): len = 12025.2, overlap = 15
PHY-3002 : Step(1711): len = 11812.2, overlap = 15
PHY-3002 : Step(1712): len = 11780, overlap = 15
PHY-3002 : Step(1713): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(1714): len = 11580.6, overlap = 15
PHY-3002 : Step(1715): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(1716): len = 11538.1, overlap = 15
PHY-3002 : Step(1717): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(1718): len = 11581.8, overlap = 31
PHY-3002 : Step(1719): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(1720): len = 11656.1, overlap = 31.25
PHY-3002 : Step(1721): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(1722): len = 11820.6, overlap = 29.75
PHY-3002 : Step(1723): len = 12334.1, overlap = 26.5
PHY-3002 : Step(1724): len = 12543.9, overlap = 26
PHY-3002 : Step(1725): len = 12488.5, overlap = 26.25
PHY-3002 : Step(1726): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(1727): len = 12577.4, overlap = 25.75
PHY-3002 : Step(1728): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(1729): len = 13005.8, overlap = 24
PHY-3002 : Step(1730): len = 13354, overlap = 24
PHY-3002 : Step(1731): len = 13361, overlap = 22.75
PHY-3002 : Step(1732): len = 13481.3, overlap = 22.25
PHY-3002 : Step(1733): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(1734): len = 13784.9, overlap = 21.75
PHY-3002 : Step(1735): len = 13899.2, overlap = 20.5
PHY-3002 : Step(1736): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(1737): len = 14267.6, overlap = 19.25
PHY-3002 : Step(1738): len = 14744.1, overlap = 19.75
PHY-3002 : Step(1739): len = 15000.9, overlap = 21
PHY-3002 : Step(1740): len = 14916.7, overlap = 20.25
PHY-3002 : Step(1741): len = 14890.2, overlap = 20
PHY-3002 : Step(1742): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(1743): len = 15170.7, overlap = 19.5
PHY-3002 : Step(1744): len = 15403.4, overlap = 18.5
PHY-3002 : Step(1745): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048967s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(1746): len = 16861.3, overlap = 4.5
PHY-3002 : Step(1747): len = 16514.4, overlap = 8
PHY-3002 : Step(1748): len = 16104.8, overlap = 10.75
PHY-3002 : Step(1749): len = 15924, overlap = 11.5
PHY-3002 : Step(1750): len = 15859.7, overlap = 11.75
PHY-3002 : Step(1751): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(1752): len = 15925.5, overlap = 12.75
PHY-3002 : Step(1753): len = 16025.6, overlap = 12.25
PHY-3002 : Step(1754): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(1755): len = 16130.8, overlap = 11.75
PHY-3002 : Step(1756): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.843286s wall, 2.589617s user + 0.702005s system = 3.291621s CPU (178.6%)

RUN-1004 : used memory is 366 MB, reserved memory is 328 MB, peak memory is 468 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016636s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.8%)

PHY-1001 : End global routing;  0.042388s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038554s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.550988s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (124.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.015076s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.008385s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (186.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.126145s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (113.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.278000s wall, 1.435209s user + 0.015600s system = 1.450809s CPU (113.5%)

RUN-1004 : used memory is 368 MB, reserved memory is 329 MB, peak memory is 468 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.332641s wall, 7.160446s user + 0.031200s system = 7.191646s CPU (308.3%)

RUN-1004 : used memory is 368 MB, reserved memory is 329 MB, peak memory is 468 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.189033s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (99.7%)

RUN-1004 : used memory is 466 MB, reserved memory is 426 MB, peak memory is 469 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.508657s wall, 2.480416s user + 0.390002s system = 2.870418s CPU (8.1%)

RUN-1004 : used memory is 467 MB, reserved memory is 427 MB, peak memory is 471 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.593702s wall, 0.452403s user + 0.078001s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 397 MB, reserved memory is 357 MB, peak memory is 471 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.643356s wall, 4.586429s user + 0.561604s system = 5.148033s CPU (11.0%)

RUN-1004 : used memory is 387 MB, reserved memory is 348 MB, peak memory is 471 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(64)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment exit_tri  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(64) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 137/47 useful/useless nets, 96/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 56 better
SYN-1014 : Optimize round 2
SYN-1032 : 136/1 useful/useless nets, 95/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Gate Statistics
#Basic gates           42
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |38     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 100/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 182/0 useful/useless nets, 140/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 180/0 useful/useless nets, 138/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 14 adder to BLE ...
SYN-4008 : Packed 14 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (27 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/97 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   38   out of   4480    0.85%
#le                    53
  #lut only            15   out of     53   28.30%
  #reg only            23   out of     53   43.40%
  #lut&reg             15   out of     53   28.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |53    |30    |38    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 751/177 useful/useless nets, 600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 568/183 useful/useless nets, 417/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 568/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 601/0 useful/useless nets, 452/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 596/0 useful/useless nets, 447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 691/0 useful/useless nets, 542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 847/6 useful/useless nets, 698/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 741/0 useful/useless nets, 592/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 35 SEQ (717 nodes)...
SYN-4005 : Packed 35 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 245/401 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.118041s wall, 1.154407s user + 0.093601s system = 1.248008s CPU (111.6%)

RUN-1004 : used memory is 368 MB, reserved memory is 329 MB, peak memory is 471 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.637738s wall, 1.762811s user + 0.093601s system = 1.856412s CPU (113.4%)

RUN-1004 : used memory is 368 MB, reserved memory is 329 MB, peak memory is 471 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (76 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 218 slices, 12 macros(81 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 1960, tnet num: 571, tinst num: 233, tnode num: 2607, tedge num: 3335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 298 clock pins, and constraint 643 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069036s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85534.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1757): len = 59914.8, overlap = 13.5
PHY-3002 : Step(1758): len = 49761.6, overlap = 13.5
PHY-3002 : Step(1759): len = 42904.5, overlap = 13.5
PHY-3002 : Step(1760): len = 37386, overlap = 13.5
PHY-3002 : Step(1761): len = 33760.6, overlap = 13.5
PHY-3002 : Step(1762): len = 30205.1, overlap = 13.5
PHY-3002 : Step(1763): len = 27133.8, overlap = 13.5
PHY-3002 : Step(1764): len = 24458.3, overlap = 13.5
PHY-3002 : Step(1765): len = 22118.7, overlap = 15.25
PHY-3002 : Step(1766): len = 20018, overlap = 15.25
PHY-3002 : Step(1767): len = 17860.7, overlap = 16.25
PHY-3002 : Step(1768): len = 16558.3, overlap = 15.75
PHY-3002 : Step(1769): len = 14732.6, overlap = 15.75
PHY-3002 : Step(1770): len = 13732.1, overlap = 15.75
PHY-3002 : Step(1771): len = 12860.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29098e-05
PHY-3002 : Step(1772): len = 13294.4, overlap = 13
PHY-3002 : Step(1773): len = 13277.1, overlap = 13.5
PHY-3002 : Step(1774): len = 13406.8, overlap = 13
PHY-3002 : Step(1775): len = 13085.7, overlap = 13.5
PHY-3002 : Step(1776): len = 13010, overlap = 14.5
PHY-3002 : Step(1777): len = 12932, overlap = 14.75
PHY-3002 : Step(1778): len = 12824.5, overlap = 19
PHY-3002 : Step(1779): len = 12388.7, overlap = 15
PHY-3002 : Step(1780): len = 12334, overlap = 16.25
PHY-3002 : Step(1781): len = 12301.4, overlap = 21.5
PHY-3002 : Step(1782): len = 12073.3, overlap = 21.75
PHY-3002 : Step(1783): len = 12010.9, overlap = 13.5
PHY-3002 : Step(1784): len = 12197.9, overlap = 13.75
PHY-3002 : Step(1785): len = 12006.6, overlap = 11.25
PHY-3002 : Step(1786): len = 11976.4, overlap = 11
PHY-3002 : Step(1787): len = 12048.3, overlap = 11.25
PHY-3002 : Step(1788): len = 12086.6, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58196e-05
PHY-3002 : Step(1789): len = 12158.9, overlap = 11.25
PHY-3002 : Step(1790): len = 12154.6, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.16393e-05
PHY-3002 : Step(1791): len = 12237.3, overlap = 11.25
PHY-3002 : Step(1792): len = 12268.7, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51676e-06
PHY-3002 : Step(1793): len = 11977.9, overlap = 15
PHY-3002 : Step(1794): len = 12025.2, overlap = 15
PHY-3002 : Step(1795): len = 11812.2, overlap = 15
PHY-3002 : Step(1796): len = 11780, overlap = 15
PHY-3002 : Step(1797): len = 11637.4, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03351e-06
PHY-3002 : Step(1798): len = 11580.6, overlap = 15
PHY-3002 : Step(1799): len = 11571.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06703e-06
PHY-3002 : Step(1800): len = 11538.1, overlap = 15
PHY-3002 : Step(1801): len = 11538.1, overlap = 15
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94204e-06
PHY-3002 : Step(1802): len = 11581.8, overlap = 31
PHY-3002 : Step(1803): len = 11581.8, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.88408e-06
PHY-3002 : Step(1804): len = 11656.1, overlap = 31.25
PHY-3002 : Step(1805): len = 11755.1, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57682e-05
PHY-3002 : Step(1806): len = 11820.6, overlap = 29.75
PHY-3002 : Step(1807): len = 12334.1, overlap = 26.5
PHY-3002 : Step(1808): len = 12543.9, overlap = 26
PHY-3002 : Step(1809): len = 12488.5, overlap = 26.25
PHY-3002 : Step(1810): len = 12507.1, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.15363e-05
PHY-3002 : Step(1811): len = 12577.4, overlap = 25.75
PHY-3002 : Step(1812): len = 12651.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.30726e-05
PHY-3002 : Step(1813): len = 13005.8, overlap = 24
PHY-3002 : Step(1814): len = 13354, overlap = 24
PHY-3002 : Step(1815): len = 13361, overlap = 22.75
PHY-3002 : Step(1816): len = 13481.3, overlap = 22.25
PHY-3002 : Step(1817): len = 13565.9, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000126145
PHY-3002 : Step(1818): len = 13784.9, overlap = 21.75
PHY-3002 : Step(1819): len = 13899.2, overlap = 20.5
PHY-3002 : Step(1820): len = 14006.7, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00025229
PHY-3002 : Step(1821): len = 14267.6, overlap = 19.25
PHY-3002 : Step(1822): len = 14744.1, overlap = 19.75
PHY-3002 : Step(1823): len = 15000.9, overlap = 21
PHY-3002 : Step(1824): len = 14916.7, overlap = 20.25
PHY-3002 : Step(1825): len = 14890.2, overlap = 20
PHY-3002 : Step(1826): len = 14897.4, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000497904
PHY-3002 : Step(1827): len = 15170.7, overlap = 19.5
PHY-3002 : Step(1828): len = 15403.4, overlap = 18.5
PHY-3002 : Step(1829): len = 15402.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052362s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (149.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000421418
PHY-3002 : Step(1830): len = 16861.3, overlap = 4.5
PHY-3002 : Step(1831): len = 16514.4, overlap = 8
PHY-3002 : Step(1832): len = 16104.8, overlap = 10.75
PHY-3002 : Step(1833): len = 15924, overlap = 11.5
PHY-3002 : Step(1834): len = 15859.7, overlap = 11.75
PHY-3002 : Step(1835): len = 15799.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000842835
PHY-3002 : Step(1836): len = 15925.5, overlap = 12.75
PHY-3002 : Step(1837): len = 16025.6, overlap = 12.25
PHY-3002 : Step(1838): len = 16063.2, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168567
PHY-3002 : Step(1839): len = 16130.8, overlap = 11.75
PHY-3002 : Step(1840): len = 16187, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16713.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 16757.3, Over = 0
RUN-1003 : finish command "place" in  1.773405s wall, 3.073220s user + 0.624004s system = 3.697224s CPU (208.5%)

RUN-1004 : used memory is 369 MB, reserved memory is 329 MB, peak memory is 471 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 148 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 113
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 109 mslices, 109 lslices, 6 pads, 3 brams, 0 dsps
RUN-1001 : There are total 573 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 191 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23376, over cnt = 32(0%), over = 43, worst = 2
PHY-1002 : len = 23696, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 23776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017107s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (364.8%)

PHY-1001 : End global routing;  0.044198s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (176.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040337s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 36840, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.583840s wall, 0.639604s user + 0.015600s system = 0.655204s CPU (112.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 36832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.015475s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (201.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 36912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36912
PHY-1001 : End DR Iter 2; 0.008214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.167581s wall, 1.216808s user + 0.078001s system = 1.294808s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.323107s wall, 1.419609s user + 0.109201s system = 1.528810s CPU (115.5%)

RUN-1004 : used memory is 372 MB, reserved memory is 333 MB, peak memory is 471 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     6
  #input                2
  #output               2
  #inout                2

Utilization Statistics
#lut                  273   out of   4480    6.09%
#reg                  267   out of   4480    5.96%
#le                   432
  #lut only           165   out of    432   38.19%
  #reg only           159   out of    432   36.81%
  #lut&reg            108   out of    432   25.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    6   out of     31   19.35%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 573, pip num: 4322
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 401 valid insts, and 11789 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.362716s wall, 7.238446s user + 0.031200s system = 7.269647s CPU (307.7%)

RUN-1004 : used memory is 372 MB, reserved memory is 333 MB, peak memory is 471 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.160830s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (99.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 427 MB, peak memory is 471 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.212654s wall, 2.137214s user + 0.187201s system = 2.324415s CPU (6.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 429 MB, peak memory is 473 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.563352s wall, 0.421203s user + 0.109201s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 400 MB, reserved memory is 360 MB, peak memory is 473 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.299849s wall, 4.274427s user + 0.374402s system = 4.648830s CPU (10.0%)

RUN-1004 : used memory is 389 MB, reserved memory is 351 MB, peak memory is 473 MB
GUI-1001 : Download success!
