#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 30 13:09:28 2024
# Process ID: 12428
# Current directory: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28832 C:\Users\jacop\Desktop\College\SPRING 24\CMPEN 331\Final_Project_ExtraCredit\Final_Project.xpr
# Log file: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/vivado.log
# Journal file: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit\vivado.jou
# Running On: LAPTOP-JACOPO, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16856 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1604.547 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 30 13:39:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Fwda_Mux
INFO: [VRFC 10-311] analyzing module Fwdb_Mux
INFO: [VRFC 10-311] analyzing module Regrt_Mux
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Imm_Ext
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:425]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Regrt_Mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Imm_Ext
Compiling module xil_defaultlib.Fwdb_Mux
Compiling module xil_defaultlib.Fwda_Mux
Compiling module xil_defaultlib.IDEXE_Pipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1604.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1604.547 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Fwda_Mux
INFO: [VRFC 10-311] analyzing module Fwdb_Mux
INFO: [VRFC 10-311] analyzing module Regrt_Mux
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Imm_Ext
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:452]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Regrt_Mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Imm_Ext
Compiling module xil_defaultlib.Fwdb_Mux
Compiling module xil_defaultlib.Fwda_Mux
Compiling module xil_defaultlib.IDEXE_Pipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 6
[Tue Apr 30 13:58:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Fwda_Mux
INFO: [VRFC 10-311] analyzing module Fwdb_Mux
INFO: [VRFC 10-311] analyzing module Regrt_Mux
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Imm_Ext
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:452]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Regrt_Mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Imm_Ext
Compiling module xil_defaultlib.Fwdb_Mux
Compiling module xil_defaultlib.Fwda_Mux
Compiling module xil_defaultlib.IDEXE_Pipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 30 14:08:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Fwda_Mux
INFO: [VRFC 10-311] analyzing module Fwdb_Mux
INFO: [VRFC 10-311] analyzing module Regrt_Mux
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Imm_Ext
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:460]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Regrt_Mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Imm_Ext
Compiling module xil_defaultlib.Fwdb_Mux
Compiling module xil_defaultlib.Fwda_Mux
Compiling module xil_defaultlib.IDEXE_Pipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.547 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.172 ; gain = 200.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:507]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (1#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (2#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:38]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (3#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:59]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:71]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:71]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:134]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (5#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:82]
INFO: [Synth 8-6157] synthesizing module 'Regrt_Mux' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:261]
INFO: [Synth 8-6155] done synthesizing module 'Regrt_Mux' (6#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:261]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:276]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (7#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:276]
INFO: [Synth 8-6157] synthesizing module 'Imm_Ext' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:320]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Ext' (8#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:320]
INFO: [Synth 8-6157] synthesizing module 'Fwdb_Mux' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:231]
INFO: [Synth 8-6155] done synthesizing module 'Fwdb_Mux' (9#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:231]
INFO: [Synth 8-6157] synthesizing module 'Fwda_Mux' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:200]
INFO: [Synth 8-6155] done synthesizing module 'Fwda_Mux' (10#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:200]
INFO: [Synth 8-6157] synthesizing module 'IDEXE_Pipeline' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:330]
INFO: [Synth 8-6155] done synthesizing module 'IDEXE_Pipeline' (11#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:330]
INFO: [Synth 8-6157] synthesizing module 'ALU_Mux' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:365]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Mux' (12#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:365]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:381]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:389]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:381]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM_Pipeline' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:404]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM_Pipeline' (14#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:404]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:431]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:459]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (15#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:431]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_Pipeline' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:468]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_Pipeline' (16#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:468]
INFO: [Synth 8-6157] synthesizing module 'WriteBackMux' [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:492]
INFO: [Synth 8-6155] done synthesizing module 'WriteBackMux' (17#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:492]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:507]
WARNING: [Synth 8-7129] Port pc[31] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module Instruction_Memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.641 ; gain = 278.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1884.746 ; gain = 280.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1884.746 ; gain = 280.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1884.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2030.617 ; gain = 426.070
43 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2030.617 ; gain = 426.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 16:20:04 2024...
