{add_element fpga_source -kind component -pointer 1 -associated_unit models:driver -class driver_pvt -include ../models/driver_model.h} { add_bind fpga_source->master_1 switch1->slave_1b } {add_element block1 -kind component -pointer 1 -associated_unit models:process -class process_pvt -include ../models/process_model.h} { add_bind block1->master_1 out_serdes->slave_1 } {add_element out_serdes -kind component -pointer 1 -associated_unit models:sink -class sink_pvt -include ../models/sink_model.h} {add_element switch1 -kind component -pointer 1 -associated_unit models:switch -class switch_pvt -include ../models/switch_model.h} { add_bind switch1->master_1 block1->slave_1 } {add_element analysis -kind component -pointer 1 -associated_unit models:driver -class driver_pvt -include ../models/driver_model.h} { add_bind analysis->master_1 switch1->slave_1a } { rename c6 switch1 }
