Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000343    0.389398 v _213_/A (sg13g2_nand3_1)
     2    0.009844    0.052476    0.054786    0.444184 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.052476    0.000040    0.444224 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.026773    0.055400    0.499624 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026773    0.000000    0.499625 v _300_/D (sg13g2_dfrbpq_1)
                                              0.499625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269484   clock uncertainty
                                  0.000000    0.269484   clock reconvergence pessimism
                                 -0.035968    0.233516   library hold time
                                              0.233516   data required time
---------------------------------------------------------------------------------------------
                                              0.233516   data required time
                                             -0.499625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266108   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000349    0.389404 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004416    0.048093    0.094474    0.483877 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048093    0.000021    0.483898 ^ _219_/A (sg13g2_inv_1)
     1    0.001725    0.018021    0.029378    0.513276 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018021    0.000002    0.513278 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269495   clock uncertainty
                                  0.000000    0.269495   clock reconvergence pessimism
                                 -0.033194    0.236301   library hold time
                                              0.236301   data required time
---------------------------------------------------------------------------------------------
                                              0.236301   data required time
                                             -0.513278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276977   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000414    0.382296 v _195_/A (sg13g2_xor2_1)
     2    0.009198    0.044054    0.084593    0.466889 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044054    0.000025    0.466914 v _196_/B (sg13g2_xor2_1)
     1    0.002606    0.026783    0.055741    0.522655 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026783    0.000008    0.522664 v _295_/D (sg13g2_dfrbpq_1)
                                              0.522664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269492   clock uncertainty
                                  0.000000    0.269492   clock reconvergence pessimism
                                 -0.035971    0.233521   library hold time
                                              0.233521   data required time
---------------------------------------------------------------------------------------------
                                              0.233521   data required time
                                             -0.522664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289143   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028589    0.000118    0.389173 v _202_/B (sg13g2_xor2_1)
     2    0.010475    0.047723    0.083701    0.472873 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047723    0.000026    0.472900 v _204_/A (sg13g2_xor2_1)
     1    0.001538    0.023790    0.057450    0.530350 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023790    0.000000    0.530351 v _297_/D (sg13g2_dfrbpq_1)
                                              0.530351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269200   clock uncertainty
                                  0.000000    0.269200   clock reconvergence pessimism
                                 -0.035090    0.234110   library hold time
                                              0.234110   data required time
---------------------------------------------------------------------------------------------
                                              0.234110   data required time
                                             -0.530351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296240   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000325    0.389380 v _191_/B (sg13g2_xnor2_1)
     2    0.009227    0.066876    0.080542    0.469922 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.066876    0.000015    0.469937 v _192_/B (sg13g2_xnor2_1)
     1    0.001554    0.026424    0.060214    0.530150 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026424    0.000000    0.530151 v _294_/D (sg13g2_dfrbpq_1)
                                              0.530151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269485   clock uncertainty
                                  0.000000    0.269485   clock reconvergence pessimism
                                 -0.035857    0.233627   library hold time
                                              0.233627   data required time
---------------------------------------------------------------------------------------------
                                              0.233627   data required time
                                             -0.530151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296524   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160341    0.279540 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279544 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389443 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000103    0.389547 v _210_/B (sg13g2_xnor2_1)
     1    0.005860    0.049987    0.084959    0.474506 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.049987    0.000015    0.474521 v _211_/B (sg13g2_xnor2_1)
     1    0.001933    0.027957    0.056254    0.530776 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027957    0.000003    0.530779 v _299_/D (sg13g2_dfrbpq_1)
                                              0.530779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269198   clock uncertainty
                                  0.000000    0.269198   clock reconvergence pessimism
                                 -0.036410    0.232788   library hold time
                                              0.232788   data required time
---------------------------------------------------------------------------------------------
                                              0.232788   data required time
                                             -0.530779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297991   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009285    0.037189    0.176523    0.296007 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037189    0.000047    0.296053 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131249    0.169688    0.465741 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131249    0.000263    0.466004 v sign (out)
                                              0.466004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316004   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.027043    0.053492    0.108317    0.409893 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.053492    0.000130    0.410023 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066021    0.088218    0.498240 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066021    0.000006    0.498246 v _200_/B (sg13g2_xor2_1)
     1    0.002025    0.024894    0.061602    0.559847 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024894    0.000004    0.559851 v _296_/D (sg13g2_dfrbpq_1)
                                              0.559851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    0.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269223   clock uncertainty
                                  0.000000    0.269223   clock reconvergence pessimism
                                 -0.035439    0.233783   library hold time
                                              0.233783   data required time
---------------------------------------------------------------------------------------------
                                              0.233783   data required time
                                             -0.559851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326068   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.027043    0.053492    0.108317    0.409893 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.053492    0.000169    0.410062 v _206_/B (sg13g2_xnor2_1)
     2    0.011542    0.080739    0.100383    0.510445 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.080739    0.000022    0.510467 v _208_/A (sg13g2_xor2_1)
     1    0.002240    0.025755    0.073007    0.583474 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025755    0.000005    0.583479 v _298_/D (sg13g2_dfrbpq_1)
                                              0.583479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269202   clock uncertainty
                                  0.000000    0.269202   clock reconvergence pessimism
                                 -0.035712    0.233490   library hold time
                                              0.233490   data required time
---------------------------------------------------------------------------------------------
                                              0.233490   data required time
                                             -0.583479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349990   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009439    0.047910    0.182856    0.302341 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047910    0.000042    0.302383 ^ _127_/A (sg13g2_inv_1)
     1    0.006035    0.029363    0.041238    0.343621 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029363    0.000053    0.343674 v output3/A (sg13g2_buf_2)
     1    0.081640    0.132434    0.166598    0.510272 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132434    0.000482    0.510754 v signB (out)
                                              0.510754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.510754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360754   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000261    0.394027 ^ _275_/A (sg13g2_nor2_1)
     1    0.004962    0.028505    0.063234    0.457261 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028505    0.000032    0.457293 v output30/A (sg13g2_buf_2)
     1    0.082865    0.134367    0.167300    0.624593 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134371    0.000824    0.625417 v sine_out[3] (out)
                                              0.625417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475417   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000334    0.394100 ^ _212_/A (sg13g2_nor2_1)
     2    0.008757    0.039214    0.075285    0.469384 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039214    0.000022    0.469406 v output26/A (sg13g2_buf_2)
     1    0.083559    0.135504    0.173084    0.642491 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135510    0.001044    0.643534 v sine_out[2] (out)
                                              0.643534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493534   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383144 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.458053 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000007    0.458059 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.033881    0.057110    0.515169 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033881    0.000010    0.515179 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134788    0.170113    0.685292 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134792    0.000911    0.686203 v sine_out[27] (out)
                                              0.686203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536203   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000134    0.456534 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003357    0.030462    0.068108    0.524642 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030462    0.000009    0.524650 v output12/A (sg13g2_buf_2)
     1    0.081778    0.132653    0.167264    0.691915 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132654    0.000507    0.692422 v sine_out[17] (out)
                                              0.692422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542422   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383144 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.458053 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000009    0.458061 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.029746    0.067205    0.525267 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029746    0.000024    0.525290 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132719    0.166957    0.692247 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132720    0.000521    0.692768 v sine_out[18] (out)
                                              0.692768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542768   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000126    0.456526 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004034    0.042363    0.063010    0.519537 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042363    0.000017    0.519554 v output29/A (sg13g2_buf_2)
     1    0.084091    0.136355    0.175084    0.694638 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.136364    0.001204    0.695841 v sine_out[32] (out)
                                              0.695841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545841   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037280    0.000431    0.389552 ^ fanout69/A (sg13g2_buf_8)
     8    0.029050    0.027961    0.075911    0.465463 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027961    0.000136    0.465600 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.002873    0.038279    0.057596    0.523196 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.038279    0.000003    0.523199 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135715    0.172746    0.695945 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135722    0.001094    0.697039 v sine_out[31] (out)
                                              0.697039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547039   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383134 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437140 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483646 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000021    0.483667 ^ _281_/B (sg13g2_nor2_1)
     1    0.006849    0.031953    0.044209    0.527875 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031953    0.000076    0.527951 v output35/A (sg13g2_buf_2)
     1    0.082329    0.133535    0.168472    0.696423 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133537    0.000680    0.697103 v sine_out[8] (out)
                                              0.697103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547103   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000122    0.444009 v _169_/A (sg13g2_nand2_1)
     1    0.003577    0.029781    0.037586    0.481595 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029781    0.000006    0.481601 ^ _170_/B (sg13g2_nand2_1)
     1    0.004335    0.036378    0.052710    0.534311 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036378    0.000022    0.534333 v output20/A (sg13g2_buf_2)
     1    0.082112    0.133206    0.170417    0.704750 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133208    0.000612    0.705362 v sine_out[24] (out)
                                              0.705362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383134 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437140 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483646 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000003    0.483649 ^ _180_/B (sg13g2_nand2_1)
     1    0.004170    0.037024    0.056574    0.540223 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037024    0.000019    0.540243 v output24/A (sg13g2_buf_2)
     1    0.083125    0.134810    0.171644    0.711886 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134814    0.000906    0.712792 v sine_out[28] (out)
                                              0.712792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562792   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032433    0.000456    0.382337 v _215_/C (sg13g2_nand3_1)
     2    0.006522    0.039694    0.053253    0.435591 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.039694    0.000016    0.435606 ^ _284_/B (sg13g2_and2_1)
     1    0.005947    0.036901    0.094460    0.530067 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036901    0.000051    0.530118 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172423    0.184111    0.714229 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172425    0.000562    0.714791 ^ sine_out[12] (out)
                                              0.714791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564790   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000004    0.288222 ^ fanout75/A (sg13g2_buf_2)
     6    0.025238    0.060979    0.099119    0.387342 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060979    0.000110    0.387451 ^ _153_/B (sg13g2_nor2_1)
     3    0.010869    0.045208    0.062243    0.449694 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.045208    0.000008    0.449702 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003418    0.045166    0.070166    0.519868 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045166    0.000005    0.519873 ^ _160_/B (sg13g2_nor2_1)
     1    0.003685    0.023626    0.036396    0.556269 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023626    0.000012    0.556281 v output14/A (sg13g2_buf_2)
     1    0.081895    0.132816    0.164068    0.720349 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132816    0.000544    0.720893 v sine_out[19] (out)
                                              0.720893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.720893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570893   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000049    0.802778 v _293_/D (sg13g2_dfrbpq_1)
                                              0.802778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269496   clock uncertainty
                                  0.000000    0.269496   clock reconvergence pessimism
                                 -0.038979    0.230517   library hold time
                                              0.230517   data required time
---------------------------------------------------------------------------------------------
                                              0.230517   data required time
                                             -0.802778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572261   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000485    0.513566 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003630    0.038166    0.050047    0.563614 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038166    0.000012    0.563626 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136069    0.172896    0.736522 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136077    0.001159    0.737680 v sine_out[1] (out)
                                              0.737680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587680   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457377 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529424 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000028    0.529452 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002873    0.031668    0.050789    0.580241 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.031668    0.000003    0.580244 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133071    0.168077    0.748321 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133072    0.000589    0.748909 v sine_out[10] (out)
                                              0.748909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598909   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457377 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529424 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000034    0.529458 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003337    0.032331    0.052785    0.582243 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032331    0.000008    0.582251 v output36/A (sg13g2_buf_2)
     1    0.082207    0.133340    0.168552    0.750803 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133342    0.000634    0.751437 v sine_out[9] (out)
                                              0.751437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601437   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000125    0.541674 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003935    0.028521    0.043843    0.585517 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.028521    0.000017    0.585533 v output11/A (sg13g2_buf_2)
     1    0.081809    0.132695    0.166355    0.751888 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132696    0.000517    0.752405 v sine_out[16] (out)
                                              0.752405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602405   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000058    0.541607 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003978    0.028633    0.043973    0.585580 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028633    0.000017    0.585597 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132854    0.166496    0.752093 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132854    0.000548    0.752641 v sine_out[20] (out)
                                              0.752641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602641   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000089    0.456489 ^ _135_/B (sg13g2_nor2_1)
     1    0.005200    0.024727    0.035157    0.491646 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.024727    0.000035    0.491681 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.024473    0.030924    0.522605 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024473    0.000002    0.522606 ^ _175_/B (sg13g2_nand2_1)
     1    0.005584    0.042342    0.056141    0.578748 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042342    0.000044    0.578792 v output22/A (sg13g2_buf_2)
     1    0.082554    0.133928    0.173693    0.752485 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133930    0.000743    0.753228 v sine_out[26] (out)
                                              0.753228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603228   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000133    0.444021 v _144_/A (sg13g2_nand2_1)
     2    0.009907    0.052451    0.057623    0.501644 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.052451    0.000083    0.501727 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.053324    0.072605    0.574332 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053324    0.000080    0.574412 v output9/A (sg13g2_buf_2)
     1    0.081864    0.132875    0.178381    0.752793 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132876    0.000534    0.753328 v sine_out[14] (out)
                                              0.753328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603328   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000091    0.537479 ^ _277_/B (sg13g2_nor2_1)
     1    0.004324    0.028434    0.052386    0.589865 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028434    0.000022    0.589887 v output32/A (sg13g2_buf_2)
     1    0.082306    0.133484    0.166758    0.756645 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133485    0.000665    0.757310 v sine_out[5] (out)
                                              0.757310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607310   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000148    0.541697 ^ _167_/A (sg13g2_nor2_1)
     1    0.004032    0.026209    0.050161    0.591858 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026209    0.000018    0.591876 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133101    0.165468    0.757345 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133102    0.000598    0.757943 v sine_out[23] (out)
                                              0.757943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607943   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000086    0.456486 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089546    0.546032 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000019    0.546051 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004045    0.029770    0.061323    0.607373 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029770    0.000017    0.607391 v output27/A (sg13g2_buf_2)
     1    0.083528    0.135420    0.168505    0.775895 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135426    0.001023    0.776919 v sine_out[30] (out)
                                              0.776919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.776919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000086    0.456486 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089546    0.546032 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000011    0.546043 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003747    0.029008    0.063963    0.610006 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029008    0.000013    0.610019 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135142    0.167983    0.778002 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135147    0.000968    0.778970 v sine_out[29] (out)
                                              0.778970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160341    0.279540 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279544 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389443 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000121    0.389564 v _239_/A (sg13g2_and3_1)
     1    0.005133    0.027454    0.098894    0.488458 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027454    0.000032    0.488490 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005414    0.069218    0.090647    0.579136 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069218    0.000041    0.579177 ^ output4/A (sg13g2_buf_2)
     1    0.084316    0.177234    0.202879    0.782056 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177247    0.001258    0.783314 ^ sine_out[0] (out)
                                              0.783314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633314   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000041    0.537430 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.026822    0.080130    0.617560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026822    0.000007    0.617567 v output18/A (sg13g2_buf_2)
     1    0.081994    0.132985    0.165698    0.783266 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132985    0.000575    0.783841 v sine_out[22] (out)
                                              0.783841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633841   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000050    0.537439 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.032591    0.080060    0.617498 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032591    0.000007    0.617505 v output6/A (sg13g2_buf_2)
     1    0.081994    0.133006    0.168484    0.785989 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133006    0.000575    0.786564 v sine_out[11] (out)
                                              0.786564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636564   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000105    0.456505 ^ _150_/B (sg13g2_and2_1)
     3    0.009871    0.053140    0.102370    0.558875 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.053140    0.000005    0.558880 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004195    0.029340    0.066719    0.625599 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029340    0.000020    0.625619 v output17/A (sg13g2_buf_2)
     1    0.081951    0.132925    0.166876    0.792495 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132925    0.000562    0.793057 v sine_out[21] (out)
                                              0.793057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643057   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    0.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012285    0.045980    0.183715    0.302938 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.045980    0.000029    0.302967 v fanout67/A (sg13g2_buf_8)
     8    0.034997    0.028584    0.088035    0.391003 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028585    0.000246    0.391249 v _125_/A (sg13g2_inv_2)
     3    0.015679    0.039391    0.042265    0.433515 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039391    0.000033    0.433548 ^ fanout50/A (sg13g2_buf_8)
     8    0.033719    0.030111    0.078738    0.512286 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030111    0.000176    0.512462 ^ _185_/A (sg13g2_nor2_2)
     5    0.019172    0.040824    0.051290    0.563752 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.040824    0.000036    0.563787 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.051548    0.056993    0.620780 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051548    0.000010    0.620790 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173338    0.191887    0.812677 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173342    0.000708    0.813384 ^ sine_out[6] (out)
                                              0.813384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.813384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663384   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513621 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561850 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561899 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610526 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000016    0.610542 ^ _276_/A (sg13g2_nor2_1)
     1    0.002995    0.025306    0.038757    0.649300 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025306    0.000004    0.649304 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133541    0.165285    0.814590 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133543    0.000679    0.815268 v sine_out[4] (out)
                                              0.815268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513621 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561850 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561899 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610526 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000025    0.610551 ^ _279_/A (sg13g2_nor2_1)
     1    0.005024    0.030285    0.044005    0.654556 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030285    0.000033    0.654589 v output34/A (sg13g2_buf_2)
     1    0.082372    0.133598    0.167705    0.822294 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.133599    0.000694    0.822987 v sine_out[7] (out)
                                              0.822987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.822987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672987   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029892    0.000095    0.457099 ^ fanout63/A (sg13g2_buf_1)
     5    0.021913    0.096352    0.115823    0.572922 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.096352    0.000107    0.573029 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003767    0.033402    0.081832    0.654861 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033402    0.000014    0.654875 v output8/A (sg13g2_buf_2)
     1    0.081908    0.132871    0.168799    0.823674 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132872    0.000548    0.824222 v sine_out[13] (out)
                                              0.824222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.824222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.674222   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000107    0.461533 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016043    0.087297    0.081774    0.543308 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.087297    0.000016    0.543324 ^ _171_/A (sg13g2_nand2_1)
     1    0.004125    0.040397    0.065614    0.608938 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.040397    0.000017    0.608955 v _172_/B (sg13g2_nand2_1)
     1    0.004277    0.033753    0.043714    0.652669 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033753    0.000021    0.652690 ^ output21/A (sg13g2_buf_2)
     1    0.082372    0.173286    0.183055    0.835744 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.173290    0.000694    0.836438 ^ sine_out[25] (out)
                                              0.836438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.836438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032685    0.000455    0.513536 ^ _143_/A (sg13g2_nor2_1)
     2    0.006563    0.032374    0.043594    0.557131 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032374    0.000002    0.557133 v _147_/A (sg13g2_nand2_1)
     2    0.010650    0.053378    0.055643    0.612777 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053379    0.000123    0.612899 ^ _149_/B (sg13g2_nand2_1)
     1    0.007039    0.052996    0.072590    0.685489 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052996    0.000078    0.685567 v output10/A (sg13g2_buf_2)
     1    0.081821    0.132805    0.178184    0.863751 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132805    0.000521    0.864272 v sine_out[15] (out)
                                              0.864272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.864272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714272   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000003    0.937902 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079675    0.126254    1.064156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079675    0.000010    1.064166 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004215    0.084364    0.104867    1.169033 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.084364    0.000022    1.169055 ^ _239_/B (sg13g2_and3_1)
     1    0.005236    0.041143    0.139345    1.308399 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.041143    0.000033    1.308432 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005327    0.074076    0.075841    1.384273 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074076    0.000040    1.384313 v output4/A (sg13g2_buf_2)
     1    0.084316    0.136817    0.190611    1.574924 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136827    0.001257    1.576181 v sine_out[0] (out)
                                              1.576181   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.576181   data arrival time
---------------------------------------------------------------------------------------------
                                              2.273818   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000003    0.937902 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079675    0.126254    1.064156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079675    0.000010    1.064166 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004117    0.081536    0.111404    1.175570 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081536    0.000015    1.175586 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003937    0.053997    0.076793    1.252378 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053997    0.000011    1.252389 v _273_/A (sg13g2_nor2_1)
     1    0.003868    0.057774    0.069887    1.322276 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057774    0.000009    1.322285 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003630    0.053303    0.063861    1.386146 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053303    0.000012    1.386158 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136121    0.180205    1.566363 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136130    0.001159    1.567522 v sine_out[1] (out)
                                              1.567522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.567522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.282478   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000060    1.042444 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004121    0.082883    0.102198    1.144642 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082883    0.000018    1.144660 ^ output29/A (sg13g2_buf_2)
     1    0.084091    0.176737    0.209340    1.354000 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.176801    0.001204    1.355204 ^ sine_out[32] (out)
                                              1.355204   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.355204   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494796   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000035    0.937933 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087345    0.128215    1.066149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087345    0.000115    1.066264 v _275_/B (sg13g2_nor2_1)
     1    0.005049    0.069960    0.081514    1.147778 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.069960    0.000033    1.147811 ^ output30/A (sg13g2_buf_2)
     1    0.082865    0.174225    0.201516    1.349327 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.174280    0.000824    1.350151 ^ sine_out[3] (out)
                                              1.350151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.350151   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499849   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000062    1.042446 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004133    0.065015    0.094047    1.136494 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065015    0.000018    1.136512 ^ output27/A (sg13g2_buf_2)
     1    0.083528    0.175573    0.199865    1.336376 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.175632    0.001024    1.337400 ^ sine_out[30] (out)
                                              1.337400   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.337400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512600   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000035    0.937933 ^ _147_/B (sg13g2_nand2_1)
     2    0.010266    0.087345    0.128215    1.066149 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.087345    0.000117    1.066266 v _149_/B (sg13g2_nand2_1)
     1    0.007126    0.052906    0.070808    1.137075 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052908    0.000080    1.137154 ^ output10/A (sg13g2_buf_2)
     1    0.081821    0.172080    0.191856    1.329011 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.172130    0.000521    1.329532 ^ sine_out[15] (out)
                                              1.329532   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.329532   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520468   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000033    0.937932 ^ _185_/B (sg13g2_nor2_2)
     5    0.019172    0.074553    0.104452    1.042384 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.074553    0.000036    1.042419 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.058070    0.067479    1.109898 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058070    0.000010    1.109908 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173302    0.195103    1.305012 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173356    0.000708    1.305719 ^ sine_out[6] (out)
                                              1.305719   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.305719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544281   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000075    0.996634 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004195    0.066635    0.115585    1.112219 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.066635    0.000020    1.112239 v output17/A (sg13g2_buf_2)
     1    0.081951    0.133061    0.184885    1.297125 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.133062    0.000562    1.297686 v sine_out[21] (out)
                                              1.297686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552314   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000082    0.996641 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003747    0.075099    0.109674    1.106315 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075099    0.000013    1.106328 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135307    0.190241    1.296569 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135312    0.000968    1.297537 v sine_out[29] (out)
                                              1.297537   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297537   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552463   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000055    0.996614 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002873    0.060960    0.108320    1.104934 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060960    0.000003    1.104937 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133178    0.182222    1.287158 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133179    0.000589    1.287747 v sine_out[10] (out)
                                              1.287747   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.287747   data arrival time
---------------------------------------------------------------------------------------------
                                              2.562253   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000016    0.937915 ^ _171_/A (sg13g2_nand2_1)
     1    0.004125    0.063761    0.087299    1.025214 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063761    0.000017    1.025231 v _172_/B (sg13g2_nand2_1)
     1    0.004277    0.038778    0.052196    1.077427 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038778    0.000021    1.077447 ^ output21/A (sg13g2_buf_2)
     1    0.082372    0.173292    0.185533    1.262980 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.173296    0.000694    1.263674 ^ sine_out[25] (out)
                                              1.263674   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.263674   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586326   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000159    0.802888 v _163_/A1 (sg13g2_o21ai_1)
     4    0.018101    0.212738    0.193671    0.996559 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.212738    0.000054    0.996614 ^ _276_/B (sg13g2_nor2_1)
     1    0.002995    0.049644    0.067809    1.064422 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.049644    0.000004    1.064426 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133630    0.177038    1.241465 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133631    0.000679    1.242144 v sine_out[4] (out)
                                              1.242144   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.242144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607856   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000143    0.802872 v _138_/A (sg13g2_nor2_1)
     2    0.008661    0.116456    0.092680    0.895553 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116456    0.000027    0.895579 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003767    0.054623    0.090536    0.986115 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.054623    0.000014    0.986129 v output8/A (sg13g2_buf_2)
     1    0.081908    0.132949    0.179047    1.165176 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132949    0.000548    1.165724 v sine_out[13] (out)
                                              1.165724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.165724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000070    0.509009 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091173    0.600182 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000045    0.600227 v _141_/A (sg13g2_or2_1)
     3    0.011727    0.052109    0.127427    0.727654 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052109    0.000024    0.727679 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008088    0.118774    0.121922    0.849600 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118774    0.000025    0.849625 ^ _174_/B (sg13g2_nand2_1)
     1    0.002995    0.041228    0.073603    0.923228 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041228    0.000001    0.923229 v _175_/B (sg13g2_nand2_1)
     1    0.005671    0.039325    0.048292    0.971521 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.039325    0.000045    0.971566 ^ output22/A (sg13g2_buf_2)
     1    0.082554    0.173665    0.186022    1.157588 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.173670    0.000743    1.158331 ^ sine_out[26] (out)
                                              1.158331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.158331   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691669   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000119    0.768426 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046267    0.047869    0.816295 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046268    0.000145    0.816440 ^ _138_/A (sg13g2_nor2_1)
     2    0.008421    0.047940    0.053909    0.870350 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.047940    0.000033    0.870382 v _279_/B (sg13g2_nor2_1)
     1    0.005111    0.063366    0.069204    0.939586 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.063366    0.000034    0.939620 ^ output34/A (sg13g2_buf_2)
     1    0.082372    0.173220    0.197664    1.137284 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173273    0.000694    1.137978 ^ sine_out[7] (out)
                                              1.137978   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.137978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.712022   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000023    0.918935 ^ output26/A (sg13g2_buf_2)
     1    0.083559    0.175753    0.215863    1.134798 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.175756    0.001044    1.135842 ^ sine_out[2] (out)
                                              1.135842   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.135842   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714158   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.731943 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.830996 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000009    0.831004 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.050532    0.080423    0.911427 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050532    0.000024    0.911451 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132796    0.176994    1.088446 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132796    0.000521    1.088966 v sine_out[18] (out)
                                              1.088966   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.088966   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761034   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000087    0.731943 v _156_/B (sg13g2_nand2b_1)
     2    0.007262    0.076411    0.099053    0.830996 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076411    0.000006    0.831002 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.044804    0.067888    0.898890 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044804    0.000010    0.898900 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134827    0.175388    1.074288 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134831    0.000911    1.075199 v sine_out[27] (out)
                                              1.075199   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.075199   data arrival time
---------------------------------------------------------------------------------------------
                                              2.774801   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000079    0.815098 v _145_/B (sg13g2_nand2_1)
     1    0.007206    0.051374    0.067163    0.882262 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.051374    0.000081    0.882343 ^ output9/A (sg13g2_buf_2)
     1    0.081864    0.172166    0.191151    1.073494 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172217    0.000534    1.074029 ^ sine_out[14] (out)
                                              1.074029   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.074029   data arrival time
---------------------------------------------------------------------------------------------
                                              2.775971   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000117    0.461543 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054034    0.515578 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515597 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617650 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617701 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703564 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703573 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778940 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000020    0.778960 v _281_/B (sg13g2_nor2_1)
     1    0.006936    0.078955    0.084355    0.863315 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078955    0.000077    0.863392 ^ output35/A (sg13g2_buf_2)
     1    0.082329    0.173204    0.205297    1.068689 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173204    0.000680    1.069370 ^ sine_out[8] (out)
                                              1.069370   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.069370   data arrival time
---------------------------------------------------------------------------------------------
                                              2.780631   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000070    0.509009 v fanout71/A (sg13g2_buf_8)
     8    0.033919    0.028465    0.091173    0.600182 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028465    0.000003    0.600185 v _158_/B (sg13g2_nor2_1)
     3    0.013184    0.123443    0.111172    0.711358 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.123443    0.000074    0.711431 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003271    0.056011    0.090010    0.801442 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.056011    0.000005    0.801446 v _160_/B (sg13g2_nor2_1)
     1    0.003772    0.056769    0.063544    0.864990 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.056769    0.000013    0.865002 ^ output14/A (sg13g2_buf_2)
     1    0.081895    0.172241    0.193848    1.058851 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.172292    0.000544    1.059395 ^ sine_out[19] (out)
                                              1.059395   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790605   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000024    0.508963 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116645    0.625608 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108295    0.000146    0.625754 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.704214 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000020    0.704234 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003444    0.113379    0.129527    0.833761 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.113379    0.000009    0.833770 ^ output12/A (sg13g2_buf_2)
     1    0.081778    0.172193    0.218939    1.052709 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.172193    0.000507    1.053217 ^ sine_out[17] (out)
                                              1.053217   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.053217   data arrival time
---------------------------------------------------------------------------------------------
                                              2.796783   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.026694    0.166109    0.285594 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026694    0.000015    0.285609 ^ fanout73/A (sg13g2_buf_1)
     5    0.022216    0.097547    0.115275    0.400884 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.097547    0.000073    0.400956 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066019    0.134321    0.535277 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066019    0.000091    0.535368 ^ _137_/B (sg13g2_nand3_1)
     5    0.021327    0.197341    0.196488    0.731856 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197341    0.000115    0.731971 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.065351    0.095782    0.827753 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065351    0.000002    0.827755 ^ _167_/B (sg13g2_nor2_1)
     1    0.004032    0.032165    0.043697    0.871452 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032165    0.000018    0.871470 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133122    0.168344    1.039814 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133123    0.000598    1.040412 v sine_out[23] (out)
                                              1.040412   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.040412   data arrival time
---------------------------------------------------------------------------------------------
                                              2.809588   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000082    0.667634 ^ _181_/A (sg13g2_and2_1)
     4    0.014713    0.072564    0.130045    0.797679 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072564    0.000013    0.797692 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.002873    0.040470    0.053927    0.851619 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040470    0.000003    0.851622 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135723    0.173805    1.025427 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135730    0.001094    1.026521 v sine_out[31] (out)
                                              1.026521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.026521   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823479   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667646 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782686 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000004    0.782690 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003978    0.048582    0.066162    0.848852 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.048582    0.000017    0.848869 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132926    0.176129    1.024999 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132927    0.000548    1.025547 v sine_out[20] (out)
                                              1.025547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.025547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824453   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000009    0.393775 ^ fanout60/A (sg13g2_buf_1)
     4    0.023384    0.101734    0.148118    0.541893 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.101734    0.000035    0.541928 ^ fanout59/A (sg13g2_buf_1)
     4    0.014960    0.070082    0.125625    0.667552 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.070082    0.000094    0.667646 ^ _150_/A (sg13g2_and2_1)
     3    0.009871    0.054185    0.115040    0.782686 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.054185    0.000008    0.782694 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003213    0.047316    0.062730    0.845424 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.047316    0.000007    0.845431 v output18/A (sg13g2_buf_2)
     1    0.081994    0.133060    0.175595    1.021026 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.133060    0.000575    1.021601 v sine_out[22] (out)
                                              1.021601   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.021601   data arrival time
---------------------------------------------------------------------------------------------
                                              2.828399   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000295    0.623021 v _168_/B (sg13g2_nor2_1)
     2    0.006888    0.087255    0.095824    0.718845 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087255    0.000007    0.718853 ^ _169_/B (sg13g2_nand2_1)
     1    0.003342    0.048000    0.067605    0.786457 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.048000    0.000006    0.786463 v _170_/B (sg13g2_nand2_1)
     1    0.004423    0.036171    0.046931    0.833394 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036171    0.000023    0.833416 ^ output20/A (sg13g2_buf_2)
     1    0.082112    0.172753    0.183941    1.017357 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.172756    0.000612    1.017969 ^ sine_out[24] (out)
                                              1.017969   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832031   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000117    0.461543 v _126_/A (sg13g2_inv_1)
     3    0.011680    0.054631    0.054034    0.515578 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.054631    0.000019    0.515597 ^ _161_/B (sg13g2_nand2_1)
     3    0.013618    0.088723    0.102053    0.617650 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088723    0.000052    0.617701 v _177_/B (sg13g2_nand2_1)
     3    0.011211    0.069943    0.085862    0.703564 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069943    0.000009    0.703573 ^ _179_/A (sg13g2_nand2_1)
     2    0.007371    0.059856    0.075367    0.778940 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.059856    0.000002    0.778942 v _180_/B (sg13g2_nand2_1)
     1    0.004258    0.037936    0.050715    0.829657 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037936    0.000020    0.829677 ^ output24/A (sg13g2_buf_2)
     1    0.083125    0.174837    0.186023    1.015700 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.174843    0.000906    1.016606 ^ sine_out[28] (out)
                                              1.016606   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.016606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.833394   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003628    0.021344    0.162689    0.282174 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021344    0.000015    0.282189 v fanout73/A (sg13g2_buf_1)
     5    0.021658    0.074931    0.104705    0.386893 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.074931    0.000071    0.386964 v fanout72/A (sg13g2_buf_2)
     5    0.026494    0.053196    0.121974    0.508939 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.053196    0.000024    0.508963 v _140_/A (sg13g2_nor2_2)
     5    0.022408    0.108295    0.116645    0.625608 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108295    0.000146    0.625754 ^ _152_/B (sg13g2_nor2_2)
     4    0.017913    0.053794    0.078460    0.704214 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053794    0.000049    0.704263 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003285    0.064456    0.081308    0.785570 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064456    0.000007    0.785577 ^ output6/A (sg13g2_buf_2)
     1    0.081994    0.172447    0.197757    0.983334 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.172498    0.000575    0.983909 ^ sine_out[11] (out)
                                              0.983909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.983909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866091   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506308 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614475 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000050    0.614525 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016072    0.072162    0.089626    0.704151 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.072162    0.000024    0.704175 v _277_/A (sg13g2_nor2_1)
     1    0.004412    0.059347    0.078917    0.783092 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.059347    0.000022    0.783114 ^ output32/A (sg13g2_buf_2)
     1    0.082306    0.173080    0.195609    0.978723 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.173132    0.000665    0.979389 ^ sine_out[5] (out)
                                              0.979389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.979389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.870611   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000022    0.506233 v _131_/A (sg13g2_or2_1)
     6    0.021055    0.081620    0.165038    0.671271 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.081620    0.000025    0.671297 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003425    0.065527    0.081413    0.752709 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.065527    0.000008    0.752718 ^ output36/A (sg13g2_buf_2)
     1    0.082207    0.172880    0.198540    0.951258 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172932    0.000634    0.951892 ^ sine_out[9] (out)
                                              0.951892   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951892   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898108   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000323    0.623049 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004022    0.064794    0.100907    0.723955 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064794    0.000017    0.723972 ^ output11/A (sg13g2_buf_2)
     1    0.081809    0.172070    0.197704    0.921677 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.172070    0.000517    0.922194 ^ sine_out[16] (out)
                                              0.922194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922194   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927806   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002644    0.019229    0.160131    0.279333 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019229    0.000004    0.279336 v fanout61/A (sg13g2_buf_1)
     5    0.021217    0.073603    0.102594    0.381930 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.073603    0.000333    0.382263 v fanout57/A (sg13g2_buf_2)
     8    0.028410    0.056075    0.123949    0.506212 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056075    0.000096    0.506308 v _130_/A (sg13g2_nor2_1)
     2    0.010135    0.100482    0.108168    0.614475 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.100482    0.000018    0.614493 ^ _284_/A (sg13g2_and2_1)
     1    0.005947    0.038808    0.114946    0.729439 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038808    0.000051    0.729491 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172425    0.185051    0.914542 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172428    0.000562    0.915104 ^ sine_out[12] (out)
                                              0.915104   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.915104   data arrival time
---------------------------------------------------------------------------------------------
                                              2.934896   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000049    1.227680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010742    0.091496    0.131882    1.359562 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.091496    0.000008    1.359570 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006451    0.108101    0.125803    1.485373 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.108101    0.000017    1.485390 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001912    0.058541    0.109875    1.595265 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058541    0.000003    1.595268 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.595268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    5.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969199   clock uncertainty
                                  0.000000    4.969199   clock reconvergence pessimism
                                 -0.124905    4.844294   library setup time
                                              4.844294   data required time
---------------------------------------------------------------------------------------------
                                              4.844294   data required time
                                             -1.595268   data arrival time
---------------------------------------------------------------------------------------------
                                              3.249025   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009285    0.037189    0.176523    0.296007 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037189    0.000041    0.296048 v _127_/A (sg13g2_inv_1)
     1    0.006122    0.035121    0.041112    0.337160 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035121    0.000054    0.337214 ^ output3/A (sg13g2_buf_2)
     1    0.081640    0.171782    0.182854    0.520068 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.171784    0.000482    0.520550 ^ signB (out)
                                              0.520550   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.520550   data arrival time
---------------------------------------------------------------------------------------------
                                              3.329450   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009439    0.047910    0.182856    0.302341 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047910    0.000048    0.302388 ^ output2/A (sg13g2_buf_2)
     1    0.080875    0.170177    0.188247    0.490636 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170177    0.000263    0.490898 ^ sign (out)
                                              0.490898   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.490898   data arrival time
---------------------------------------------------------------------------------------------
                                              3.359102   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000049    1.227680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010742    0.091496    0.131882    1.359562 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.091496    0.000059    1.359621 v _208_/B (sg13g2_xor2_1)
     1    0.002240    0.052475    0.113581    1.473203 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052475    0.000005    1.473208 v _298_/D (sg13g2_dfrbpq_1)
                                              1.473208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    5.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969202   clock uncertainty
                                  0.000000    4.969202   clock reconvergence pessimism
                                 -0.123717    4.845485   library setup time
                                              4.845485   data required time
---------------------------------------------------------------------------------------------
                                              4.845485   data required time
                                             -1.473208   data arrival time
---------------------------------------------------------------------------------------------
                                              3.372277   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000020    1.065945 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010349    0.142101    0.161687    1.227631 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.142101    0.000050    1.227681 ^ _204_/B (sg13g2_xor2_1)
     1    0.001518    0.048592    0.121716    1.349397 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048592    0.000000    1.349398 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.349398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    5.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969200   clock uncertainty
                                  0.000000    4.969200   clock reconvergence pessimism
                                 -0.121673    4.847527   library setup time
                                              4.847527   data required time
---------------------------------------------------------------------------------------------
                                              4.847527   data required time
                                             -1.349398   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498129   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000031    0.940105 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009904    0.094783    0.125820    1.065924 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094783    0.000013    1.065937 v _200_/A (sg13g2_xor2_1)
     1    0.002025    0.050267    0.118768    1.184705 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050267    0.000004    1.184709 v _296_/D (sg13g2_dfrbpq_1)
                                              1.184709   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000055    5.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064381    5.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    5.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969223   clock uncertainty
                                  0.000000    4.969223   clock reconvergence pessimism
                                 -0.122922    4.846301   library setup time
                                              4.846301   data required time
---------------------------------------------------------------------------------------------
                                              4.846301   data required time
                                             -1.184709   data arrival time
---------------------------------------------------------------------------------------------
                                              3.661592   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918976 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056404 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000039    1.056443 v _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.033181    0.108779    1.165222 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033181    0.000000    1.165223 v _300_/D (sg13g2_dfrbpq_1)
                                              1.165223   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969484   clock uncertainty
                                  0.000000    4.969484   clock reconvergence pessimism
                                 -0.116685    4.852799   library setup time
                                              4.852799   data required time
---------------------------------------------------------------------------------------------
                                              4.852799   data required time
                                             -1.165223   data arrival time
---------------------------------------------------------------------------------------------
                                              3.687577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008837    0.036974    0.175292    0.294491 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036974    0.000013    0.294504 v fanout66/A (sg13g2_buf_8)
     5    0.029915    0.026630    0.081937    0.376441 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026635    0.000209    0.376650 v fanout65/A (sg13g2_buf_8)
     8    0.031980    0.026977    0.077759    0.454409 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.026977    0.000107    0.454517 v _142_/A (sg13g2_or2_1)
     7    0.026760    0.094892    0.168210    0.622726 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094892    0.000274    0.623001 v _143_/B (sg13g2_nor2_1)
     2    0.006882    0.087212    0.095787    0.718787 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087212    0.000011    0.718798 ^ _144_/B (sg13g2_nand2_1)
     2    0.009523    0.077340    0.096221    0.815019 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077340    0.000057    0.815076 v _212_/B (sg13g2_nor2_1)
     2    0.009086    0.097789    0.103836    0.918913 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.097789    0.000064    0.918976 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.105917    0.137427    1.056404 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105917    0.000028    1.056432 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004416    0.080034    0.066761    1.123193 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.080034    0.000021    1.123213 ^ _219_/A (sg13g2_inv_1)
     1    0.001725    0.024044    0.037830    1.161044 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024044    0.000002    1.161045 v _301_/D (sg13g2_dfrbpq_1)
                                              1.161045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    5.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969495   clock uncertainty
                                  0.000000    4.969495   clock reconvergence pessimism
                                 -0.113393    4.856102   library setup time
                                              4.856102   data required time
---------------------------------------------------------------------------------------------
                                              4.856102   data required time
                                             -1.161045   data arrival time
---------------------------------------------------------------------------------------------
                                              3.695057   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000076    0.802805 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.139993    0.137269    0.940074 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139993    0.000026    0.940100 ^ _196_/A (sg13g2_xor2_1)
     1    0.002586    0.059636    0.132066    1.072166 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.059636    0.000008    1.072175 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.072175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000028    5.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969492   clock uncertainty
                                  0.000000    4.969492   clock reconvergence pessimism
                                 -0.125213    4.844279   library setup time
                                              4.844279   data required time
---------------------------------------------------------------------------------------------
                                              4.844279   data required time
                                             -1.072175   data arrival time
---------------------------------------------------------------------------------------------
                                              3.772104   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000171    0.758975 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001533    0.059627    0.080547    0.839522 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059627    0.000000    0.839522 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.839522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    5.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969485   clock uncertainty
                                  0.000000    4.969485   clock reconvergence pessimism
                                 -0.125210    4.844275   library setup time
                                              4.844275   data required time
---------------------------------------------------------------------------------------------
                                              4.844275   data required time
                                             -0.839522   data arrival time
---------------------------------------------------------------------------------------------
                                              4.004752   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000119    0.768426 v _128_/A (sg13g2_inv_2)
     5    0.019050    0.046267    0.047869    0.816295 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046267    0.000050    0.816345 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.816345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014549    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000171    5.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    5.054750 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    5.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    5.119464 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000032    5.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969496   clock uncertainty
                                  0.000000    4.969496   clock reconvergence pessimism
                                 -0.120871    4.848625   library setup time
                                              4.848625   data required time
---------------------------------------------------------------------------------------------
                                              4.848625   data required time
                                             -0.816345   data arrival time
---------------------------------------------------------------------------------------------
                                              4.032280   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004531    0.024636    0.164906    0.284401 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024636    0.000001    0.284403 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009091    0.054231    0.390474    0.674876 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054231    0.000021    0.674898 v fanout74/A (sg13g2_buf_8)
     8    0.038907    0.030120    0.093409    0.768307 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030120    0.000123    0.768430 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016043    0.191906    0.169469    0.937899 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191906    0.000003    0.937902 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079675    0.126254    1.064156 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079675    0.000010    1.064166 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004215    0.084364    0.104867    1.169033 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.084364    0.000022    1.169055 ^ _239_/B (sg13g2_and3_1)
     1    0.005236    0.041143    0.139345    1.308399 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.041143    0.000033    1.308432 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005327    0.074076    0.075841    1.384273 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074076    0.000040    1.384313 v output4/A (sg13g2_buf_2)
     1    0.084316    0.136817    0.190611    1.574924 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136827    0.001257    1.576181 v sine_out[0] (out)
                                              1.576181   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.576181   data arrival time
---------------------------------------------------------------------------------------------
                                              2.273818   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424547e-05 0.000000e+00 4.413533e-09 9.424989e-05  59.9%
Combinational        6.033927e-07 1.338661e-06 3.860977e-08 1.980664e-06   1.3%
Clock                4.460872e-05 1.647583e-05 2.141074e-09 6.108669e-05  38.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394576e-04 1.781449e-05 4.516437e-08 1.573172e-04 100.0%
                            88.6%        11.3%         0.0%
Writing metric power__internal__total: 0.00013945758109912276
Writing metric power__switching__total: 1.7814494640333578e-5
Writing metric power__leakage__total: 4.516436646895272e-8
Writing metric power__total: 0.000157317248522304

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15029675152064476
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119198 source latency _299_/CLK ^
-0.119495 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150297 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15029762582130138
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119496 source latency _293_/CLK ^
-0.119198 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150298 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.26610842060889295
nom_typ_1p20V_25C: 0.26610842060889295
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.273818531154913
nom_typ_1p20V_25C: 2.273818531154913
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.266108
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.249025
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119198         network latency _299_/CLK
        0.119496 network latency _293_/CLK
---------------
0.119198 0.119496 latency
        0.000298 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131217         network latency _299_/CLK
        0.131369 network latency _293_/CLK
---------------
0.131217 0.131369 latency
        0.000152 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.75 fmax = 571.11
%OL_END_REPORT
