# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_timer_0_0/sim/mb_preset_axi_timer_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/sim/mb_preset_axi_uartlite_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_iic_0_0/sim/mb_preset_axi_iic_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_quad_spi_0_0/sim/mb_preset_axi_quad_spi_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_microblaze_0_0/sim/mb_preset_microblaze_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_dlmb_v10_0/sim/mb_preset_dlmb_v10_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_ilmb_v10_0/sim/mb_preset_ilmb_v10_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/sim/mb_preset_dlmb_bram_if_cntlr_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/sim/mb_preset_ilmb_bram_if_cntlr_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/sim/mb_preset_microblaze_0_axi_intc_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_mdm_1_0/sim/mb_preset_mdm_1_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_rst_mig_7series_0_100M_0/sim/mb_preset_rst_mig_7series_0_100M_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_smc_0/bd_0/ip/ip_1/sim/bd_9e88_psr_aclk_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_rst_mig_7series_0_100M_1_0/sim/mb_preset_rst_mig_7series_0_100M_1_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_b764_eth_buf_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_b764_mac_0_axi4_lite_ipif_top.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_b764_c_shift_ram_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_b764_c_counter_binary_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_ethernet_0_dma_0/sim/mb_preset_axi_ethernet_0_dma_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/sim/mb_preset_axi_gpio_0_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/sim/mb_preset_axi_gpio_1_0.vhd" \
"../../../../xilinx-ac701-2022.2.ip_user_files/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/sim/mb_preset_axi_gpio_2_0.vhd" \

# Do not sort compile order
nosort
