--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MIPSMulticiclo.twx
MIPSMulticiclo.ncd -o MIPSMulticiclo.twr MIPSMulticiclo.pcf

Design file:              MIPSMulticiclo.ncd
Physical constraint file: MIPSMulticiclo.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
modo        |    4.748(R)|   -2.650(R)|clk_10MHz         |   0.000|
siguiente   |    3.200(R)|   -1.572(R)|clk_10MHz         |   0.000|
sw_ext<0>   |   16.215(R)|   -5.338(R)|clk_10MHz         |   0.000|
sw_ext<1>   |   16.117(R)|   -5.012(R)|clk_10MHz         |   0.000|
sw_ext<2>   |   16.260(R)|   -4.704(R)|clk_10MHz         |   0.000|
sw_ext<3>   |   15.661(R)|   -4.446(R)|clk_10MHz         |   0.000|
sw_sup<0>   |   13.541(R)|   -3.199(R)|clk_10MHz         |   0.000|
sw_sup<1>   |   13.452(R)|   -2.881(R)|clk_10MHz         |   0.000|
sw_sup<2>   |   14.896(R)|   -3.613(R)|clk_10MHz         |   0.000|
sw_sup<3>   |   16.353(R)|   -4.993(R)|clk_10MHz         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
displayD<0> |   10.094(R)|clk_10MHz         |   0.000|
displayD<1> |    9.296(R)|clk_10MHz         |   0.000|
displayD<2> |    9.823(R)|clk_10MHz         |   0.000|
displayD<3> |   10.023(R)|clk_10MHz         |   0.000|
displayD<4> |    9.564(R)|clk_10MHz         |   0.000|
displayD<5> |    9.442(R)|clk_10MHz         |   0.000|
displayD<6> |    9.371(R)|clk_10MHz         |   0.000|
displayI<0> |   10.412(R)|clk_10MHz         |   0.000|
displayI<1> |   11.293(R)|clk_10MHz         |   0.000|
displayI<2> |   10.584(R)|clk_10MHz         |   0.000|
displayI<3> |   10.457(R)|clk_10MHz         |   0.000|
displayI<4> |   10.673(R)|clk_10MHz         |   0.000|
displayI<5> |   11.164(R)|clk_10MHz         |   0.000|
displayI<6> |   10.763(R)|clk_10MHz         |   0.000|
displayS<0> |    8.902(R)|clk_10MHz         |   0.000|
displayS<1> |    9.054(R)|clk_10MHz         |   0.000|
displayS<2> |    9.898(R)|clk_10MHz         |   0.000|
displayS<3> |    8.863(R)|clk_10MHz         |   0.000|
displayS<4> |    8.691(R)|clk_10MHz         |   0.000|
displayS<5> |    8.691(R)|clk_10MHz         |   0.000|
displayS<6> |    8.210(R)|clk_10MHz         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.580|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 19 13:07:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4560 MB



