#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 30 00:05:32 2025
# Process ID: 13596
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4184 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-0\ofdm_demodulation\ofdm_demodulation.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../../fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/component.xml'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../../../fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/ctr_pre_fft', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_pre_fft'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.ip_user_files', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ctr_pre_fft'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ctr_fft_0' is locked:
* IP definition 'ctr_fft (1.0)' for IP 'ctr_fft_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 889.703 ; gain = 218.074
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
export_ip_user_files -of_objects  [get_files {{D:/../../../fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../../../fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ofdm_demodulation_pre_fft/ofdm_demodulation_pre_fft/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation} -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'tb_behav.wcfg' (d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/tb_behav.wcfg) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_fft
INFO: [VRFC 10-311] analyzing module extend_valid_4096
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/sim/ctr_fft_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_fft_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_demodulation
INFO: [VRFC 10-2458] undeclared symbol m_axis_data_tvalid, assumed default net type wire [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xelab -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_3.xfft_v9_1_3_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_18.cmpy_v6_0_18_pkg
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_consts
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_exp_table...
Compiling package floating_point_v7_0_17.floating_point_v7_0_17_pkg
Compiling package xfft_v9_1_3.pkg
Compiling package xfft_v9_1_3.xfft_v9_1_3_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_3.quarter_sin_tw_table
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package xfft_v9_1_3.quarter2_sin_tw_table
Compiling module xil_defaultlib.extend_valid_4096
Compiling module xil_defaultlib.ctr_fft
Compiling module xil_defaultlib.ctr_fft_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=1,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=59,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=59,afull_t...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_3.axi_wrapper [\axi_wrapper(c_nfft_max=12,c_arc...]
Compiling architecture xilinx of entity xfft_v9_1_3.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=9...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="10001000")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinreg=0,ca...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(carryinreg=0,carryinselr...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twos_comp [\twos_comp(c_data_width=10,c_has...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_quarter_sin [\twgen_quarter_sin(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture synth of entity xfft_v9_1_3.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(pipeline_fwd_inv=...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=22,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=21,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_SIMD_bypass [\butterfly_DSP48E_SIMD_bypass(da...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=23,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_3.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.butterfly_DSP48E_bypass [\butterfly_DSP48E_bypass(data_wi...]
Compiling architecture xilinx of entity xfft_v9_1_3.bf_dsp_bypass [\bf_dsp_bypass(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.adder [\adder(c_xdevicefamily="virtexu"...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_3.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_3.cmpy [\cmpy(c_xdevicefamily="virtexu",...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_3.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=4...]
Compiling architecture xilinx of entity xfft_v9_1_3.dpm [\dpm(c_xdevicefamily="virtexu",w...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_busy [\r22_busy(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=12...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_3.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_3.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_3.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_3.xfft_v9_1_3_d [\xfft_v9_1_3_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_3.xfft_v9_1_3_core [\xfft_v9_1_3_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_3.xfft_v9_1_3_viv [\xfft_v9_1_3_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_3.xfft_v9_1_3 [\xfft_v9_1_3(c_xdevicefamily="vi...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ofdm_demodulation
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/Vivaldo -notrace
couldn't read file "D:/FPGA/Vivaldo": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 30 00:12:50 2025...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:04:12 . Memory (MB): peak = 1019.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '252' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb/I_mem" to the wave window because it has 39321600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/Q_mem" to the wave window because it has 39321600 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.836 ; gain = 2.648
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1068.836 ; gain = 49.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:04:28 . Memory (MB): peak = 1068.836 ; gain = 49.102
save_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}}
WARNING: [filemgmt 56-12] File 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}} [get_filesets sim_1]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_ofdm' will take precedence over the same IP in location d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/resoure_demapping/demapping.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Resoure_Demapping/Demapping/demapping' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../fpga/vivaldo project/pucch-format-0/resoure_demapping/demapping/demapping/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/resoure_demapping/demapping/demapping/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/PUCCH-FORMAT-0'; using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/resoure_demapping'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/resoure_demapping/demapping.srcs/sources_1/ip/frame_sync_0/frame_sync_0.xci}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/resoure_demapping/demapping.srcs/sources_1/ip/frame_sync_0/frame_sync_0.xci}}
file delete -force {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/resoure_demapping/demapping.srcs/sources_1/ip/frame_sync_0.xcix}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [Ipptcl 7-571] The IP root directory is 'd:/'.
WARNING: [Ipptcl 7-571] The IP root directory is 'd:/'.
export_ip_user_files -of_objects  [get_files {{D:/../../fpga/vivaldo project/pucch-format-0/resoure_demapping/demapping/demapping/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../../fpga/vivaldo project/pucch-format-0/resoure_demapping/demapping/demapping/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/resoure_demapping} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/resoure_demapping} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/resoure_demapping'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/combine_rx_sym/combine_rx_sym.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Combine_RX_Sym/combine_rx_sym' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/combine_rx_sym} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] combine_fifo_generator_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/combine_rx_sym} {d:fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/combine_rx_sym'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/combine_rx_sym/combine_rx_sym'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/correlation/correlation.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Correlation/correlation' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/correlation/correlation/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/correlation/correlation/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA/Vivaldo Project/Correlation'; using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Correlation' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Correlation'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'correlation_xcorr_12_0' is locked:
* IP definition 'xcorr_12 (1.0)' for IP 'correlation_xcorr_12_0' (customized with software release 2019.2) was not found in the IP Catalog.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
WARNING: [Ipptcl 7-571] The IP root directory is 'd:/'.
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/correlation/correlation/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/correlation/correlation/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/correlation} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] correlation_cordic_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/correlation} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/correlation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/layer2_parameter/layer2_parameter.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Layer2_Parameter/layer2_parameter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/layer2_parameter/layer2_parameter.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/peak_search/peak_search.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Peak_Search/peak_search' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/peak_search/peak_search/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/peak_search/peak_search/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/peak_search/peak_search', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/peak_search/peak_search'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/peak_search/peak_search'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/peak_search/peak_search/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/peak_search/peak_search/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/peak_search} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/peak_search} {d:fpga/vivaldo project/pucch-format-0/peak_search/peak_search}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/peak_search'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/peak_search/peak_search'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/physical_control/physical_control.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Physical_control/physical_control' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/physical_control/physical_control/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/physical_control/physical_control/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/physical_control/physical_control', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/physical_control/physical_control'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/physical_control/physical_control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/physical_control/physical_control/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/physical_control/physical_control/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/physical_control} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/physical_control} {d:fpga/vivaldo project/pucch-format-0/physical_control/physical_control}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/physical_control'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/physical_control/physical_control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/rx_duplication/rx_duplication.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/RX_Duplication/rx_duplication' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../Xilinx/Vivado/2019.2/bin/fpga/vivaldo project/pucch format 0/pucch-format-0/rx_duplication/rx_duplication', nor could it be found using path 'D:/Xilinx/Vivado/2019.2/bin/fpga/vivaldo project/pucch format 0/pucch-format-0/rx_duplication/rx_duplication'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:Xilinx/Vivado/2019.2/bin/fpga/vivaldo project/pucch format 0/pucch-format-0/rx_duplication/rx_duplication'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication/component.xml}}
report_ip_status -name ip_status 
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/rx_duplication} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] rx_dup_mem_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/rx_duplication} {d:fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication} {d:Xilinx/Vivado/2019.2/bin/fpga/vivaldo project/pucch format 0/pucch-format-0/rx_duplication/rx_duplication}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/rx_duplication'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/rx_duplication/rx_duplication'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/Xilinx/Vivado/2019.2/bin/fpga/vivaldo project/pucch format 0/pucch-format-0/rx_duplication/rx_duplication'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/sync_cyclic/sync_cyclic.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Sync_cyclic/sync_cyclic' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/sync_cyclic} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/sync_cyclic} {d:fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/sync_cyclic'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/sync_cyclic/sync_cyclic'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/sync_cyclic}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/sync_cyclic'
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/cyclic_shift_gen' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/cyclic_shift_gen/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/cyclic_shift_gen/component.xml'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/tb_behav.wcfg', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/cyclic_shift_gen/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA/Vivaldo Project/Cyclic_Shift_Gen'; using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen' instead.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/cyclic_shift_gen/cyclic_shift.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/synth/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/sim/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sim_1/new/tb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/tb_behav.wcfg'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'modulo_12_1_nomalize'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'phase_gen_0'. Error during subcore creation.
WARNING: [IP_Flow 19-2162] IP 'base_sequence_0' is locked:
* IP definition 'base_sequence (1.0)' for IP 'base_sequence_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'base_sequence_0' contains one or more locked subcores.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/cyclic_shift_gen/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/cyclic_shift_gen/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen} -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] cyclic_cmpy_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
report_ip_status -name ip_status 
reset_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -sync -no_script -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cyclic_fifo_generator_0'...
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_gen.v} w ]
add_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_gen.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_shift_generator.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_shift_generator.v}}
file delete -force {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_shift_generator.v}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/frame_sync/frame_sync.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Frame_Synchronization/frame_sync' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/frame_synchronization/frame_sync', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/frame_synchronization/frame_sync'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/frame_synchronization/frame_sync'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/frame_sync} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/frame_sync} {d:fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync} {d:/FPGA/Vivaldo Project/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/frame_synchronization/frame_sync}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/frame_sync'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/frame_synchronization/frame_sync'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/OFDM_Demodulation/OFDM_Demodulation/ofdm_demodulation/project_1/fpga/vivaldo project/pucch format 0/pucch-format-0/frame_synchronization/frame_sync'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/base_seq' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/base_seq/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'phi_matrix_0' is locked:
* IP definition 'phi_matrix (1.0)' for IP 'phi_matrix_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'modulo_30_2' is locked:
* IP definition 'modulo_30 (1.0)' for IP 'modulo_30_2' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'scramble_sequence_1bit_0' is locked:
* IP definition 'scramble_sequence_1bit (1.0)' for IP 'scramble_sequence_1bit_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'modulo_30_1' is locked:
* IP definition 'modulo_30 (1.0)' for IP 'modulo_30_1' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'scramble_sequence_8bits_0' is locked:
* IP definition 'scramble_sequence_8bits (1.0)' for IP 'scramble_sequence_8bits_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'modulo_30_0' is locked:
* IP definition 'modulo_30 (1.0)' for IP 'modulo_30_0' (customized with software release 2019.2) was not found in the IP Catalog.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq'.)
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim/phi.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix
INFO: [VRFC 10-311] analyzing module extend_valid_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/new/modulo_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/sim/modulo_30_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit
INFO: [VRFC 10-311] analyzing module x1_x2_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/sim/scramble_sequence_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits
INFO: [VRFC 10-311] analyzing module x1_x2_init
WARNING: [VRFC 10-3609] overwriting previous definition of module 'x1_x2_init' [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_sequence
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:178]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:181]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:185]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/sim/modulo30_mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_0/sim/modulo30_mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim'
"xelab -wto 70eb194ddc414ddf8f7f5ccc0c0cce1d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 70eb194ddc414ddf8f7f5ccc0c0cce1d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:126]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:127]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:128]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:129]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:130]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:131]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:132]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:133]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:134]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:135]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:136]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:137]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:138]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:139]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:140]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:141]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:142]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:143]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:144]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:145]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:146]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:147]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:148]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:149]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:150]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:151]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:152]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:153]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:154]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:155]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=11,ai_type=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo30_mult_gen_0_arch of entity xil_defaultlib.modulo30_mult_gen_0 [modulo30_mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=6,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo30_mult_gen_1_arch of entity xil_defaultlib.modulo30_mult_gen_1 [modulo30_mult_gen_1_default]
Compiling module xil_defaultlib.modulo_30
Compiling module xil_defaultlib.modulo_30_0
Compiling module xil_defaultlib.x1_x2_init
Compiling module xil_defaultlib.scramble_sequence_8bits
Compiling module xil_defaultlib.scramble_sequence_8bits_0
Compiling module xil_defaultlib.modulo_30_1
Compiling module xil_defaultlib.scramble_sequence_1bit
Compiling module xil_defaultlib.scramble_sequence_1bit_0
Compiling module xil_defaultlib.modulo_30_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.extend_valid_new(number_cycles=9...
Compiling module xil_defaultlib.phi_matrix
Compiling module xil_defaultlib.phi_matrix_0
Compiling module xil_defaultlib.base_sequence
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/Vivaldo -notrace
couldn't read file "D:/FPGA/Vivaldo": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 30 00:29:31 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1519.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.base_sequence_0.phi_matrix_0.inst.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1519.000 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/base_seq/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/base_seq/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/base_seq} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] phi_matrix_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/phase_gen' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phase_gen/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'modulo_12_1_nomalize' is locked:
* IP definition 'modulo_12 (1.0)' for IP 'modulo_12_1_nomalize' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'dis_alpha_gen_0' is locked:
* IP definition 'dis_alpha_gen (1.0)' for IP 'dis_alpha_gen_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'alpha_modulo_12_0' is locked:
* IP definition 'modulo_12 (1.0)' for IP 'alpha_modulo_12_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'scramble_sequence_8bits_0' is locked:
* IP definition 'scramble_sequence_8bits (1.0)' for IP 'scramble_sequence_8bits_0' (customized with software release 2019.2) was not found in the IP Catalog.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen'.)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/new/modulo_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/sim/modulo_12_1_nomalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_12_1_nomalize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/new/dis_alpha_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis_alpha_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/sim/dis_alpha_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis_alpha_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/sim/alpha_modulo_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpha_modulo_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits
INFO: [VRFC 10-311] analyzing module x1_x2_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/new/phase_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_gen
INFO: [VRFC 10-311] analyzing module ack_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/ip/modulo12_mult_gen_1/sim/modulo12_mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo12_mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/ip/modulo12_mult_gen_2/sim/modulo12_mult_gen_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo12_mult_gen_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/ip/mult_gen_dis_alpha/sim/mult_gen_dis_alpha.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_dis_alpha'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim'
"xelab -wto b889a211ad334ddcb341d1e785b65c66 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b889a211ad334ddcb341d1e785b65c66 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:126]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:127]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:128]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:129]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:130]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:131]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:132]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:133]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:134]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:135]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:136]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:137]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:138]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:139]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:140]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:141]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:142]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:143]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:144]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:145]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:146]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:147]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:148]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:149]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:150]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:151]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:152]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:153]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:154]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:155]
WARNING: [VRFC 10-3283] element index 31 into 'temp_in' is out of bounds [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.x1_x2_init
Compiling module xil_defaultlib.scramble_sequence_8bits
Compiling module xil_defaultlib.scramble_sequence_8bits_0
Compiling module xil_defaultlib.ack_selection
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=9,ai_type=1,...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo12_mult_gen_2_arch of entity xil_defaultlib.modulo12_mult_gen_2 [modulo12_mult_gen_2_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=6,bi_width=4...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo12_mult_gen_1_arch of entity xil_defaultlib.modulo12_mult_gen_1 [modulo12_mult_gen_1_default]
Compiling module xil_defaultlib.modulo_12
Compiling module xil_defaultlib.alpha_modulo_12_0
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=4,bi_width=4...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_dis_alpha_arch of entity xil_defaultlib.mult_gen_dis_alpha [mult_gen_dis_alpha_default]
Compiling module xil_defaultlib.dis_alpha_gen
Compiling module xil_defaultlib.dis_alpha_gen_0
Compiling module xil_defaultlib.modulo_12_1_nomalize
Compiling module xil_defaultlib.phase_gen
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1519.000 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phase_gen/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phase_gen/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/phase_gen} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] modulo_12_1_nomalize has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/synth/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/sim/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sim_1/new/tb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/tb_behav.wcfg'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'modulo_12_1_nomalize'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'phase_gen_0'. Error during subcore creation.
WARNING: [IP_Flow 19-2162] IP 'base_sequence_0' is locked:
* IP definition 'base_sequence_v1_0 (1.0)' for IP 'base_sequence_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_ofdm/ctr_ofdm.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_time_domain_edit/ctr_ofdm' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../../fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../../fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../../fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../../fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../../fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/dis_alpha_gen/dis_alpha_gen/dis_alpha_gen.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/dis_alpha_gen/dis_alpha_gen/dis_alpha_gen.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_ofdm.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft/ctr_ofdm' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft} {d:fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm} {d:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm} {d:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/all_sub_ips/ctr_pre_fft/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_ofdm/ctr_ofdm'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/dis_alpha_gen/dis_alpha_gen.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/dis_alpha_gen/dis_alpha_gen.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_12/modulo_12.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/modulo_12' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_12/modulo_12.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/modulo_30/modulo_n.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/modulo_30' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/cyclic_shift_gen/cyclic_shift_generator.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/modulo_n', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/cyclic_shift_gen/cyclic_shift_generator.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/modulo_n'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/cyclic_shift_gen/cyclic_shift_generator.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/modulo_n'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/modulo_30} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] modulo30_mult_gen_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/modulo_30} {d:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/cyclic_shift_gen/cyclic_shift_generator.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/modulo_n}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/all_sub_ips/modulo_30'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/modulo_30'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/cyclic_shift_gen/cyclic_shift_generator.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/modulo_n'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen/phase_gen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phase_gen'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phi_matrix/phi_matrix.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/phi_matrix' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phi_matrix/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phi_matrix'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phi_matrix/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen/phi_matrix/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/phi_matrix} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] blk_mem_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phi_matrix}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/phi_matrix'
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit/scamble_sequence.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_1bit', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_1bit'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_1bit'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_1bit/scamble_sequence.sim/sim_1/behav/xsim/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/scamble_sequence_8bits/scamble_sequence.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_8bits' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence', nor could it be found using path 'D:/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/scamble_sequence_8bits} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/scamble_sequence_8bits} {d:fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits} {d:fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/all_sub_ips/scamble_sequence_8bits'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence_8bits'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch format 0/pucch-format-0/cyclic_shift_generator/scamble_sequence'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/xcorr_12/xcorr_12.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Correlation/xcorr_12/xcorr_12' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/../fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12/component.xml', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/../fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12', nor could it be found using path 'D:/fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/../fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12/component.xml}}] -no_script -reset -force -quiet
remove_files  {{D:/../fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12/component.xml}}
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/xcorr_12} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] xcorr_cmpy_11 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface clk [ipx::current_core]
ipx::remove_bus_interface rst [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/all_sub_ips/xcorr_12} {d:fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/all_sub_ips/xcorr_12'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/fpga/vivaldo project/pucch-format-0/correlation/xcorr_12/xcorr_12'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/synth/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/modulo_12_1_nomalize.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/dis_alpha_gen_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/alpha_modulo_12_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/sim/phase_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen.srcs/sim_1/new/tb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'phase_gen_0' generated file not found 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/tb_behav.wcfg'. Please regenerate to continue.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'modulo_12_1_nomalize'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
CRITICAL WARNING: [IP_Flow 19-3577] Failed to recreate IP instance 'phase_gen_0'. Error during subcore creation.
WARNING: [IP_Flow 19-2162] IP 'base_sequence_0' is locked:
* IP definition 'base_sequence_v1_0 (1.0)' for IP 'base_sequence_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:base_sequence:1.0 [get_ips  base_sequence_0] -log ip_upgrade.log
Upgrading 'base_sequence_0'
INFO: [IP_Flow 19-3422] Upgraded base_sequence_0 (base_sequence_v1_0 1.0) from revision 4 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'base_sequence_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_sequence_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-3422] Upgraded phi_matrix_0 (phi_matrix_v1_0 1.0) from revision 3 to revision 2
INFO: [IP_Flow 19-3422] Upgraded scramble_sequence_8bits_0 (scramble_sequence_8bits_v1_0 1.0) from revision 4 to revision 2
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.969 ; gain = 37.281
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name phase_gen -vendor xilinx.com -library user -version 1.0 -module_name cyc_phase_gen_0 -dir {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cyc_phase_gen_0}] [get_ips cyc_phase_gen_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cyc_phase_gen_0' to 'cyc_phase_gen_0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cyc_phase_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}]
generate_target all [get_files  {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cyc_phase_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cyc_phase_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cyc_phase_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cyc_phase_gen_0'...
INFO: [IP_Flow 19-3422] Upgraded scramble_sequence_8bits_0 (scramble_sequence_8bits_v1_0 1.0) from revision 4 to revision 2
export_ip_user_files -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0/phase_gen_0.xci}}
file delete -force {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/phase_gen_0}
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
generate_target Simulation [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_ip_user_files -of_objects [get_files {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/FPGA/Vivaldo'
WARNING: [Vivado 12-818] No files matched 'Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci'
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/v1_base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/v1_base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe}}
file delete -force {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/v1_base_sequence_0/base_sequence.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi.coe}
reset_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}]
ERROR: [IP_Flow 19-542] Reset of the IP CORE failed.

reset_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}] -sync -no_script -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'base_sequence_0'...
INFO: [IP_Flow 19-3422] Upgraded phi_matrix_0 (phi_matrix_v1_0 1.0) from revision 3 to revision 2
INFO: [IP_Flow 19-3422] Upgraded scramble_sequence_8bits_0 (scramble_sequence_8bits_v1_0 1.0) from revision 4 to revision 2
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_sequence_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/cyc_phase_gen_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}] -sync -no_script -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cyclic_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cyclic_fifo_generator_0'...
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/cyclic_fifo_generator_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}]
export_ip_user_files -of_objects  [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -sync -no_script -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cyclic_cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cyclic_cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cyclic_cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cyclic_cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cyclic_cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cyclic_cmpy_0'...
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/cyclic_cmpy_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim/phi.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/sim/cyclic_fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/new/modulo_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/sim/modulo_12_1_nomalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_12_1_nomalize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/new/dis_alpha_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis_alpha_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/sim/dis_alpha_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis_alpha_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/sim/alpha_modulo_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpha_modulo_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits
INFO: [VRFC 10-311] analyzing module x1_x2_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_gen
INFO: [VRFC 10-311] analyzing module ack_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/sim/cyc_phase_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyc_phase_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix
INFO: [VRFC 10-311] analyzing module extend_valid_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/new/modulo_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/sim/modulo_30_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit
INFO: [VRFC 10-311] analyzing module x1_x2_init
WARNING: [VRFC 10-3609] overwriting previous definition of module 'x1_x2_init' [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/sim/scramble_sequence_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_sequence
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v:178]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v:181]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v:185]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/sim/base_sequence_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_sequence_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/new/cyclic_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyclic_cmpy_0/sim/cyclic_cmpy_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cyclic_cmpy_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/ip/modulo12_mult_gen_1/sim/modulo12_mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo12_mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/ip/modulo12_mult_gen_2/sim/modulo12_mult_gen_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo12_mult_gen_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/ip/mult_gen_dis_alpha/sim/mult_gen_dis_alpha.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_dis_alpha'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/sim/modulo30_mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_0/sim/modulo30_mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim'
"xelab -wto abd24ebd72bd4eaa884be561f529c56d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abd24ebd72bd4eaa884be561f529c56d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package cmpy_v6_0_18.cmpy_v6_0_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package cmpy_v6_0_18.cmpy_v6_0_18_pkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=11,ai_type=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo30_mult_gen_0_arch of entity xil_defaultlib.modulo30_mult_gen_0 [modulo30_mult_gen_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=6,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo30_mult_gen_1_arch of entity xil_defaultlib.modulo30_mult_gen_1 [modulo30_mult_gen_1_default]
Compiling module xil_defaultlib.modulo_30
Compiling module xil_defaultlib.modulo_30_0
Compiling module xil_defaultlib.x1_x2_init
Compiling module xil_defaultlib.scramble_sequence_8bits
Compiling module xil_defaultlib.scramble_sequence_8bits_0
Compiling module xil_defaultlib.modulo_30_1
Compiling module xil_defaultlib.scramble_sequence_1bit
Compiling module xil_defaultlib.scramble_sequence_1bit_0
Compiling module xil_defaultlib.modulo_30_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.extend_valid_new(number_cycles=9...
Compiling module xil_defaultlib.phi_matrix
Compiling module xil_defaultlib.phi_matrix_0
Compiling module xil_defaultlib.base_sequence
Compiling module xil_defaultlib.base_sequence_0
Compiling module xil_defaultlib.ack_selection
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=9,ai_type=1,...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo12_mult_gen_2_arch of entity xil_defaultlib.modulo12_mult_gen_2 [modulo12_mult_gen_2_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=6,bi_width=4...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture modulo12_mult_gen_1_arch of entity xil_defaultlib.modulo12_mult_gen_1 [modulo12_mult_gen_1_default]
Compiling module xil_defaultlib.modulo_12
Compiling module xil_defaultlib.alpha_modulo_12_0
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=4,bi_width=4...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_dis_alpha_arch of entity xil_defaultlib.mult_gen_dis_alpha [mult_gen_dis_alpha_default]
Compiling module xil_defaultlib.dis_alpha_gen
Compiling module xil_defaultlib.dis_alpha_gen_0
Compiling module xil_defaultlib.modulo_12_1_nomalize
Compiling module xil_defaultlib.phase_gen
Compiling module xil_defaultlib.cyc_phase_gen_0
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.cyclic_fifo_generator_0
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_18.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_synth [\cmpy_v6_0_18_synth(c_xdevicefam...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18_viv [\cmpy_v6_0_18_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity cmpy_v6_0_18.cmpy_v6_0_18 [\cmpy_v6_0_18(c_xdevicefamily="v...]
Compiling architecture cyclic_cmpy_0_arch of entity xil_defaultlib.cyclic_cmpy_0 [cyclic_cmpy_0_default]
Compiling module xil_defaultlib.cyclic_gen
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/Vivaldo -notrace
couldn't read file "D:/FPGA/Vivaldo": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 30 00:48:23 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2069.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.cyclic_gen0.v1_base_sequence_0.inst.phi_matrix_0.inst.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2069.988 ; gain = 0.000
ipx::package_project -root_dir {d:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen} -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] cyclic_cmpy_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu118:part0:2.3'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/cyclic_shift_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/pucch0/pucch0.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/PUCCH0_IP/pucch0' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/FPGA/PUCCH-FORMAT-0'; using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0' instead.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/pucch0/pucch0.ip_user_files', nor could it be found using path 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/PUCCH0_IP/pucch0/pucch0_integra.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/pucch0'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pucch0.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pucch0_frame_sync_0_4
pucch0_cyclic_0_0
pucch0_sync_cyclic_0_0
pucch0_demapping_0_0
pucch0_rx_duplication_0_0
pucch0_combine_rx_sym_0_0
pucch0_correlation_0_0
pucch0_frame_sync_0_3
pucch0_cyclic_0_1
pucch0_ofdm_demodulation_v2_0_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.051 ; gain = 0.000
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/pucch0'.)
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm
