"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",8,0
"cycle_stride_1",16,0
"extent_0",4,0
"cycle_stride_0",4,0
"mux_write","buf_input_10_to_buf_output_3_ubuf_sram"
"data_starting_addr",0,0
"data_stride_2",0,0
"data_stride_1",1,0
"data_stride_0",0,0
"write","buf_input_10_to_buf_output_3_ubuf_sram"
"data_starting_addr",0,0
"data_stride_2",0,0
"data_stride_1",4,0
"data_stride_0",1,0
"read","buf_input_10_to_buf_output_3_ubuf_0_agg"
"data_starting_addr",2,0
"data_stride_2",0,0
"data_stride_1",16,0
"data_stride_0",4,0
"read","buf_input_10_to_buf_output_3_ubuf_0_agg"
"data_starting_addr",0,0
"data_stride_2",0,0
"data_stride_1",16,0
"data_stride_0",4,0
"read","buf_input_10_to_buf_output_3_ubuf_0_agg"
"data_starting_addr",1,0
"data_stride_2",0,0
"data_stride_1",16,0
"data_stride_0",4,0
"read","buf_input_10_to_buf_output_3_ubuf_0_agg"
"data_starting_addr",3,0
"data_stride_2",0,0
"data_stride_1",16,0
"data_stride_0",4,0
