read -sv run_verilog_mid/adder_32b_9_94_d680c515556d7e32e96cb70e8c9052a3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_94_d680c515556d7e32e96cb70e8c9052a3_yosys.v
