<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/wembly/development/github/wemblykj/FPGA/FPGA_System86/src/platform/xilinx/xsystem86/tilegen_subsystem_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tilegen_subsystem_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="25" />
   <wvobject fp_name="/tilegen_subsystem_tb/timing/rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_48M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_48M</obj_property>
      <obj_property name="ObjectShortName">CLK_48M</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_24M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_24M</obj_property>
      <obj_property name="ObjectShortName">CLK_24M</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_12M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_12M</obj_property>
      <obj_property name="ObjectShortName">CLK_12M</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_6M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_6M</obj_property>
      <obj_property name="ObjectShortName">CLK_6M</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_6MD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_6MD</obj_property>
      <obj_property name="ObjectShortName">CLK_6MD</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nVSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVSYNC</obj_property>
      <obj_property name="ObjectShortName">nVSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nHSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHSYNC</obj_property>
      <obj_property name="ObjectShortName">nHSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nHBLANK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHBLANK</obj_property>
      <obj_property name="ObjectShortName">nHBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nVBLANK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVBLANK</obj_property>
      <obj_property name="ObjectShortName">nVBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nHRESET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHRESET</obj_property>
      <obj_property name="ObjectShortName">nHRESET</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nVRESET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVRESET</obj_property>
      <obj_property name="ObjectShortName">nVRESET</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/BLANKING" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BLANKING</obj_property>
      <obj_property name="ObjectShortName">BLANKING</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/nCOMPSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nCOMPSYNC</obj_property>
      <obj_property name="ObjectShortName">nCOMPSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_8V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_8V</obj_property>
      <obj_property name="ObjectShortName">CLK_8V</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_4V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_4V</obj_property>
      <obj_property name="ObjectShortName">CLK_4V</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_1V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_1V</obj_property>
      <obj_property name="ObjectShortName">CLK_1V</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_4H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_4H</obj_property>
      <obj_property name="ObjectShortName">CLK_4H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_2H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_2H</obj_property>
      <obj_property name="ObjectShortName">CLK_2H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_1H</obj_property>
      <obj_property name="ObjectShortName">CLK_1H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_n1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_n1H</obj_property>
      <obj_property name="ObjectShortName">CLK_n1H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_S2H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_S2H</obj_property>
      <obj_property name="ObjectShortName">CLK_S2H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_S1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_S1H</obj_property>
      <obj_property name="ObjectShortName">CLK_S1H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/CLK_nS1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_nS1H</obj_property>
      <obj_property name="ObjectShortName">CLK_nS1H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/timing/cus27_hblank" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cus27_hblank</obj_property>
      <obj_property name="ObjectShortName">cus27_hblank</obj_property>
   </wvobject>
</wave_config>
