read -sv run_verilog_mid/adder_32b_10_100_2a5a0ebdbd117161b636ad5cd1801c77.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_100_2a5a0ebdbd117161b636ad5cd1801c77_yosys.v
