5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd fsm1.vcd -o fsm1.cdd -y lib -v fsm1.v -F fsm
3 0 $root $root NA 0 0
3 0 main main fsm1.v 1 45
2 1 41 7000a 1 0 20004 0 0 1 4 0
2 2 41 10003 0 1 400 0 0 clk
2 3 41 1000a 1 37 1006 1 2
2 4 42 1c001e 23 1 1c 0 0 clk
2 5 42 1b001b 23 1b 2002c 4 0 1 2 2
2 6 42 150017 0 1 400 0 0 clk
2 7 42 15001e 23 37 602e 5 6
2 8 42 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 9 42 120012 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 10 42 100013 47 2c 2000a 8 9 32 2 aa aa aa aa aa aa aa aa
1 clk 0 3 83000b 1 1 1102
1 reset 0 4 3000b 1 1 1002
1 head 0 5 3000b 1 1 1102
1 tail 0 6 3000b 1 1 1102
1 valid 0 7 3000b 1 1 1102
4 7 10 10
4 10 7 0
4 3 10 10
3 0 fsm main.fsm lib/fsm.v 1 35
2 11 23 36003f 5 1 c 0 0 next_state
2 12 23 290032 1 32 4 0 0 STATE_IDLE
2 13 23 210032 6 1a 200cc 11 12 32 2 aa aa aa aa aa aa aa aa
2 14 23 210025 2 1 c 0 0 reset
2 15 23 21003f 6 19 201cc 13 14 2 2 a
2 16 23 18001c 0 1 400 0 0 state
2 17 23 18003f 11 38 600e 15 16
2 18 23 110015 23 1 c 0 0 clock
2 19 23 9000f 0 2a 20000 0 0 1 2 2
2 20 23 90015 35 27 2100a 18 19 1 2 2
2 21 28 3d0046 1 32 4 0 0 STATE_IDLE
2 22 28 300039 1 32 8 0 0 STATE_HEAD
2 23 28 1f0039 3 1a 2010c 21 22 32 2 aa aa aa aa aa aa aa aa
2 24 28 28002b 3 1 c 0 0 head
2 25 28 200024 3 1 c 0 0 valid
2 26 28 20002b 3 8 2024c 24 25 1 2 2
2 27 28 1f0046 3 19 2024c 23 26 2 2 a
2 28 28 12001b 0 1 400 0 0 next_state
2 29 28 120046 3 37 600e 27 28
2 30 29 3d0046 1 32 8 0 0 STATE_DATA
2 31 29 300039 1 32 8 0 0 STATE_TAIL
2 32 29 1f0039 1 1a 20208 30 31 32 2 aa aa aa aa aa aa aa aa
2 33 29 28002b 1 1 18 0 0 tail
2 34 29 200024 1 1 18 0 0 valid
2 35 29 20002b 1 8 20238 33 34 1 2 2
2 36 29 1f0046 1 19 20238 32 35 2 2 a
2 37 29 12001b 0 1 400 0 0 next_state
2 38 29 120046 1 37 602a 36 37
2 39 30 3d0046 0 32 10 0 0 STATE_DATA
2 40 30 300039 0 32 10 0 0 STATE_TAIL
2 41 30 1f0039 0 1a 20030 39 40 32 2 aa aa aa aa aa aa aa aa
2 42 30 28002b 0 1 10 0 0 tail
2 43 30 200024 0 1 10 0 0 valid
2 44 30 20002b 0 8 20030 42 43 1 2 2
2 45 30 1f0046 0 19 20030 41 44 2 2 a
2 46 30 12001b 0 1 400 0 0 next_state
2 47 30 120046 0 37 6022 45 46
2 48 31 3d0046 1 32 4 0 0 STATE_IDLE
2 49 31 300039 1 32 8 0 0 STATE_HEAD
2 50 31 1f0039 1 1a 20104 48 49 32 2 aa aa aa aa aa aa aa aa
2 51 31 28002b 1 1 4 0 0 head
2 52 31 200024 1 1 4 0 0 valid
2 53 31 20002b 1 8 20044 51 52 1 2 2
2 54 31 1f0046 1 19 20044 50 53 2 2 a
2 55 31 12001b 0 1 400 0 0 next_state
2 56 31 120046 1 37 6006 54 55
2 57 31 5000e 1 32 8 0 0 STATE_TAIL
2 58 27 9000d d 1 e 0 0 state
2 59 31 0 2 2d 2420e 57 58 1 2 2
2 60 30 5000e 1 32 8 0 0 STATE_DATA
2 61 30 0 2 2d 20206 60 58 1 2 2
2 62 29 5000e 1 32 8 0 0 STATE_HEAD
2 63 29 0 3 2d 2020e 62 58 1 2 2
2 64 28 5000e 1 32 4 0 0 STATE_IDLE
2 65 28 0 6 2d 2014e 64 58 1 2 2
2 66 25 230026 3 1 c 0 0 tail
2 67 25 230026 0 2a 20000 0 0 1 2 2
2 68 25 230026 3 29 20008 66 67 1 2 2
2 69 25 1a001e 3 1 c 0 0 valid
2 70 25 1a001e 0 2a 20000 0 0 1 2 2
2 71 25 1a001e 3 29 20008 69 70 1 2 2
2 72 25 120015 3 1 c 0 0 head
2 73 25 120015 0 2a 20000 0 0 1 2 2
2 74 25 120015 3 29 20008 72 73 1 2 2
2 75 25 9000d 5 1 c 0 0 state
2 76 25 9000d 0 2a 20000 0 0 1 2 2
2 77 25 9000d 5 29 20008 75 76 1 2 2
2 78 25 90015 6 2b 20008 74 77 1 2 2
2 79 25 9001e 6 2b 20008 71 78 1 2 2
2 80 25 90026 d 2b 2100a 68 79 1 2 2
2 81 0 0 5 1 f00e 0 0 next_state
2 82 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 STATE_HEAD 0 0 80000 32 1 1 0 0 0 0 0 0 0
1 STATE_DATA 0 0 80000 32 1 4 0 0 0 0 0 0 0
1 STATE_TAIL 0 0 80000 32 1 5 0 0 0 0 0 0 0
1 clock 0 9 a 1 1 1102
1 reset 0 10 a 1 1 1002
1 head 0 11 a 1 1 1102
1 tail 0 12 a 1 1 1102
1 valid 0 13 a 1 1 1102
1 state 0 20 3000b 2 1 330a
1 next_state 0 21 83000b 2 1 330a
4 82 82 82
4 81 81 81
4 17 20 20
4 20 17 0
4 56 80 80
4 59 56 80
4 47 80 80
4 61 47 59
4 38 80 80
4 63 38 61
4 29 80 80
4 65 29 63
4 80 65 0
6 82 81 1 02,04,04,,01,81,81030106
