--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: top_map.vhd
-- /___/   /\     Timestamp: Sat Jan 19 20:27:14 2019
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf top.pcf -rpw 100 -tpw 0 -ar Structure -tm top -w -dir netgen/map -ofmt vhdl -sim top_map.ncd top_map.vhd 
-- Device	: 3s500efg320-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: top_map.ncd
-- Output file	: C:\Xilinx\iluminacin3\netgen\map\top_map.vhd
-- # of Entities	: 1
-- Design Name	: top
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity top is
  port (
    clk : in STD_LOGIC := 'X'; 
    VSYNC : out STD_LOGIC; 
    rst : in STD_LOGIC := 'X'; 
    HSYNC : out STD_LOGIC; 
    disp : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    anod : inout STD_LOGIC_VECTOR ( 3 downto 0 ); 
    led2 : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    RGB : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    pulsador : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    texto : in STD_LOGIC_VECTOR ( 2 downto 0 ) 
  );
end top;

architecture Structure of top is
  signal clk_BUFGP : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_1_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_3_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_5_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_7_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_9_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_11_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_13_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_Q : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0001 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0003 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0009 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0013 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0016 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_9026 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_9027 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_9028 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_9030 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_9031 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_9033 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_9034 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_9035 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_9037 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_9038 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_9039 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_9040 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_9041 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_9042 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_9043 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_9044 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_9046 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_9047 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_9048 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_9049 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_9050 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_9051 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_9052 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_9054 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_9055 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0018 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0021 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0032 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0038 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0020 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0026 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0025 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0037 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0002 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0007 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0027 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0001 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0004 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0006 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0008 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0010 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_1_9252 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_9253 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_9254 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0014 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0017 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_1_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_1_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_3_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_3_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_5_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_5_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_7_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_7_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_9_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_9_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_11_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_11_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_13_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_13_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_15_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_15_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_17_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_17_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_19_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_19_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_21_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_21_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_23_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_23_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_25_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_25_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_27_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_27_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_29_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1 : STD_LOGIC; 
  signal Inst_Pantalla_Result_31_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0019 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0022 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0023 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0024 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_1_9347 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_1_9349 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_1_9350 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_9352 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0029 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0031 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0034 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_cmp_le0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0028 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0033 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0012 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0030 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_cmp_le0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_1_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_3_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_5_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_7_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_9_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_11_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_13_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_15_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_17_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_19_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_21_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_23_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_25_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_27_Q : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0000 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0004 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016 : STD_LOGIC; 
  signal rst_IBUF_9685 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_9686 : STD_LOGIC; 
  signal Inst_control_led2_0_not0001 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_9695 : STD_LOGIC; 
  signal anod_1_OBUF_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux0000111_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_0_Q : STD_LOGIC; 
  signal Inst_Pantalla_RGB_2_Q : STD_LOGIC; 
  signal texto_0_IBUF_9710 : STD_LOGIC; 
  signal texto_1_IBUF_9711 : STD_LOGIC; 
  signal texto_2_IBUF_9712 : STD_LOGIC; 
  signal pulsador_0_IBUF_9713 : STD_LOGIC; 
  signal pulsador_1_IBUF_9714 : STD_LOGIC; 
  signal pulsador_2_IBUF_9715 : STD_LOGIC; 
  signal Inst_Pantalla_clk251 : STD_LOGIC; 
  signal Inst_Pantalla_clk25_9717 : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state1 : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state_9719 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux00007 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_cmp_eq0000_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_cmp_eq0000 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_4_mux000086_0 : STD_LOGIC; 
  signal N134_0 : STD_LOGIC; 
  signal N132_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_4_mux000031_0 : STD_LOGIC; 
  signal N160_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000041_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000015_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux0000183 : STD_LOGIC; 
  signal N156_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_6_mux000047_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_6_mux0000152_0 : STD_LOGIC; 
  signal N138_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_N36 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux000011 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux000081 : STD_LOGIC; 
  signal N136_0 : STD_LOGIC; 
  signal N154_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_2_mux000038_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_2_mux0000108_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_cmp_eq0000_9766 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and000050 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal Inst_control_N3 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_mux0001_3_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_mux0000_3_0 : STD_LOGIC; 
  signal N22_0 : STD_LOGIC; 
  signal N30_0 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N59_0 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal N62_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_cmp_eq00001_SW5_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025224_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025209_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002536_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025198_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0061_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0068_0 : STD_LOGIC; 
  signal N85_0 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025360_SW0_O : STD_LOGIC; 
  signal N112_0 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_9791 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025619_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025437_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251094_SW1_SW0_O : STD_LOGIC; 
  signal N99_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251040_0 : STD_LOGIC; 
  signal N100_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025849_0 : STD_LOGIC; 
  signal hora1_0_0 : STD_LOGIC; 
  signal N89_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0025 : STD_LOGIC; 
  signal N71_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251094_SW0_SW0_O : STD_LOGIC; 
  signal N97_0 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_not0001_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025107_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025112_0 : STD_LOGIC; 
  signal Inst_Pantalla_N61_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0063 : STD_LOGIC; 
  signal Inst_Pantalla_N13 : STD_LOGIC; 
  signal hora2_0_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025348_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025322_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025377_O : STD_LOGIC; 
  signal hora2_1_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025367_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025410_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025122_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025149_0 : STD_LOGIC; 
  signal N34_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025164_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025135_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025136_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025146_0 : STD_LOGIC; 
  signal min2_1_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025497_0 : STD_LOGIC; 
  signal Inst_Pantalla_N34_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025486_SW0_O : STD_LOGIC; 
  signal min2_0_0 : STD_LOGIC; 
  signal Inst_Pantalla_N63_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025480_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025510_0 : STD_LOGIC; 
  signal Inst_Pantalla_N59 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0027_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025274_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0026_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0032_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025252_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025258_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025348_SW0_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025325_0 : STD_LOGIC; 
  signal N120_0 : STD_LOGIC; 
  signal hora2_2_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025292_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025239_SW0_SW0_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002575_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025553_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025552_O : STD_LOGIC; 
  signal N105_0 : STD_LOGIC; 
  signal N104_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025561_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025452_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025458_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025473_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2c_cmp_eq0007_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025592_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025536_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025645_O : STD_LOGIC; 
  signal N83_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025660_0 : STD_LOGIC; 
  signal min1_2_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025706_O : STD_LOGIC; 
  signal min1_1_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0062 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025719_0 : STD_LOGIC; 
  signal min2_2_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025576_O : STD_LOGIC; 
  signal N114_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025489_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025745_SW0_O : STD_LOGIC; 
  signal N87_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025747_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0073 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025669_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025677_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025666_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025686_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025776_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025758_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025753_0 : STD_LOGIC; 
  signal N79_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025784_0 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025881_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025821_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025926_O : STD_LOGIC; 
  signal hora1_1_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025939_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025289_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025860_O : STD_LOGIC; 
  signal N81_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025875_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025887_SW1_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025887_0 : STD_LOGIC; 
  signal Inst_Pantalla_N62 : STD_LOGIC; 
  signal N75_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025993_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_0_1_SW0_O : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_0_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_2_1_SW0_O : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_2_0 : STD_LOGIC; 
  signal N93_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_cmp_lt00001_SW3_O : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_3_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_26_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_31_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_3_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_8_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_0_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_11_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_18_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_68_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_65_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_76_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_57_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_49_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_46_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_95_0 : STD_LOGIC; 
  signal N73_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002546_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002552_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00254_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00259_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002525_O : STD_LOGIC; 
  signal N32_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002568_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002556_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025976_O : STD_LOGIC; 
  signal N77_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251002_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025967_O : STD_LOGIC; 
  signal N107_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251121_SW1_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025896_0 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025906_SW0_O : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025906_O : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and0000 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_mux0000_3_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_mux0001_1_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_4_2_bdd0 : STD_LOGIC; 
  signal Inst_digital_clock_top_Madd_hora2_addsub0000_cy_1_0 : STD_LOGIC; 
  signal dorfel_0_Q : STD_LOGIC; 
  signal Inst_control_N01_0 : STD_LOGIC; 
  signal dorfel_2_0 : STD_LOGIC; 
  signal Inst_control_N11_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_cmp_eq0000 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_mux0000_1_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_mux0000_3_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_mux0000_2_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_Madd_contador_addsub0000_cy_1_0 : STD_LOGIC; 
  signal Inst_control_led2_0_mux000417_9998 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004213_9999 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004216_0 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004231_10001 : STD_LOGIC; 
  signal N150_0 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004234_10003 : STD_LOGIC; 
  signal N144_0 : STD_LOGIC; 
  signal N142_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_1_0 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_0_mux000048_0 : STD_LOGIC; 
  signal N152_0 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_0_mux000011_0 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N158_0 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_DXMUX_10269 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_XORF_10267 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYINIT_10266 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_DYMUX_10252 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_XORG_10250 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_8_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYSELF_10248 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYMUXFAST_10247 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYAND_10246 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_FASTCARRY_10245 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYMUXG2_10244 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYMUXF2_10243 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_LOGIC_ZERO_10242 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CYSELG_10233 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_SRINV_10231 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_CLKINV_10230 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_DXMUX_10165 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_XORF_10163 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYINIT_10162 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_DYMUX_10148 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_XORG_10146 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_4_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYSELF_10144 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYMUXFAST_10143 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYAND_10142 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_FASTCARRY_10141 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYMUXG2_10140 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYMUXF2_10139 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_LOGIC_ZERO_10138 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CYSELG_10129 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_SRINV_10127 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_4_CLKINV_10126 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_DXMUX_10217 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_XORF_10215 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYINIT_10214 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_DYMUX_10200 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_XORG_10198 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_6_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYSELF_10196 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYMUXFAST_10195 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYAND_10194 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_FASTCARRY_10193 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYMUXG2_10192 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYMUXF2_10191 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_LOGIC_ZERO_10190 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CYSELG_10181 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_SRINV_10179 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_6_CLKINV_10178 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_DXMUX_10425 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_XORF_10423 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYINIT_10422 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_DYMUX_10408 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_XORG_10406 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_14_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYSELF_10404 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYMUXFAST_10403 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYAND_10402 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_FASTCARRY_10401 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYMUXG2_10400 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYMUXF2_10399 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_LOGIC_ZERO_10398 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CYSELG_10389 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_SRINV_10387 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_CLKINV_10386 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_DXMUX_10470 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_XORF_10468 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_LOGIC_ZERO_10467 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_CYINIT_10466 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_CYSELF_10457 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_DYMUX_10451 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_XORG_10449 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_16_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_17_rt_10446 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_SRINV_10438 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_16_CLKINV_10437 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_DXMUX_10321 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_XORF_10319 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYINIT_10318 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_DYMUX_10304 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_XORG_10302 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_10_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYSELF_10300 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYMUXFAST_10299 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYAND_10298 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_FASTCARRY_10297 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYMUXG2_10296 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYMUXF2_10295 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_LOGIC_ZERO_10294 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CYSELG_10285 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_SRINV_10283 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_10_CLKINV_10282 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_DXMUX_10373 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_XORF_10371 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYINIT_10370 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_DYMUX_10356 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_XORG_10354 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_12_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYSELF_10352 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYMUXFAST_10351 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYAND_10350 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_FASTCARRY_10349 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYMUXG2_10348 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYMUXF2_10347 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_LOGIC_ZERO_10346 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CYSELG_10337 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_SRINV_10335 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_12_CLKINV_10334 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_DXMUX_10113 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_XORF_10111 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYINIT_10110 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_F : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_DYMUX_10096 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_XORG_10094 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_2_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYSELF_10092 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYMUXFAST_10091 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYAND_10090 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_FASTCARRY_10089 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYMUXG2_10088 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYMUXF2_10087 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_LOGIC_ZERO_10086 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CYSELG_10077 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_SRINV_10075 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_2_CLKINV_10074 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_DXMUX_10061 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_XORF_10059 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_LOGIC_ONE_10058 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_CYINIT_10057 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_CYSELF_10048 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_BXINV_10046 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_DYMUX_10041 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_XORG_10039 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_CYMUXG_10038 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcount_count_cy_0_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_LOGIC_ZERO_10036 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_CYSELG_10027 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_G : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_SRINV_10025 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_0_CLKINV_10024 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0021_CYINIT_12505 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0021_CY0F_12504 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0021_CYSELF_12495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ZERO_12566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELF_12556 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXFAST_12555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYAND_12554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_FASTCARRY_12553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXG2_12552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXF2_12551 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ONE_12550 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELG_12542 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_13_12541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_13_12455 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELF_12454 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXFAST_12453 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYAND_12452 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_FASTCARRY_12451 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXG2_12450 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXF2_12449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO_12448 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELG_12442 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_12_12441 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_12_12485 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELF_12484 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXFAST_12483 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYAND_12482 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_FASTCARRY_12481 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXG2_12480 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXF2_12479 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO_12478 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELG_12470 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_6_12469 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ZERO_12338 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYINIT_12337 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELF_12329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_13_12328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_BXINV_12327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYMUXG_12326 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ONE_12324 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELG_12315 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_rt_12314 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_13_12425 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELF_12424 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXFAST_12423 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYAND_12422 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_FASTCARRY_12421 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXG2_12420 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXF2_12419 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO_12418 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELG_12412 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_12_12411 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0018_CYINIT_12308 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0018_CY0F_12307 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0018_CYSELF_12298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ZERO_12369 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_11_12361 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELF_12360 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXFAST_12359 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYAND_12358 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_FASTCARRY_12357 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXG2_12356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXF2_12355 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ONE_12354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELG_12345 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_rt_12344 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ZERO_12400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELF_12390 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXFAST_12389 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYAND_12388 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_FASTCARRY_12387 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXG2_12386 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXF2_12385 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ONE_12384 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELG_12376 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_11_12375 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ZERO_12535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYINIT_12534 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELF_12526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_16_12525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_BXINV_12524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYMUXG_12523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ONE_12521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELG_12512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ONE_12793 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_rt_12784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELF_12783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXFAST_12782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYAND_12781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_FASTCARRY_12780 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXG2_12779 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXF2_12778 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ZERO_12777 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELG_12771 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_14_12770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_17_12818 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELF_12817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXFAST_12816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYAND_12815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_FASTCARRY_12814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXG2_12813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXF2_12812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO_12811 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELG_12805 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_16_12804 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_17_12848 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELF_12847 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXFAST_12846 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYAND_12845 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_FASTCARRY_12844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXG2_12843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXF2_12842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO_12841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELG_12835 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_16_12834 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_15_12682 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELF_12681 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXFAST_12680 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYAND_12679 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_FASTCARRY_12678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXG2_12677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXF2_12676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO_12675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELG_12668 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_7_12667 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_16_12652 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELF_12651 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXFAST_12650 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYAND_12649 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_FASTCARRY_12648 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXG2_12647 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXF2_12646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO_12645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELG_12639 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_15_12638 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_16_12622 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELF_12621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXFAST_12620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYAND_12619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_FASTCARRY_12618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXG2_12617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXF2_12616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO_12615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELG_12609 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_15_12608 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0032_CYINIT_12702 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0032_CY0F_12701 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0032_CYSELF_12692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ZERO_12597 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELF_12587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXFAST_12586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYAND_12585 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_FASTCARRY_12584 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXG2_12583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXF2_12582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ONE_12581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELG_12572 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYINIT_12731 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELF_12725 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_17_12724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_BXINV_12723 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYMUXG_12722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_17 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_LOGIC_ZERO_12720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELG_12711 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ONE_12762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELF_12752 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXFAST_12751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYAND_12750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_FASTCARRY_12749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXG2_12748 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXF2_12747 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ZERO_12746 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELG_12737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ZERO_12914 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYINIT_12913 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELF_12904 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_19 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_BXINV_12902 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYMUXG_12901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_19 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ONE_12899 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELG_12893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_10_12892 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_LOGIC_ZERO_12884 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_16_12877 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYSELF_12876 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYMUXFAST_12875 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYAND_12874 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_FASTCARRY_12873 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYMUXG2_12872 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYMUXF2_12871 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CY0G_12870 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0035_CYSELG_12861 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ZERO_10701 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_3_10695 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELF_10694 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXFAST_10693 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYAND_10692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_FASTCARRY_10691 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXG2_10690 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXF2_10689 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ONE_10688 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELG_10680 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_3_10679 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_3_10726 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELF_10725 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXFAST_10724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYAND_10723 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_FASTCARRY_10722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXG2_10721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXF2_10720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO_10719 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELG_10713 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_3_10712 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_1_10560 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELF_10559 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXFAST_10558 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYAND_10557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_FASTCARRY_10556 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXG2_10555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXF2_10554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO_10553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELG_10547 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_1_10546 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ZERO_10535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELF_10525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXFAST_10524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYAND_10523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_FASTCARRY_10522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXG2_10521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXF2_10520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ONE_10519 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELG_10513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_1_10512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_1_10590 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELF_10589 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXFAST_10588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYAND_10587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_FASTCARRY_10586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXG2_10585 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXF2_10584 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO_10583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELG_10577 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_1_10576 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_1_10620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELF_10619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXFAST_10618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYAND_10617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_FASTCARRY_10616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXG2_10615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXF2_10614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO_10613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELG_10605 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_1_10604 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYINIT_10640 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CY0F_10639 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYSELF_10630 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ZERO_10670 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYINIT_10669 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELF_10660 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_BXINV_10658 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYMUXG_10657 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ONE_10655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELG_10647 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_1_10646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ZERO_10504 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYINIT_10503 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELF_10494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_BXINV_10492 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYMUXG_10491 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ONE_10489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELG_10480 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_rt_10479 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_3_10756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELF_10755 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXFAST_10754 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYAND_10753 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_FASTCARRY_10752 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXG2_10751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXF2_10750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO_10749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELG_10743 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_3_10742 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ZERO_11033 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELF_11023 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXFAST_11022 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYAND_11021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_FASTCARRY_11020 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXG2_11019 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXF2_11018 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ONE_11017 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELG_11011 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_5_11010 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_4_10952 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELF_10951 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXFAST_10950 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYAND_10949 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_FASTCARRY_10948 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXG2_10947 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXF2_10946 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO_10945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELG_10939 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_3_10938 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_3_10786 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELF_10785 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXFAST_10784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYAND_10783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_FASTCARRY_10782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXG2_10781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXF2_10780 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO_10779 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELG_10771 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_2_10770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ZERO_11002 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYINIT_11001 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELF_10992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_BXINV_10990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYMUXG_10989 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ONE_10987 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELG_10978 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_rt_10977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ZERO_10836 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYINIT_10835 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELF_10827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_4_10826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_BXINV_10825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYMUXG_10824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ONE_10822 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELG_10813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0001_CYINIT_10806 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0001_CY0F_10805 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0001_CYSELF_10796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ZERO_10867 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_4_10859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELF_10858 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXFAST_10857 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYAND_10856 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_FASTCARRY_10855 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXG2_10854 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXF2_10853 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ONE_10852 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELG_10844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_4_10843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_4_10922 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELF_10921 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXFAST_10920 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYAND_10919 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_FASTCARRY_10918 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXG2_10917 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXF2_10916 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO_10915 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELG_10909 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_4_10908 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_4_10892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELF_10891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXFAST_10890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYAND_10889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_FASTCARRY_10888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXG2_10887 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXF2_10886 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO_10885 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELG_10879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_4_10878 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0003_CYINIT_10972 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0003_CY0F_10971 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0003_CYSELF_10962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ONE_11064 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELF_11054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXFAST_11053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYAND_11052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_FASTCARRY_11051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXG2_11050 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXF2_11049 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ZERO_11048 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELG_11042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_5_11041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_5_11119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELF_11118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXFAST_11117 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYAND_11116 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_FASTCARRY_11115 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXG2_11114 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXF2_11113 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO_11112 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELG_11106 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_4_11105 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_5_11089 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELF_11088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXFAST_11087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYAND_11086 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_FASTCARRY_11085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXG2_11084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXF2_11083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO_11082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELG_11076 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_5_11075 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_6_11301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELF_11300 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXFAST_11299 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYAND_11298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_FASTCARRY_11297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXG2_11296 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXF2_11295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO_11294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELG_11287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_5_11286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ZERO_11216 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_6_11208 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELF_11207 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXFAST_11206 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYAND_11205 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_FASTCARRY_11204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXG2_11203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXF2_11202 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ONE_11201 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELG_11194 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_6_11193 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_LOGIC_ZERO_11155 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_4_11148 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYSELF_11147 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYMUXFAST_11146 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYAND_11145 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_FASTCARRY_11144 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYMUXG2_11143 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYMUXF2_11142 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CY0G_11141 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0005_CYSELG_11132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ZERO_11185 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYINIT_11184 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELF_11175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_BXINV_11173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYMUXG_11172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ONE_11170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELG_11162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_2_11161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_5_11241 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELF_11240 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXFAST_11239 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYAND_11238 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_FASTCARRY_11237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXG2_11236 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXF2_11235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO_11234 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELG_11228 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_6_11227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_6_11271 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELF_11270 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXFAST_11269 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYAND_11268 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_FASTCARRY_11267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXG2_11266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXF2_11265 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO_11264 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELG_11258 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_6_11257 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0009_CYINIT_11321 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0009_CY0F_11320 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0009_CYSELF_11311 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ZERO_11351 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYINIT_11350 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELF_11342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_7_11341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_BXINV_11340 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYMUXG_11339 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ONE_11337 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELG_11331 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_3_11330 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ONE_11413 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_rt_11404 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELF_11403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXFAST_11402 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYAND_11401 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_FASTCARRY_11400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXG2_11399 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXF2_11398 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ZERO_11397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELG_11391 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_7_11390 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_7_11438 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELF_11437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXFAST_11436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYAND_11435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_FASTCARRY_11434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXG2_11433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXF2_11432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO_11431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELG_11425 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_7_11424 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ONE_11382 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_rt_11373 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELF_11372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXFAST_11371 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYAND_11370 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_FASTCARRY_11369 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXG2_11368 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXF2_11367 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ZERO_11366 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELG_11357 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_7_11468 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELF_11467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXFAST_11466 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYAND_11465 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_FASTCARRY_11464 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXG2_11463 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXF2_11462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO_11461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELG_11455 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_6_11454 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ZERO_11565 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELF_11555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXFAST_11554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYAND_11553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_FASTCARRY_11552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXG2_11551 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXF2_11550 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ONE_11549 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELG_11541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_8_11540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_8_11651 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELF_11650 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXFAST_11649 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYAND_11648 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_FASTCARRY_11647 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXG2_11646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXF2_11645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO_11644 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELG_11638 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_7_11637 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_LOGIC_ZERO_11504 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_6_11496 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYSELF_11495 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYMUXFAST_11494 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYAND_11493 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_FASTCARRY_11492 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYMUXG2_11491 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYMUXF2_11490 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CY0G_11489 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0012_CYSELG_11480 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ZERO_11534 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYINIT_11533 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELF_11524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_BXINV_11522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYMUXG_11521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ONE_11519 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELG_11511 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_4_11510 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ZERO_11596 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_6_11588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELF_11587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXFAST_11586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYAND_11585 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_FASTCARRY_11584 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXG2_11583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXF2_11582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ONE_11581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELG_11572 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_8_11621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELF_11620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXFAST_11619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYAND_11618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_FASTCARRY_11617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXG2_11616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXF2_11615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO_11614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELG_11608 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_8_11607 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_7_11681 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELF_11680 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXFAST_11679 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYAND_11678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_FASTCARRY_11677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXG2_11676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXF2_11675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO_11674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELG_11666 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_2_11665 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_10_12288 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELF_12287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXFAST_12286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYAND_12285 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_FASTCARRY_12284 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXG2_12283 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXF2_12282 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO_12281 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELG_12273 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_5_12272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_11_12228 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELF_12227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXFAST_12226 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYAND_12225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_FASTCARRY_12224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXG2_12223 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXF2_12222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO_12221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELG_12215 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_10_12214 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ZERO_12141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYINIT_12140 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELF_12131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_BXINV_12129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYMUXG_12128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ONE_12126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELG_12119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_6_12118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ZERO_12203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELF_12193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXFAST_12192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYAND_12191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_FASTCARRY_12190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXG2_12189 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXF2_12188 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ONE_12187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELG_12179 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_9_12178 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_11_12258 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELF_12257 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXFAST_12256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYAND_12255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_FASTCARRY_12254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXG2_12253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXF2_12252 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO_12251 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELG_12245 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_10_12244 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ZERO_12172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELF_12162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXFAST_12161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYAND_12160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_FASTCARRY_12159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXG2_12158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXF2_12157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ONE_12156 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELG_12147 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_rt_12146 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0016_CYINIT_12111 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0016_CY0F_12110 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0016_CYSELF_12101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_1_12091 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELF_12090 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXFAST_12089 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYAND_12088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_FASTCARRY_12087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXG2_12086 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXF2_12085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO_12084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELG_12076 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_9_12061 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELF_12060 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXFAST_12059 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYAND_12058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_FASTCARRY_12057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXG2_12056 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXF2_12055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO_12054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELG_12048 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_4_12047 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ZERO_11913 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYINIT_11912 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELF_11903 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_BXINV_11901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYMUXG_11900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ONE_11898 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELG_11889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0013_CYINIT_11701 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0013_CY0F_11700 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0013_CYSELF_11691 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ONE_11792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELF_11782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXFAST_11781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYAND_11780 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_FASTCARRY_11779 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXG2_11778 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXF2_11777 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ZERO_11776 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELG_11770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_8_11769 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ZERO_11944 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELF_11934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXFAST_11933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYAND_11932 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_FASTCARRY_11931 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXG2_11930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXF2_11929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ONE_11928 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELG_11919 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ONE_11761 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELF_11751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXFAST_11750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYAND_11749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_FASTCARRY_11748 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXG2_11747 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXF2_11746 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ZERO_11745 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELG_11736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_9 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_LOGIC_ZERO_11883 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_8_11875 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYSELF_11874 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYMUXFAST_11873 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYAND_11872 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_FASTCARRY_11871 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYMUXG2_11870 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYMUXF2_11869 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CY0G_11868 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0015_CYSELG_11859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_9_11847 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELF_11846 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXFAST_11845 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYAND_11844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_FASTCARRY_11843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXG2_11842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXF2_11841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO_11840 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELG_11834 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_8_11833 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYINIT_11730 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELF_11724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_9_11723 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_BXINV_11722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYMUXG_11721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_LOGIC_ZERO_11719 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELG_11711 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_5_11710 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_9_11817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELF_11816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXFAST_11815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYAND_11814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_FASTCARRY_11813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXG2_11812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXF2_11811 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO_11810 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELG_11804 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_9_11803 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ZERO_12006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELF_11996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXFAST_11995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYAND_11994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_FASTCARRY_11993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXG2_11992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXF2_11991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ONE_11990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELG_11981 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_10_12031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELF_12030 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXFAST_12029 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYAND_12028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_FASTCARRY_12027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXG2_12026 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXF2_12025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO_12024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELG_12018 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_9_12017 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ZERO_11975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_7_11967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELF_11966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXFAST_11965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYAND_11964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_FASTCARRY_11963 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXG2_11962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXF2_11961 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ONE_11960 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELG_11951 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_G : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYSELF_13526 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYMUXFAST_13525 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYAND_13524 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_FASTCARRY_13523 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYMUXG2_13522 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYMUXF2_13521 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO_13520 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_CYSELG_13514 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_11_13333 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELF_13332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXFAST_13331 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYAND_13330 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_FASTCARRY_13329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXG2_13328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXF2_13327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO_13326 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELG_13320 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_12_13319 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_14_13363 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELF_13362 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXFAST_13361 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYAND_13360 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_FASTCARRY_13359 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXG2_13358 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXF2_13357 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO_13356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELG_13350 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_13_13349 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYINIT_13442 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELF_13436 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_BXINV_13434 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYMUXG_13433 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_13431 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELG_13425 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ZERO_13277 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYINIT_13276 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELF_13268 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_14_13267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_BXINV_13266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYMUXG_13265 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ONE_13263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELG_13254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ZERO_13308 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELF_13298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXFAST_13297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYAND_13296 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_FASTCARRY_13295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXG2_13294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXF2_13293 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ONE_13292 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELG_13284 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_11_13283 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0026_CYINIT_13413 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0026_CY0F_13412 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0026_CYSELF_13403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_14_13393 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELF_13392 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXFAST_13391 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYAND_13390 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_FASTCARRY_13389 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXG2_13388 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXF2_13387 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO_13386 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELG_13378 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_13_13377 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELF_13466 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXFAST_13465 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYAND_13464 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_FASTCARRY_13463 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXG2_13462 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXF2_13461 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_13460 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELG_13454 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELF_13496 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXFAST_13495 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYAND_13494 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_FASTCARRY_13493 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXG2_13492 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXF2_13491 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_13490 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELG_13484 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_19_13001 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELF_13000 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXFAST_12999 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYAND_12998 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_FASTCARRY_12997 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXG2_12996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXF2_12995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO_12994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELG_12988 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_18_12987 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ZERO_12976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELF_12966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXFAST_12965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYAND_12964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_FASTCARRY_12963 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXG2_12962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXF2_12961 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ONE_12960 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELG_12951 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_12_13197 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELF_13196 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXFAST_13195 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYAND_13194 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_FASTCARRY_13193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXG2_13192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXF2_13191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO_13190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELG_13184 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_11_13183 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ZERO_13111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYINIT_13110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELF_13101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_BXINV_13099 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYMUXG_13098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ONE_13096 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELG_13088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_7_13087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ZERO_13142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_10_13134 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELF_13133 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXFAST_13132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYAND_13131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_FASTCARRY_13130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXG2_13129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXF2_13128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ONE_13127 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELG_13119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_10_13118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_18_13061 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELF_13060 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXFAST_13059 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYAND_13058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_FASTCARRY_13057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXG2_13056 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXF2_13055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO_13054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELG_13046 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_9_13045 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_19_13031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELF_13030 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXFAST_13029 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYAND_13028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_FASTCARRY_13027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXG2_13026 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXF2_13025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO_13024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELG_13018 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_18_13017 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0038_CYINIT_13081 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0038_CY0F_13080 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0038_CYSELF_13071 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_9_13167 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELF_13166 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXFAST_13165 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYAND_13164 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_FASTCARRY_13163 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXG2_13162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXF2_13161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO_13160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELG_13154 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_10_13153 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ZERO_12945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELF_12935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXFAST_12934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYAND_12933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_FASTCARRY_12932 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXG2_12931 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXF2_12930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ONE_12929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELG_12920 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0020_CYINIT_13247 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0020_CY0F_13246 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0020_CYSELF_13237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_12_13227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELF_13226 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXFAST_13225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYAND_13224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_FASTCARRY_13223 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXG2_13222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXF2_13221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO_13220 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELG_13212 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_11_13211 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELF_14025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXFAST_14024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYAND_14023 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_FASTCARRY_14022 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXG2_14021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXF2_14020 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE_14019 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELG_14013 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ZERO_13925 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_7_rt_13916 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELF_13915 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXFAST_13914 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYAND_13913 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_FASTCARRY_13912 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXG2_13911 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXF2_13910 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ONE_13909 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELG_13900 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_3_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ZERO_14001 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYINIT_14000 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELF_13994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_BXINV_13992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYMUXG_13991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ONE_13989 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELG_13983 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ONE_14092 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYSELF_14085 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYMUXFAST_14084 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYAND_14083 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_FASTCARRY_14082 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYMUXG2_14081 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYMUXF2_14080 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ZERO_14079 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0000_CYSELG_14070 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_LOGIC_ZERO_13971 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYINIT_13970 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYSELF_13962 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_6_Q_13961 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ZERO_13956 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_4_Q_13948 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELF_13947 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXFAST_13946 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYAND_13945 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_FASTCARRY_13944 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXG2_13943 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXF2_13942 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ONE_13941 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELG_13935 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_5_Q_13934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELF_14055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXFAST_14054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYAND_14053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_FASTCARRY_14052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXG2_14051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXF2_14050 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE_14049 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELG_14043 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ZERO_14122 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYINIT_14121 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELF_14112 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_rt_14111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_BXINV_14110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYMUXG_14109 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ONE_14107 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELG_14098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ZERO_13894 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYINIT_13893 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELF_13884 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_5_rt_13883 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_BXINV_13882 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYMUXG_13881 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ONE_13879 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELG_13870 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_1_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ZERO_13562 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYINIT_13561 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELF_13555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_15_13554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_BXINV_13553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYMUXG_13552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ONE_13550 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELG_13541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0025_CYINIT_13698 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0025_CY0F_13697 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0025_CYSELF_13688 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_14_13784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELF_13783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXFAST_13782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYAND_13781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_FASTCARRY_13780 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXG2_13779 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXF2_13778 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO_13777 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELG_13771 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_15_13770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_12_13618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELF_13617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXFAST_13616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYAND_13615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_FASTCARRY_13614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXG2_13613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXF2_13612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO_13611 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELG_13605 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_13_13604 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_15_13648 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELF_13647 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXFAST_13646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYAND_13645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_FASTCARRY_13644 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXG2_13643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXF2_13642 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO_13641 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELG_13635 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_14_13634 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_15_13678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELF_13677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXFAST_13676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYAND_13675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_FASTCARRY_13674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXG2_13673 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXF2_13672 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO_13671 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELG_13663 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_14_13662 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ZERO_13593 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELF_13583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXFAST_13582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYAND_13581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_FASTCARRY_13580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXG2_13579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXF2_13578 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ONE_13577 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELG_13569 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_12_13568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ZERO_13728 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYINIT_13727 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELF_13720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_18_13719 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_BXINV_13718 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYMUXG_13717 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_18 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ONE_13715 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELG_13707 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_9_13706 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ZERO_13759 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_15_13752 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELF_13751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXFAST_13750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYAND_13749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_FASTCARRY_13748 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXG2_13747 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXF2_13746 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ONE_13745 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELG_13736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0037_CYINIT_13864 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0037_CY0F_13863 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0037_CYSELF_13854 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_17 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_18_13844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELF_13843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXFAST_13842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYAND_13841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_FASTCARRY_13840 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXG2_13839 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXF2_13838 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO_13837 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELG_13829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_17_13828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_18_13814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELF_13813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXFAST_13812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYAND_13811 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_FASTCARRY_13810 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXG2_13809 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXF2_13808 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO_13807 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELG_13801 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_17_13800 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELF_14390 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXFAST_14389 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYAND_14388 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_FASTCARRY_14387 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXG2_14386 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXF2_14385 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE_14384 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELG_14378 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELF_14269 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXFAST_14268 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYAND_14267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_FASTCARRY_14266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXG2_14265 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXF2_14264 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE_14263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELG_14257 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYINIT_14335 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELF_14329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_BXINV_14327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYMUXG_14326 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_LOGIC_ZERO_14324 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELG_14315 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELF_14239 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXFAST_14238 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYAND_14237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_FASTCARRY_14236 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXG2_14235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXF2_14234 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE_14233 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELG_14227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ZERO_14184 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_rt_14175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELF_14174 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXFAST_14173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYAND_14172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_FASTCARRY_14171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXG2_14170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXF2_14169 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ONE_14168 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELG_14159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ONE_14306 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYSELF_14298 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYMUXFAST_14297 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYAND_14296 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_FASTCARRY_14295 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYMUXG2_14294 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYMUXF2_14293 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ZERO_14292 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0003_CYSELG_14283 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ZERO_14215 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_rt_14206 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELF_14205 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXFAST_14204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYAND_14203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_FASTCARRY_14202 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXG2_14201 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXF2_14200 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ONE_14199 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELG_14193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_1_14192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ZERO_14153 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_rt_14144 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELF_14143 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXFAST_14142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYAND_14141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_FASTCARRY_14140 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXG2_14139 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXF2_14138 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ONE_14137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELG_14128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ONE_14366 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELF_14356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXFAST_14355 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYAND_14354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_FASTCARRY_14353 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXG2_14352 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXF2_14351 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ZERO_14350 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELG_14341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0002_LOGIC_ZERO_14471 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0002_CYINIT_14470 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0002_CYSELF_14461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_1_14587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELF_14586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXFAST_14585 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYAND_14584 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_FASTCARRY_14583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXG2_14582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXF2_14581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO_14580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELG_14574 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_1_14573 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ONE_14562 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELF_14552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXFAST_14551 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYAND_14550 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_FASTCARRY_14549 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXG2_14548 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXF2_14547 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ZERO_14546 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELG_14540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_1_14539 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELF_14420 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXFAST_14419 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYAND_14418 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_FASTCARRY_14417 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXG2_14416 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXF2_14415 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE_14414 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELG_14408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_1_14526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELF_14525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXFAST_14524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYAND_14523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_FASTCARRY_14522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXG2_14521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXF2_14520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO_14519 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELG_14510 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ZERO_14501 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYINIT_14500 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELF_14491 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_BXINV_14489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYMUXG_14488 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ONE_14486 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELG_14477 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELF_14450 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXFAST_14449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYAND_14448 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_FASTCARRY_14447 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXG2_14446 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXF2_14445 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE_14444 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELG_14436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_1_14617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELF_14616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXFAST_14615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYAND_14614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_FASTCARRY_14613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXG2_14612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXF2_14611 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO_14610 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELG_14604 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_LOGIC_ZERO_14653 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYSELF_14645 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYMUXFAST_14644 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYAND_14643 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_FASTCARRY_14642 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYMUXG2_14641 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYMUXF2_14640 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CY0G_14639 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0000_CYSELG_14630 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ZERO_14683 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYINIT_14682 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELF_14673 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_BXINV_14671 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYMUXG_14670 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ONE_14668 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELG_14659 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ZERO_14714 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELF_14704 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXFAST_14703 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYAND_14702 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_FASTCARRY_14701 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXG2_14700 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXF2_14699 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ONE_14698 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELG_14690 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_4_14689 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ZERO_14745 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_2_14737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELF_14736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXFAST_14735 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYAND_14734 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_FASTCARRY_14733 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXG2_14732 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXF2_14731 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ONE_14730 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELG_14722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_4_14721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_2_15828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELF_15827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXFAST_15826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYAND_15825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_FASTCARRY_15824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXG2_15823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXF2_15822 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO_15821 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELG_15812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_2_15889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELF_15888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXFAST_15887 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYAND_15886 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_FASTCARRY_15885 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXG2_15884 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXF2_15883 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO_15882 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELG_15876 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_2_15875 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ZERO_15985 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYINIT_15984 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELF_15975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_BXINV_15973 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYMUXG_15972 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ONE_15970 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELG_15962 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ONE_15773 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_6_Q_15765 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELF_15764 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXFAST_15763 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYAND_15762 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_FASTCARRY_15761 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXG2_15760 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXF2_15759 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ZERO_15758 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELG_15749 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_2_15919 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELF_15918 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXFAST_15917 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYAND_15916 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_FASTCARRY_15915 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXG2_15914 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXF2_15913 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO_15912 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELG_15906 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_1_15905 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_LOGIC_ZERO_15955 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYSELF_15945 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYMUXFAST_15944 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYAND_15943 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_FASTCARRY_15942 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYMUXG2_15941 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYMUXF2_15940 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CY0G_15939 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0002_CYSELG_15930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ONE_15864 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_rt_15855 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELF_15854 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXFAST_15853 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYAND_15852 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_FASTCARRY_15851 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXG2_15850 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXF2_15849 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ZERO_15848 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELG_15842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_2_15841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ZERO_16016 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_3_16008 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELF_16007 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXFAST_16006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYAND_16005 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_FASTCARRY_16004 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXG2_16003 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXF2_16002 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ONE_16001 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELG_15994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_3_15993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ZERO_15803 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYINIT_15802 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELF_15795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_2_15794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_BXINV_15793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYMUXG_15792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ONE_15790 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELG_15781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_4_14800 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELF_14799 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXFAST_14798 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYAND_14797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_FASTCARRY_14796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXG2_14795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXF2_14794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO_14793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELG_14787 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_3_14786 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ZERO_14973 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_15_14965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELF_14964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXFAST_14963 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYAND_14962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_FASTCARRY_14961 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXG2_14960 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXF2_14959 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ONE_14958 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELG_14949 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_15_14998 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELF_14997 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXFAST_14996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYAND_14995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_FASTCARRY_14994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXG2_14993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXF2_14992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO_14991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELG_14985 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_14_14984 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_14_15028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELF_15027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXFAST_15026 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYAND_15025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_FASTCARRY_15024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXG2_15023 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXF2_15022 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO_15021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELG_15015 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_9_15014 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ZERO_14911 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELF_14901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXFAST_14900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYAND_14899 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_FASTCARRY_14898 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXG2_14897 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXF2_14896 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ONE_14895 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELG_14886 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_rt_14885 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ZERO_14880 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYINIT_14879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELF_14871 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_15_14870 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_BXINV_14869 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYMUXG_14868 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ONE_14866 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELG_14857 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_rt_14856 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0007_CYINIT_14850 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0007_CY0F_14849 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0007_CYSELF_14840 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_4_14770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELF_14769 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXFAST_14768 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYAND_14767 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_FASTCARRY_14766 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXG2_14765 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXF2_14764 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO_14763 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELG_14757 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_4_14756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_3_14830 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELF_14829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXFAST_14828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYAND_14827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_FASTCARRY_14826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXG2_14825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXF2_14824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO_14823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELG_14815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_2_14814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ZERO_14942 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELF_14932 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXFAST_14931 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYAND_14930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_FASTCARRY_14929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXG2_14928 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXF2_14927 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ONE_14926 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELG_14917 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_6_rt_14916 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_2_15133 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELF_15132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXFAST_15131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYAND_15130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_FASTCARRY_15129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXG2_15128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXF2_15127 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO_15126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELG_15120 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_2_15119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_2_15163 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELF_15162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXFAST_15161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYAND_15160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_FASTCARRY_15159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXG2_15158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXF2_15157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO_15156 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELG_15150 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_2_15149 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_DXMUX_15259 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_XORF_15257 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_LOGIC_ONE_15256 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_CYINIT_15255 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_CYSELF_15246 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_BXINV_15244 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_DYMUX_15239 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_XORG_15237 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_CYMUXG_15236 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_LOGIC_ZERO_15234 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_CYSELG_15225 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_SRINV_15223 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_0_CLKINV_15222 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_DXMUX_15311 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_XORF_15309 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYINIT_15308 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_DYMUX_15294 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_XORG_15292 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYSELF_15290 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYMUXFAST_15289 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYAND_15288 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_FASTCARRY_15287 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYMUXG2_15286 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYMUXF2_15285 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CYSELG_15275 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_SRINV_15273 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_2_CLKINV_15272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_2_15193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELF_15192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXFAST_15191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYAND_15190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_FASTCARRY_15189 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXG2_15188 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXF2_15187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO_15186 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELG_15178 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_2_15177 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ZERO_15108 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYINIT_15107 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELF_15098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_BXINV_15096 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYMUXG_15095 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ONE_15093 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELG_15086 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0001_CYINIT_15213 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0001_CY0F_15212 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0001_CYSELF_15203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0027_CYINIT_15078 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0027_CY0F_15077 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0027_CYSELF_15068 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_6_15058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELF_15057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXFAST_15056 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYAND_15055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_FASTCARRY_15054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXG2_15053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXF2_15052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO_15051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELG_15042 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_DXMUX_15415 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_XORF_15413 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYINIT_15412 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_DYMUX_15398 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_XORG_15396 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYSELF_15394 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYMUXFAST_15393 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYAND_15392 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_FASTCARRY_15391 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYMUXG2_15390 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYMUXF2_15389 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CYSELG_15379 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_SRINV_15377 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_6_CLKINV_15376 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_DXMUX_15467 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_XORF_15465 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYINIT_15464 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_DYMUX_15450 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_XORG_15448 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYSELF_15446 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYMUXFAST_15445 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYAND_15444 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_FASTCARRY_15443 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYMUXG2_15442 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYMUXF2_15441 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CYSELG_15431 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_SRINV_15429 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_8_CLKINV_15428 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_DXMUX_15519 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_XORF_15517 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYINIT_15516 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_DYMUX_15502 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_XORG_15500 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYSELF_15498 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYMUXFAST_15497 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYAND_15496 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_FASTCARRY_15495 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYMUXG2_15494 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYMUXF2_15493 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CYSELG_15483 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_SRINV_15481 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_10_CLKINV_15480 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_DXMUX_15571 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_XORF_15569 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYINIT_15568 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_DYMUX_15554 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_XORG_15552 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYSELF_15550 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYMUXFAST_15549 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYAND_15548 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_FASTCARRY_15547 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYMUXG2_15546 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYMUXF2_15545 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CYSELG_15535 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_SRINV_15533 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_12_CLKINV_15532 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_DXMUX_15623 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_XORF_15621 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYINIT_15620 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_DYMUX_15606 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_XORG_15604 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYSELF_15602 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYMUXFAST_15601 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYAND_15600 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_FASTCARRY_15599 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYMUXG2_15598 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYMUXF2_15597 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CYSELG_15587 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_SRINV_15585 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_14_CLKINV_15584 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_DXMUX_15363 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_XORF_15361 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYINIT_15360 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_F : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_DYMUX_15346 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_XORG_15344 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYSELF_15342 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYMUXFAST_15341 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYAND_15340 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_FASTCARRY_15339 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYMUXG2_15338 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYMUXF2_15337 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CYSELG_15327 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_G : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_SRINV_15325 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_4_CLKINV_15324 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ONE_15742 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_4_Q_15734 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELF_15733 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXFAST_15732 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYAND_15731 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_FASTCARRY_15730 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXG2_15729 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXF2_15728 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ZERO_15727 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELG_15718 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_14_rt : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYINIT_15680 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELF_15674 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_0_Q_15673 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_BXINV_15672 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYMUXG_15671 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_LOGIC_ZERO_15669 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELG_15660 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_8_rt : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ONE_15711 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_2_Q_15703 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELF_15702 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXFAST_15701 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYAND_15700 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_FASTCARRY_15699 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXG2_15698 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXF2_15697 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ZERO_15696 : STD_LOGIC; 
  signal Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELG_15687 : STD_LOGIC; 
  signal Inst_digital_clock_top_count_11_rt : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_DXMUX_15647 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_XORF_15645 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_CYINIT_15644 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_rt_15642 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_SRINV_15634 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_count_16_CLKINV_15633 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_10_17175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELF_17174 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXFAST_17173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYAND_17172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_FASTCARRY_17171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXG2_17170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXF2_17169 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO_17168 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELG_17159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ZERO_17059 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYINIT_17058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELF_17049 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_BXINV_17047 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYMUXG_17046 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ONE_17044 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELG_17037 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_3_17036 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0017_CYINIT_17195 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0017_CY0F_17194 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0017_CYSELF_17185 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ZERO_17090 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_10_17084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELF_17083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXFAST_17082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYAND_17081 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_FASTCARRY_17080 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXG2_17079 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXF2_17078 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ONE_17077 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELG_17068 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_XORF_17230 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_LOGIC_ONE_17229 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_CYINIT_17228 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_CYSELF_17219 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_BXINV_17217 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_XORG_17215 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_CYMUXG_17214 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_0_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_LOGIC_ZERO_17212 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_CYSELG_17203 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_10_17145 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELF_17144 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXFAST_17143 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYAND_17142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_FASTCARRY_17141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXG2_17140 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXF2_17139 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO_17138 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELG_17132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_10_17131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_9_17009 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELF_17008 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXFAST_17007 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYAND_17006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_FASTCARRY_17005 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXG2_17004 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXF2_17003 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO_17002 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELG_16994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_8_16993 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_XORF_17268 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYINIT_17267 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_XORG_17256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_2_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYSELF_17254 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYMUXFAST_17253 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYAND_17252 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_FASTCARRY_17251 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYMUXG2_17250 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYMUXF2_17249 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_CYSELG_17239 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_1_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0014_CYINIT_17029 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0014_CY0F_17028 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0014_CYSELF_17019 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_7_17115 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELF_17114 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXFAST_17113 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYAND_17112 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_FASTCARRY_17111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXG2_17110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXF2_17109 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO_17108 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELG_17102 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_8_17101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_1_16041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELF_16040 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXFAST_16039 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYAND_16038 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_FASTCARRY_16037 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXG2_16036 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXF2_16035 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO_16034 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELG_16028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_3_16027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_5_16238 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELF_16237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXFAST_16236 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYAND_16235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_FASTCARRY_16234 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXG2_16233 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXF2_16232 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO_16231 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELG_16225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_5_16224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_3_16071 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELF_16070 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXFAST_16069 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYAND_16068 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_FASTCARRY_16067 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXG2_16066 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXF2_16065 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO_16064 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELG_16058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_3_16057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_5_16268 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELF_16267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXFAST_16266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYAND_16265 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_FASTCARRY_16264 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXG2_16263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXF2_16262 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO_16261 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELG_16255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_4_16254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ZERO_16213 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELF_16203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXFAST_16202 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYAND_16201 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_FASTCARRY_16200 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXG2_16199 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXF2_16198 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ONE_16197 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELG_16188 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_8_rt_16187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ZERO_16151 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYINIT_16150 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELF_16141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_BXINV_16139 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYMUXG_16138 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ONE_16136 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELG_16130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_1_16129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ZERO_16182 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELF_16172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXFAST_16171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYAND_16170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_FASTCARRY_16169 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXG2_16168 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXF2_16167 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ONE_16166 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELG_16157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_3_16101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELF_16100 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXFAST_16099 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYAND_16098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_FASTCARRY_16097 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXG2_16096 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXF2_16095 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO_16094 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELG_16087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_2_16086 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0004_CYINIT_16121 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0004_CY0F_16120 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0004_CYSELF_16111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_4_16298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELF_16297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXFAST_16296 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYAND_16295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_FASTCARRY_16294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXG2_16293 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXF2_16292 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO_16291 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELG_16283 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_3_16282 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_6_16435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELF_16434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXFAST_16433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYAND_16432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_FASTCARRY_16431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXG2_16430 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXF2_16429 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO_16428 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELG_16422 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_6_16421 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0006_CYINIT_16318 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0006_CY0F_16317 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0006_CYSELF_16308 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_6_16465 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELF_16464 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXFAST_16463 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYAND_16462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_FASTCARRY_16461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXG2_16460 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXF2_16459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO_16458 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELG_16452 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_5_16451 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0008_CYINIT_16515 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0008_CY0F_16514 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0008_CYSELF_16505 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ZERO_16545 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYINIT_16544 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELF_16536 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_7_16535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_BXINV_16534 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYMUXG_16533 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ONE_16531 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELG_16523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_2_16522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ZERO_16379 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_6_16372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELF_16371 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXFAST_16370 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYAND_16369 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_FASTCARRY_16368 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXG2_16367 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXF2_16366 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ONE_16365 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELG_16356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ZERO_16348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYINIT_16347 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELF_16338 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_BXINV_16336 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYMUXG_16335 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ONE_16333 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELG_16324 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ZERO_16410 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_4_16402 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELF_16401 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXFAST_16400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYAND_16399 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_FASTCARRY_16398 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXG2_16397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXF2_16396 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ONE_16395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELG_16386 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ZERO_16576 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_7_16568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELF_16567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXFAST_16566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYAND_16565 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_FASTCARRY_16564 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXG2_16563 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXF2_16562 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ONE_16561 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELG_16554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_5_16553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_5_16495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELF_16494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXFAST_16493 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYAND_16492 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_FASTCARRY_16491 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXG2_16490 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXF2_16489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO_16488 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELG_16480 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_4_16479 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_7_16631 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELF_16630 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXFAST_16629 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYAND_16628 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_FASTCARRY_16627 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXG2_16626 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXF2_16625 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO_16624 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELG_16618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_7_16617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ZERO_16711 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYINIT_16710 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELF_16702 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_8_16701 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_BXINV_16700 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYMUXG_16699 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ONE_16697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELG_16688 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_rt_16687 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_7_16661 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELF_16660 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXFAST_16659 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYAND_16658 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_FASTCARRY_16657 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXG2_16656 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXF2_16655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO_16654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELG_16646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_6_16645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_5_16601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELF_16600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXFAST_16599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYAND_16598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_FASTCARRY_16597 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXG2_16596 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXF2_16595 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO_16594 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELG_16588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_5_16587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_8_16736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELF_16735 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXFAST_16734 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYAND_16733 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_FASTCARRY_16732 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXG2_16731 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXF2_16730 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO_16729 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELG_16720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_8_16827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELF_16826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXFAST_16825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYAND_16824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_FASTCARRY_16823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXG2_16822 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXF2_16821 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO_16820 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELG_16814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_7_16813 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0010_CYINIT_16681 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0010_CY0F_16680 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0010_CYSELF_16671 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_8_16797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELF_16796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXFAST_16795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYAND_16794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_FASTCARRY_16793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXG2_16792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXF2_16791 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO_16790 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELG_16784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_8_16783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ONE_16772 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELF_16762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXFAST_16761 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYAND_16760 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_FASTCARRY_16759 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXG2_16758 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXF2_16757 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ZERO_16756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELG_16750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_6_16749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ZERO_16924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_9_16916 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELF_16915 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXFAST_16914 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYAND_16913 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_FASTCARRY_16912 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXG2_16911 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXF2_16910 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ONE_16909 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELG_16901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_7_16900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_9_16979 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELF_16978 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXFAST_16977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYAND_16976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_FASTCARRY_16975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXG2_16974 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXF2_16973 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO_16972 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELG_16966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_9_16965 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_LOGIC_ZERO_16863 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_7_16855 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYSELF_16854 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYMUXFAST_16853 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYAND_16852 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_FASTCARRY_16851 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYMUXG2_16850 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYMUXF2_16849 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CY0G_16848 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0011_CYSELG_16839 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ZERO_16893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYINIT_16892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELF_16886 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_9_16885 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_BXINV_16884 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYMUXG_16883 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ONE_16881 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELG_16872 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_6_16949 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELF_16948 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXFAST_16947 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYAND_16946 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_FASTCARRY_16945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXG2_16944 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXF2_16943 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO_16942 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELG_16936 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_7_16935 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_XORF_17420 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYINIT_17419 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_XORG_17408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_10_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYSELF_17406 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYMUXFAST_17405 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYAND_17404 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_FASTCARRY_17403 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYMUXG2_17402 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYMUXF2_17401 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_CYSELG_17391 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_XORF_17344 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYINIT_17343 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_XORG_17332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_6_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYSELF_17330 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYMUXFAST_17329 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYAND_17328 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_FASTCARRY_17327 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYMUXG2_17326 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYMUXF2_17325 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_CYSELG_17315 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_XORF_17534 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYINIT_17533 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_XORG_17522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_16_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYSELF_17520 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYMUXFAST_17519 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYAND_17518 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_FASTCARRY_17517 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYMUXG2_17516 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYMUXF2_17515 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_CYSELG_17505 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_XORF_17458 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYINIT_17457 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_XORG_17446 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_12_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYSELF_17444 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYMUXFAST_17443 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYAND_17442 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_FASTCARRY_17441 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYMUXG2_17440 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYMUXF2_17439 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_CYSELG_17429 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_XORF_17306 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYINIT_17305 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_XORG_17294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_4_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYSELF_17292 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYMUXFAST_17291 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYAND_17290 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_FASTCARRY_17289 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYMUXG2_17288 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYMUXF2_17287 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_CYSELG_17277 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_XORF_17496 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYINIT_17495 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_XORG_17484 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_14_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYSELF_17482 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYMUXFAST_17481 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYAND_17480 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_FASTCARRY_17479 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYMUXG2_17478 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYMUXF2_17477 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_CYSELG_17467 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_XORF_17382 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYINIT_17381 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_XORG_17370 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_8_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYSELF_17368 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYMUXFAST_17367 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYAND_17366 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_FASTCARRY_17365 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYMUXG2_17364 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYMUXF2_17363 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_CYSELG_17353 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_XORF_17762 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYINIT_17761 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_XORG_17750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_28_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYSELF_17748 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYMUXFAST_17747 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYAND_17746 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_FASTCARRY_17745 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYMUXG2_17744 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYMUXF2_17743 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_CYSELG_17733 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_XORF_17793 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_LOGIC_ZERO_17792 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_CYINIT_17791 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_CYSELF_17782 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_1_XORG_17779 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_30_Q : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_rt_17776 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_XORF_17648 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYINIT_17647 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_XORG_17636 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_22_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYSELF_17634 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYMUXFAST_17633 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYAND_17632 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_FASTCARRY_17631 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYMUXG2_17630 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYMUXF2_17629 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_CYSELG_17619 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_XORF_17724 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYINIT_17723 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_XORG_17712 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_26_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYSELF_17710 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYMUXFAST_17709 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYAND_17708 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_FASTCARRY_17707 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYMUXG2_17706 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYMUXF2_17705 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_CYSELG_17695 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_XORF_17686 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYINIT_17685 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_XORG_17674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_24_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYSELF_17672 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYMUXFAST_17671 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYAND_17670 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_FASTCARRY_17669 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYMUXG2_17668 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYMUXF2_17667 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_CYSELG_17657 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_XORF_17610 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYINIT_17609 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_XORG_17598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_20_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYSELF_17596 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYMUXFAST_17595 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYAND_17594 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_FASTCARRY_17593 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYMUXG2_17592 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYMUXF2_17591 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_CYSELG_17581 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_XORF_17572 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYINIT_17571 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_XORG_17560 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_cy_18_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYSELF_17558 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYMUXFAST_17557 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYAND_17556 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_FASTCARRY_17555 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYMUXG2_17554 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYMUXF2_17553 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_CYSELG_17543 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ZERO_18052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_9_18045 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELF_18044 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXFAST_18043 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYAND_18042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_FASTCARRY_18041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXG2_18040 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXF2_18039 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ONE_18038 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELG_18029 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0019_CYINIT_17960 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0019_CY0F_17959 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0019_CYSELF_17950 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ZERO_18021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELF_18011 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXFAST_18010 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYAND_18009 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_FASTCARRY_18008 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXG2_18007 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXF2_18006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ONE_18005 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELG_17997 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_8_17996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_11_17910 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELF_17909 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXFAST_17908 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYAND_17907 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_FASTCARRY_17906 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXG2_17905 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXF2_17904 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO_17903 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELG_17897 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_11_17896 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_8_17880 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELF_17879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXFAST_17878 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYAND_17877 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_FASTCARRY_17876 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXG2_17875 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXF2_17874 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO_17873 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELG_17867 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_9_17866 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ZERO_17855 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_11_17848 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELF_17847 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXFAST_17846 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYAND_17845 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_FASTCARRY_17844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXG2_17843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXF2_17842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ONE_17841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELG_17832 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_11_17940 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELF_17939 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXFAST_17938 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYAND_17937 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_FASTCARRY_17936 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXG2_17935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXF2_17934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO_17933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELG_17924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ZERO_17990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYINIT_17989 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELF_17980 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_BXINV_17978 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYMUXG_17977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ONE_17975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELG_17967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_5_17966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ZERO_17824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYINIT_17823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELF_17817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_11_17816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_BXINV_17815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYMUXG_17814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ONE_17812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELG_17804 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_4_17803 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0022_CYINIT_18157 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0022_CY0F_18156 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0022_CYSELF_18147 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ZERO_18187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYINIT_18186 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELF_18178 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_13_18177 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_BXINV_18176 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYMUXG_18175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ONE_18173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELG_18164 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_13_18304 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELF_18303 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXFAST_18302 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYAND_18301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_FASTCARRY_18300 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXG2_18299 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXF2_18298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO_18297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELG_18291 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_12_18290 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ZERO_18218 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_13_18210 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELF_18209 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXFAST_18208 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYAND_18207 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_FASTCARRY_18206 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXG2_18205 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXF2_18204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ONE_18203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELG_18194 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_12_18107 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELF_18106 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXFAST_18105 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYAND_18104 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_FASTCARRY_18103 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXG2_18102 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXF2_18101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO_18100 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELG_18094 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_11_18093 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ZERO_18249 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_10_18241 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELF_18240 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXFAST_18239 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYAND_18238 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_FASTCARRY_18237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXG2_18236 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXF2_18235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ONE_18234 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELG_18225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_13_18274 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELF_18273 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXFAST_18272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYAND_18271 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_FASTCARRY_18270 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXG2_18269 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXF2_18268 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO_18267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELG_18261 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_13_18260 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_12_18077 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELF_18076 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXFAST_18075 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYAND_18074 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_FASTCARRY_18073 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXG2_18072 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXF2_18071 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO_18070 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELG_18064 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_12_18063 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_11_18137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELF_18136 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXFAST_18135 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYAND_18134 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_FASTCARRY_18133 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXG2_18132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXF2_18131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO_18130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELG_18121 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_12_18334 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELF_18333 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXFAST_18332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYAND_18331 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_FASTCARRY_18330 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXG2_18329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXF2_18328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO_18327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELG_18318 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_7 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0023_CYINIT_18354 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0023_CY0F_18353 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0023_CYSELF_18344 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ZERO_18384 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYINIT_18383 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELF_18374 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_BXINV_18372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYMUXG_18371 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ONE_18369 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELG_18362 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_6_18361 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ZERO_18415 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_14_18407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELF_18406 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXFAST_18405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYAND_18404 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_FASTCARRY_18403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXG2_18402 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXF2_18401 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ONE_18400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELG_18391 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ZERO_18446 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_11_18438 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELF_18437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXFAST_18436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYAND_18435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_FASTCARRY_18434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXG2_18433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXF2_18432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ONE_18431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELG_18422 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_14_18471 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELF_18470 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXFAST_18469 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYAND_18468 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_FASTCARRY_18467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXG2_18466 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXF2_18465 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO_18464 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELG_18458 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_14_18457 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ZERO_19489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYINIT_19488 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELF_19481 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_24_19480 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_BXINV_19479 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYMUXG_19478 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_24 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ONE_19476 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELG_19467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_24_19605 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELF_19604 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXFAST_19603 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYAND_19602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_FASTCARRY_19601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXG2_19600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXF2_19599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO_19598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELG_19589 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_14_19711 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELF_19710 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXFAST_19709 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYAND_19708 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_FASTCARRY_19707 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXG2_19706 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXF2_19705 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO_19704 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELG_19698 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_10_19697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ZERO_19686 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_17_19678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELF_19677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXFAST_19676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYAND_19675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_FASTCARRY_19674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXG2_19673 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXF2_19672 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ONE_19671 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELG_19662 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_24_19575 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELF_19574 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXFAST_19573 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYAND_19572 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_FASTCARRY_19571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXG2_19570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXF2_19569 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO_19568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELG_19562 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_23_19561 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ZERO_19520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELF_19510 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXFAST_19509 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYAND_19508 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_FASTCARRY_19507 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXG2_19506 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXF2_19505 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ONE_19504 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELG_19495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_G : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_cmp_le0000_CYINIT_19625 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_cmp_le0000_CY0F_19624 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_cmp_le0000_CYSELF_19615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYINIT_19459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CY0F_19458 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYSELF_19449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ZERO_19655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYINIT_19654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELF_19646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_17_19645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_BXINV_19644 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYMUXG_19643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_17 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ONE_19641 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELG_19633 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_8_19632 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_19_19545 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELF_19544 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXFAST_19543 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYAND_19542 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_FASTCARRY_19541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXG2_19540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXF2_19539 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO_19538 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELG_19532 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_16_19531 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0029_CYINIT_18748 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0029_CY0F_18747 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0029_CYSELF_18738 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ZERO_18581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYINIT_18580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELF_18571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_BXINV_18569 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYMUXG_18568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ONE_18566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELG_18558 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_7_18557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_13_18531 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELF_18530 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXFAST_18529 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYAND_18528 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_FASTCARRY_18527 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXG2_18526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXF2_18525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO_18524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELG_18515 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ZERO_18643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_13_18635 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELF_18634 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXFAST_18633 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYAND_18632 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_FASTCARRY_18631 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXG2_18630 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXF2_18629 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ONE_18628 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELG_18619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_16_18698 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELF_18697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXFAST_18696 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYAND_18695 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_FASTCARRY_18694 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXG2_18693 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXF2_18692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO_18691 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELG_18685 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_15_18684 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_14_18501 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELF_18500 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXFAST_18499 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYAND_18498 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_FASTCARRY_18497 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXG2_18496 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXF2_18495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO_18494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELG_18488 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_13_18487 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ZERO_18612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELF_18602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXFAST_18601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYAND_18600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_FASTCARRY_18599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXG2_18598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXF2_18597 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ONE_18596 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELG_18588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_9_18587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_15_18728 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELF_18727 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXFAST_18726 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYAND_18725 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_FASTCARRY_18724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXG2_18723 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXF2_18722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO_18721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELG_18712 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_10 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0024_CYINIT_18551 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0024_CY0F_18550 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0024_CYSELF_18541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_16_18668 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELF_18667 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXFAST_18666 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYAND_18665 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_FASTCARRY_18664 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXG2_18663 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXF2_18662 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO_18661 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELG_18655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_15_18654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_19_18895 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELF_18894 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXFAST_18893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYAND_18892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_FASTCARRY_18891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXG2_18890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXF2_18889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO_18888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELG_18882 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_18_18881 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_18_18925 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELF_18924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXFAST_18923 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYAND_18922 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_FASTCARRY_18921 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXG2_18920 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXF2_18919 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO_18918 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELG_18911 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_12_18910 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_19_18865 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELF_18864 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXFAST_18863 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYAND_18862 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_FASTCARRY_18861 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXG2_18860 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXF2_18859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO_18858 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELG_18852 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_18_18851 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0031_CYINIT_18945 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0031_CY0F_18944 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0031_CYSELF_18935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ZERO_18778 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYINIT_18777 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELF_18769 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_19_18768 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_BXINV_18767 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYMUXG_18766 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_19 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ONE_18764 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELG_18755 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ZERO_19006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_20 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELF_18996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXFAST_18995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYAND_18994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_FASTCARRY_18993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXG2_18992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXF2_18991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ONE_18990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELG_18982 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_13_18981 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ZERO_18840 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELF_18830 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXFAST_18829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYAND_18828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_FASTCARRY_18827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXG2_18826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXF2_18825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ONE_18824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELG_18815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ZERO_18975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYINIT_18974 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELF_18967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_21_18966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_BXINV_18965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYMUXG_18964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ONE_18962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELG_18955 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_11_18954 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_17_19031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELF_19030 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXFAST_19029 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYAND_19028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_FASTCARRY_19027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXG2_19026 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXF2_19025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO_19024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELG_19018 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_13_19017 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ZERO_18809 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_18 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELF_18799 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXFAST_18798 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYAND_18797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_FASTCARRY_18796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXG2_18795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXF2_18794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ONE_18793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELG_18785 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_11_18784 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0034_CYINIT_19111 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0034_CY0F_19110 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0034_CYSELF_19101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_19 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ONE_19171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELF_19161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXFAST_19160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYAND_19159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_FASTCARRY_19158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXG2_19157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXF2_19156 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ZERO_19155 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELG_19146 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ONE_19202 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELF_19192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXFAST_19191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYAND_19190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_FASTCARRY_19189 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXG2_19188 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXF2_19187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ZERO_19186 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELG_19180 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_14_19179 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYINIT_19140 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELF_19134 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_22_19133 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_BXINV_19132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYMUXG_19131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_LOGIC_ZERO_19129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELG_19121 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_12_19120 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_22_19257 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELF_19256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXFAST_19255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYAND_19254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_FASTCARRY_19253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXG2_19252 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXF2_19251 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO_19250 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELG_19244 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_20_19243 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_LOGIC_ZERO_19293 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_20_19285 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYSELF_19284 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYMUXFAST_19283 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYAND_19282 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_FASTCARRY_19281 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYMUXG2_19280 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYMUXF2_19279 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CY0G_19278 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0036_CYSELG_19269 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_22_19227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELF_19226 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXFAST_19225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYAND_19224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_FASTCARRY_19223 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXG2_19222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXF2_19221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO_19220 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELG_19214 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_21_19213 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_21_19061 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELF_19060 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXFAST_19059 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYAND_19058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_FASTCARRY_19057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXG2_19056 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXF2_19055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO_19054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELG_19048 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_20_19047 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_21_19091 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELF_19090 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXFAST_19089 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYAND_19088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_FASTCARRY_19087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXG2_19086 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXF2_19085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO_19084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELG_19076 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_19_19075 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_23_19439 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELF_19438 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXFAST_19437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYAND_19436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_FASTCARRY_19435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXG2_19434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXF2_19433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO_19432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELG_19423 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ZERO_19323 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYINIT_19322 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELF_19313 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_23 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_BXINV_19311 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYMUXG_19310 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_23 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ONE_19308 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELG_19301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_13_19300 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_23_19409 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELF_19408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXFAST_19407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYAND_19406 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_FASTCARRY_19405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXG2_19404 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXF2_19403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO_19402 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELG_19396 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_22_19395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ZERO_19354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELF_19344 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXFAST_19343 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYAND_19342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_FASTCARRY_19341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXG2_19340 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXF2_19339 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ONE_19338 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELG_19329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_18_19379 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELF_19378 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXFAST_19377 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYAND_19376 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_FASTCARRY_19375 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXG2_19374 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXF2_19373 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO_19372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELG_19366 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_15_19365 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_6_20467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELF_20466 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXFAST_20465 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYAND_20464 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_FASTCARRY_20463 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXG2_20462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXF2_20461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE_20460 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELG_20453 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_5_20452 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ZERO_20548 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_6_20540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELF_20539 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXFAST_20538 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYAND_20537 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_FASTCARRY_20536 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXG2_20535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXF2_20534 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ONE_20533 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELG_20525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_7_20524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ZERO_20579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_6_20571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELF_20570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXFAST_20569 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYAND_20568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_FASTCARRY_20567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXG2_20566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXF2_20565 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ONE_20564 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELG_20558 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_8_20557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ZERO_20517 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYINIT_20516 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELF_20507 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_BXINV_20505 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYMUXG_20504 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ONE_20502 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELG_20493 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_8 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ONE_20322 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_1_20314 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYSELF_20313 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYMUXFAST_20312 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYAND_20311 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_FASTCARRY_20310 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYMUXG2_20309 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYMUXF2_20308 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ZERO_20307 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0006_CYSELG_20298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_5_20377 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELF_20376 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXFAST_20375 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYAND_20374 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_FASTCARRY_20373 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXG2_20372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXF2_20371 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO_20370 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELG_20361 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_5_20437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELF_20436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXFAST_20435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYAND_20434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_FASTCARRY_20433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXG2_20432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXF2_20431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE_20430 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELG_20424 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_7_20423 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ZERO_20352 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYINIT_20351 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELF_20342 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_rt_20341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_BXINV_20340 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYMUXG_20339 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ONE_20337 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELG_20328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_7 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0012_LOGIC_ZERO_20487 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0012_CYINIT_20486 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0012_CYSELF_20477 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_5_20407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELF_20406 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXFAST_20405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYAND_20404 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_FASTCARRY_20403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXG2_20402 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXF2_20401 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE_20400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELG_20394 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_7_20393 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ZERO_20731 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELF_20721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXFAST_20720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYAND_20719 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_FASTCARRY_20718 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXG2_20717 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXF2_20716 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ONE_20715 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELG_20707 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_8_20706 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ONE_20853 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_4_20845 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYSELF_20844 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYMUXFAST_20843 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYAND_20842 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_FASTCARRY_20841 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYMUXG2_20840 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYMUXF2_20839 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ZERO_20838 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0014_CYSELG_20829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_7_20787 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELF_20786 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXFAST_20785 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYAND_20784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_FASTCARRY_20783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXG2_20782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXF2_20781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE_20780 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELG_20774 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_9_20773 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_6_20604 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELF_20603 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXFAST_20602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYAND_20601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_FASTCARRY_20600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXG2_20599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXF2_20598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE_20597 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELG_20591 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_8_20590 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_7_20634 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELF_20633 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXFAST_20632 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYAND_20631 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_FASTCARRY_20630 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXG2_20629 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXF2_20628 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE_20627 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELG_20621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_6_20620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_8_20817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELF_20816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXFAST_20815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYAND_20814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_FASTCARRY_20813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXG2_20812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXF2_20811 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE_20810 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELG_20804 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_7_20803 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ZERO_20700 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYINIT_20699 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELF_20691 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_4_20690 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_BXINV_20689 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYMUXG_20688 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ONE_20686 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELG_20677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ZERO_20762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELF_20752 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXFAST_20751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYAND_20750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_FASTCARRY_20749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXG2_20748 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXF2_20747 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ONE_20746 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELG_20740 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_9_20739 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ONE_20670 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_3_20662 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYSELF_20661 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYMUXFAST_20660 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYAND_20659 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_FASTCARRY_20658 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYMUXG2_20657 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYMUXF2_20656 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ZERO_20655 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0011_CYSELG_20646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ONE_21036 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_5 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYSELF_21026 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYMUXFAST_21025 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYAND_21024 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_FASTCARRY_21023 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYMUXG2_21022 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYMUXF2_21021 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ZERO_21020 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0019_CYSELG_21011 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_9_20970 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELF_20969 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXFAST_20968 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYAND_20967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_FASTCARRY_20966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXG2_20965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXF2_20964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE_20963 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELG_20957 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_11_20956 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ZERO_21097 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELF_21087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXFAST_21086 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYAND_21085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_FASTCARRY_21084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXG2_21083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXF2_21082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ONE_21081 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELG_21072 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_10_21000 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELF_20999 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXFAST_20998 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYAND_20997 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_FASTCARRY_20996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXG2_20995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXF2_20994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE_20993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELG_20987 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_9_20986 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ZERO_21066 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYINIT_21065 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELF_21056 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_rt_21055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_BXINV_21054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYMUXG_21053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ONE_21051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELG_21042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ZERO_20883 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYINIT_20882 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELF_20876 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_6_20875 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_BXINV_20874 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYMUXG_20873 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ONE_20871 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELG_20862 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ZERO_20914 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELF_20904 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXFAST_20903 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYAND_20902 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_FASTCARRY_20901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXG2_20900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXF2_20899 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ONE_20898 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELG_20891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_10_20890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ZERO_20945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELF_20935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXFAST_20934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYAND_20933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_FASTCARRY_20932 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXG2_20931 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXF2_20930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ONE_20929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELG_20923 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_11_20922 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_6_21214 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELF_21213 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXFAST_21212 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYAND_21211 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_FASTCARRY_21210 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXG2_21209 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXF2_21208 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE_21207 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELG_21201 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_5_21200 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ZERO_21159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELF_21149 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXFAST_21148 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYAND_21147 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_FASTCARRY_21146 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXG2_21145 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXF2_21144 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ONE_21143 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELG_21137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_12_21136 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ZERO_21342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELF_21332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXFAST_21331 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYAND_21330 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_FASTCARRY_21329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXG2_21328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXF2_21327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ONE_21326 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELG_21320 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_13_21319 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ZERO_21280 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYINIT_21279 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELF_21272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_7_21271 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_BXINV_21270 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYMUXG_21269 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ONE_21267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELG_21259 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_13_21258 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_10_21367 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELF_21366 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXFAST_21365 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYAND_21364 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_FASTCARRY_21363 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXG2_21362 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXF2_21361 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE_21360 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELG_21354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_13_21353 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ONE_21250 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYSELF_21240 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYMUXFAST_21239 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYAND_21238 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_FASTCARRY_21237 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYMUXG2_21236 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYMUXF2_21235 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ZERO_21234 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0022_CYSELG_21225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_11_21184 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELF_21183 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXFAST_21182 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYAND_21181 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_FASTCARRY_21180 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXG2_21179 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXF2_21178 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE_21177 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELG_21171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_10_21170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ZERO_21311 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELF_21301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXFAST_21300 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYAND_21299 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_FASTCARRY_21298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXG2_21297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXF2_21296 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ONE_21295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELG_21287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_12_21286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ZERO_21128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_8_21120 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELF_21119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXFAST_21118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYAND_21117 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_FASTCARRY_21116 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXG2_21115 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXF2_21114 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ONE_21113 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELG_21106 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_12_21105 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ONE_21616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_8 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYSELF_21606 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYMUXFAST_21605 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYAND_21604 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_FASTCARRY_21603 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYMUXG2_21602 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYMUXF2_21601 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ZERO_21600 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0023_CYSELG_21591 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ZERO_21525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELF_21515 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXFAST_21514 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYAND_21513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_FASTCARRY_21512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXG2_21511 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXF2_21510 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ONE_21509 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELG_21503 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_14_21502 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ONE_21433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_7 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYSELF_21423 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYMUXFAST_21422 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYAND_21421 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_FASTCARRY_21420 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYMUXG2_21419 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYMUXF2_21418 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ZERO_21417 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0024_CYSELG_21408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ZERO_21646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYINIT_21645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELF_21637 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_8_21636 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_BXINV_21635 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYMUXG_21634 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ONE_21632 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELG_21624 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_15_21623 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ZERO_21463 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYINIT_21462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELF_21453 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_BXINV_21451 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYMUXG_21450 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ONE_21448 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELG_21440 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_14_21439 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ZERO_21494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELF_21484 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXFAST_21483 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYAND_21482 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_FASTCARRY_21481 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXG2_21480 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXF2_21479 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ONE_21478 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELG_21470 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_13_21469 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_13_21580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELF_21579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXFAST_21578 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYAND_21577 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_FASTCARRY_21576 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXG2_21575 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXF2_21574 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE_21573 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELG_21567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_12_21566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_12_21397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELF_21396 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXFAST_21395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYAND_21394 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_FASTCARRY_21393 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXG2_21392 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXF2_21391 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE_21390 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELG_21384 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_11_21383 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_11_21550 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELF_21549 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXFAST_21548 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYAND_21547 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_FASTCARRY_21546 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXG2_21545 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXF2_21544 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE_21543 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELG_21537 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_14_21536 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ZERO_21891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELF_21881 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXFAST_21880 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYAND_21879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_FASTCARRY_21878 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXG2_21877 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXF2_21876 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ONE_21875 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELG_21867 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_16_21866 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ZERO_21677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_7_21669 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELF_21668 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXFAST_21667 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYAND_21666 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_FASTCARRY_21665 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXG2_21664 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXF2_21663 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ONE_21662 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELG_21654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_14_21653 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ZERO_21708 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELF_21698 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXFAST_21697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYAND_21696 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_FASTCARRY_21695 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXG2_21694 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXF2_21693 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ONE_21692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELG_21686 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_15_21685 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ZERO_21922 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELF_21912 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXFAST_21911 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYAND_21910 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_FASTCARRY_21909 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXG2_21908 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXF2_21907 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ONE_21906 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELG_21900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_16_21899 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_14_21763 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELF_21762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXFAST_21761 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYAND_21760 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_FASTCARRY_21759 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXG2_21758 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXF2_21757 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE_21756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELG_21750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_13_21749 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ZERO_21829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYINIT_21828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELF_21820 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_9_21819 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_BXINV_21818 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYMUXG_21817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ONE_21815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELG_21807 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_16_21806 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_12_21733 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELF_21732 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXFAST_21731 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYAND_21730 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_FASTCARRY_21729 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXG2_21728 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXF2_21727 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE_21726 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELG_21720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_15_21719 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ONE_21799 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_9 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYSELF_21789 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYMUXFAST_21788 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYAND_21787 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_FASTCARRY_21786 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYMUXG2_21785 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYMUXF2_21784 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ZERO_21783 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0028_CYSELG_21774 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ZERO_21860 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELF_21850 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXFAST_21849 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYAND_21848 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_FASTCARRY_21847 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXG2_21846 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXF2_21845 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ONE_21844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELG_21835 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_13_22130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELF_22129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXFAST_22128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYAND_22127 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_FASTCARRY_22126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXG2_22125 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXF2_22124 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE_22123 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELG_22117 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_17_22116 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_16_22160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELF_22159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXFAST_22158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYAND_22157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_FASTCARRY_22156 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXG2_22155 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXF2_22154 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE_22153 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELG_22147 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_15_22146 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ZERO_22043 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYINIT_22042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELF_22034 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_10_22033 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_BXINV_22032 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYMUXG_22031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_17 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ONE_22029 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELG_22020 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_17 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ONE_22196 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_11 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYSELF_22186 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYMUXFAST_22185 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYAND_22184 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_FASTCARRY_22183 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYMUXG2_22182 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYMUXF2_22181 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ZERO_22180 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0029_CYSELG_22171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_15_21947 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELF_21946 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXFAST_21945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYAND_21944 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_FASTCARRY_21943 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXG2_21942 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXF2_21941 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE_21940 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELG_21934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_14_21933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ZERO_22074 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_8_22066 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELF_22065 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXFAST_22064 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYAND_22063 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_FASTCARRY_22062 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXG2_22061 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXF2_22060 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ONE_22059 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELG_22051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_16_22050 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ONE_22013 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_3 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYSELF_22003 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYMUXFAST_22002 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYAND_22001 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_FASTCARRY_22000 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYMUXG2_21999 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYMUXF2_21998 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ZERO_21997 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0027_CYSELG_21988 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ZERO_22105 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELF_22095 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXFAST_22094 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYAND_22093 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_FASTCARRY_22092 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXG2_22091 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXF2_22090 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ONE_22089 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELG_22083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_17_22082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_10_21977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELF_21976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXFAST_21975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYAND_21974 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_FASTCARRY_21973 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXG2_21972 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXF2_21971 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE_21970 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELG_21964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_9_21963 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0028_CYINIT_19791 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0028_CY0F_19790 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0028_CYSELF_19781 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_18_19907 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELF_19906 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXFAST_19905 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYAND_19904 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_FASTCARRY_19903 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXG2_19902 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXF2_19901 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO_19900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELG_19894 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_17_19893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ONE_19851 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_rt_19842 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELF_19841 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXFAST_19840 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYAND_19839 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_FASTCARRY_19838 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXG2_19837 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXF2_19836 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ZERO_19835 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELG_19826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_17_19741 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELF_19740 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXFAST_19739 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYAND_19738 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_FASTCARRY_19737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXG2_19736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXF2_19735 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO_19734 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELG_19728 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_16_19727 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ONE_19882 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELF_19872 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXFAST_19871 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYAND_19870 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_FASTCARRY_19869 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXG2_19868 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXF2_19867 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ZERO_19866 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELG_19860 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_11_19859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ZERO_20003 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYINIT_20002 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELF_19996 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_20_19995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_BXINV_19994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYMUXG_19993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_20 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ONE_19991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELG_19983 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_10_19982 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_LOGIC_ZERO_19973 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_17 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYSELF_19963 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYMUXFAST_19962 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYAND_19961 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_FASTCARRY_19960 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYMUXG2_19959 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYMUXF2_19958 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CY0G_19957 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0030_CYSELG_19948 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_18_19937 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELF_19936 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXFAST_19935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYAND_19934 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_FASTCARRY_19933 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXG2_19932 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXF2_19931 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO_19930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELG_19924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_17_19923 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_17_19771 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELF_19770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXFAST_19769 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYAND_19768 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_FASTCARRY_19767 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXG2_19766 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXF2_19765 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO_19764 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELG_19755 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYINIT_19820 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELF_19814 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_18_19813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_BXINV_19812 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYMUXG_19811 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_18 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_LOGIC_ZERO_19809 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELG_19802 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_9_19801 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_19_20028 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELF_20027 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXFAST_20026 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYAND_20025 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_FASTCARRY_20024 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXG2_20023 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXF2_20022 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO_20021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELG_20015 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_12_20014 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ZERO_20200 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELF_20190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXFAST_20189 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYAND_20188 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_FASTCARRY_20187 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXG2_20186 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXF2_20185 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ONE_20184 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELG_20175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ZERO_20231 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELF_20221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXFAST_20220 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYAND_20219 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_FASTCARRY_20218 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXG2_20217 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXF2_20216 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ONE_20215 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELG_20209 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_4_20208 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_16_20058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELF_20057 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXFAST_20056 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYAND_20055 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_FASTCARRY_20054 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXG2_20053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXF2_20052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO_20051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELG_20045 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_12_20044 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ZERO_20169 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELF_20159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXFAST_20158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYAND_20157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_FASTCARRY_20156 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXG2_20155 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXF2_20154 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ONE_20153 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELG_20144 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_4 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0033_CYINIT_20108 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0033_CY0F_20107 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_le0033_CYSELF_20098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_20 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_3_20256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELF_20255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXFAST_20254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYAND_20253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_FASTCARRY_20252 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXG2_20251 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXF2_20250 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE_20249 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELG_20243 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_2_20242 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ZERO_20138 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYINIT_20137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELF_20128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_BXINV_20126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYMUXG_20125 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ONE_20123 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELG_20114 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_20_20088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELF_20087 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXFAST_20086 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYAND_20085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_FASTCARRY_20084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXG2_20083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXF2_20082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO_20081 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELG_20074 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_19_20073 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_1_20286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELF_20285 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXFAST_20284 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYAND_20283 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_FASTCARRY_20282 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXG2_20281 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXF2_20280 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE_20279 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELG_20273 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_1_20272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ZERO_22226 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYINIT_22225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELF_22218 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_13_22217 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_BXINV_22216 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYMUXG_22215 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ONE_22213 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELG_22204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_17_22313 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELF_22312 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXFAST_22311 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYAND_22310 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_FASTCARRY_22309 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXG2_22308 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXF2_22307 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE_22306 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELG_22300 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_21_22299 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ONE_22379 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_14_22371 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYSELF_22370 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYMUXFAST_22369 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYAND_22368 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_FASTCARRY_22367 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYMUXG2_22366 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYMUXF2_22365 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ZERO_22364 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0034_CYSELG_22355 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ZERO_22288 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_11_22280 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELF_22279 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXFAST_22278 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYAND_22277 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_FASTCARRY_22276 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXG2_22275 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXF2_22274 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ONE_22273 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELG_22267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_21_22266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_20_22343 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELF_22342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXFAST_22341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYAND_22340 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_FASTCARRY_22339 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXG2_22338 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXF2_22337 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE_22336 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELG_22330 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_19_22329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ZERO_22409 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYINIT_22408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELF_22400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_14_22399 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_BXINV_22398 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYMUXG_22397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ONE_22395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELG_22386 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_22 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ZERO_22440 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_11_22432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELF_22431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXFAST_22430 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYAND_22429 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_FASTCARRY_22428 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXG2_22427 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXF2_22426 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ONE_22425 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELG_22417 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_20_22416 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ZERO_22471 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELF_22461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXFAST_22460 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYAND_22459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_FASTCARRY_22458 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXG2_22457 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXF2_22456 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ONE_22455 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELG_22449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_22_22448 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ZERO_22257 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELF_22247 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXFAST_22246 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYAND_22245 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_FASTCARRY_22244 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXG2_22243 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXF2_22242 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ONE_22241 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELG_22232 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_19 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ONE_22714 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_22_22706 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYSELF_22705 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYMUXFAST_22704 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYAND_22703 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_FASTCARRY_22702 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYMUXG2_22701 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYMUXF2_22700 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ZERO_22699 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0038_CYSELG_22690 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_21 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYINIT_22743 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELF_22737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_11_22736 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_BXINV_22735 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYMUXG_22734 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_18 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_LOGIC_ZERO_22732 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELG_22725 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_18_22724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_19_22678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELF_22677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXFAST_22676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYAND_22675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_FASTCARRY_22674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXG2_22673 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXF2_22672 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE_22671 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELG_22665 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_23_22664 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ZERO_22592 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYINIT_22591 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELF_22582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_BXINV_22580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYMUXG_22579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_23 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ONE_22577 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELG_22571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_23_22570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_12_22648 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELF_22647 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXFAST_22646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYAND_22645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_FASTCARRY_22644 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXG2_22643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXF2_22642 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE_22641 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELG_22635 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_23_22634 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ONE_22562 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_15_22554 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYSELF_22553 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYMUXFAST_22552 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYAND_22551 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_FASTCARRY_22550 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYMUXG2_22549 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYMUXF2_22548 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ZERO_22547 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0036_CYSELG_22538 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_18_22496 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELF_22495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXFAST_22494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYAND_22493 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_FASTCARRY_22492 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXG2_22491 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXF2_22490 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE_22489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELG_22483 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_22_22482 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_21_22526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELF_22525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXFAST_22524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYAND_22523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_FASTCARRY_22522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXG2_22521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXF2_22520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE_22519 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELG_22513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_20_22512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ZERO_22623 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_12_22616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELF_22615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXFAST_22614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYAND_22613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_FASTCARRY_22612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXG2_22611 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXF2_22610 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ONE_22609 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELG_22603 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_21_22602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_10_22965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELF_22964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXFAST_22963 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYAND_22962 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_FASTCARRY_22961 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXG2_22960 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXF2_22959 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE_22958 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELG_22952 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_19_22951 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_15_22995 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELF_22994 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXFAST_22993 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYAND_22992 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_FASTCARRY_22991 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXG2_22990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXF2_22989 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE_22988 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELG_22982 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_19_22981 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_14_22829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELF_22828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXFAST_22827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYAND_22826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_FASTCARRY_22825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXG2_22824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXF2_22823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE_22822 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELG_22816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_18_22815 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0030_LOGIC_ZERO_22879 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0030_CYINIT_22878 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0030_CYSELF_22869 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ONE_22774 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_9_22766 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELF_22765 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXFAST_22764 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYAND_22763 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_FASTCARRY_22762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXG2_22761 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXF2_22760 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ZERO_22759 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELG_22750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_17_22859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELF_22858 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXFAST_22857 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYAND_22856 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_FASTCARRY_22855 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXG2_22854 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXF2_22853 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE_22852 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELG_22843 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_16 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_9_22799 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELF_22798 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXFAST_22797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYAND_22796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_FASTCARRY_22795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXG2_22794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXF2_22793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE_22792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELG_22786 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_18_22785 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ZERO_22909 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYINIT_22908 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELF_22900 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_12_22899 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_BXINV_22898 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYMUXG_22897 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_19 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ONE_22895 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELG_22888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_19_22887 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ZERO_22940 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELF_22930 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXFAST_22929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYAND_22928 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_FASTCARRY_22927 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXG2_22926 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXF2_22925 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ONE_22924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELG_22918 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_17_22917 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ZERO_23275 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELF_23265 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXFAST_23264 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYAND_23263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_FASTCARRY_23262 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXG2_23261 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXF2_23260 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ONE_23259 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELG_23253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ZERO_23061 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYINIT_23060 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELF_23051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_BXINV_23049 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYMUXG_23048 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_20 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ONE_23046 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELG_23038 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_20_23037 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_16_23148 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELF_23147 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXFAST_23146 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYAND_23145 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_FASTCARRY_23144 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXG2_23143 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXF2_23142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE_23141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELG_23135 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_20_23134 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ONE_23214 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_13_23207 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYSELF_23206 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYMUXFAST_23205 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYAND_23204 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_FASTCARRY_23203 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYMUXG2_23202 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYMUXF2_23201 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ZERO_23200 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0032_CYSELG_23191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ZERO_23244 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYINIT_23243 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELF_23235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_BXINV_23233 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYMUXG_23232 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_Q : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ONE_23230 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELG_23221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ONE_23031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_18_23023 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYSELF_23022 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYMUXFAST_23021 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYAND_23020 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_FASTCARRY_23019 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYMUXG2_23018 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYMUXF2_23017 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ZERO_23016 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0033_CYSELG_23007 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_17 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ZERO_23092 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_10_23085 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELF_23084 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXFAST_23083 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYAND_23082 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_FASTCARRY_23081 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXG2_23080 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXF2_23079 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ONE_23078 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELG_23069 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_18 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ZERO_23123 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELF_23113 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXFAST_23112 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYAND_23111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_FASTCARRY_23110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXG2_23109 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXF2_23108 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ONE_23107 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELG_23101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_20_23100 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_19_23178 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELF_23177 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXFAST_23176 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYAND_23175 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_FASTCARRY_23174 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXG2_23173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXF2_23172 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE_23171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELG_23165 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_18_23164 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ZERO_23410 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYINIT_23409 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELF_23400 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_BXINV_23398 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYMUXG_23397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ONE_23395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELG_23386 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_cmp_le0000_CYINIT_23380 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_cmp_le0000_CY0F_23379 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_cmp_le0000_CYSELF_23370 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELF_23299 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXFAST_23298 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYAND_23297 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_FASTCARRY_23296 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXG2_23295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXF2_23294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO_23293 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELG_23287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELF_23359 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXFAST_23358 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYAND_23357 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_FASTCARRY_23356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXG2_23355 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXF2_23354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO_23353 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELG_23345 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELF_23329 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXFAST_23328 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYAND_23327 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_FASTCARRY_23326 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXG2_23325 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXF2_23324 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO_23323 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELG_23317 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ZERO_23472 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELF_23462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXFAST_23461 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYAND_23460 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_FASTCARRY_23459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXG2_23458 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXF2_23457 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ONE_23456 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELG_23450 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_1_23449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ZERO_23441 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_1_23433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELF_23432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXFAST_23431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYAND_23430 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_FASTCARRY_23429 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXG2_23428 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXF2_23427 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ONE_23426 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELG_23417 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_1_23497 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELF_23496 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXFAST_23495 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYAND_23494 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_FASTCARRY_23493 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXG2_23492 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXF2_23491 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE_23490 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELG_23484 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_1_23483 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_1_23527 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELF_23526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXFAST_23525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYAND_23524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_FASTCARRY_23523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXG2_23522 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXF2_23521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE_23520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELG_23514 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_1_23513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ZERO_23655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELF_23645 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXFAST_23644 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYAND_23643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_FASTCARRY_23642 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXG2_23641 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXF2_23640 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ONE_23639 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELG_23633 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_4_23632 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ZERO_23624 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELF_23614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXFAST_23613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYAND_23612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_FASTCARRY_23611 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXG2_23610 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXF2_23609 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ONE_23608 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELG_23600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_3_23599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_4_23680 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELF_23679 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXFAST_23678 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYAND_23677 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_FASTCARRY_23676 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXG2_23675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXF2_23674 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE_23673 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELG_23667 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_4_23666 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ONE_23563 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_1_23557 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYSELF_23556 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYMUXFAST_23555 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYAND_23554 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_FASTCARRY_23553 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYMUXG2_23552 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYMUXF2_23551 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ZERO_23550 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0001_CYSELG_23541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ZERO_23807 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELF_23797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXFAST_23796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYAND_23795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_FASTCARRY_23794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXG2_23793 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXF2_23792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ONE_23791 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELG_23783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_4_23782 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ZERO_23776 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYINIT_23775 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELF_23766 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_BXINV_23764 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYMUXG_23763 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ONE_23761 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELG_23754 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_4_23753 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ZERO_23593 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYINIT_23592 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELF_23584 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_3_23583 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_BXINV_23582 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYMUXG_23581 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ONE_23579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELG_23570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_3_23710 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELF_23709 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXFAST_23708 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYAND_23707 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_FASTCARRY_23706 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXG2_23705 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXF2_23704 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE_23703 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELG_23697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_3_23696 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ONE_23746 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_2_23738 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYSELF_23737 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYMUXFAST_23736 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYAND_23735 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_FASTCARRY_23734 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYMUXG2_23733 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYMUXF2_23732 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ZERO_23731 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0013_CYSELG_23722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ONE_23929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_3_23921 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYSELF_23920 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYMUXFAST_23919 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYAND_23918 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_FASTCARRY_23917 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYMUXG2_23916 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYMUXF2_23915 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ZERO_23914 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0015_CYSELG_23905 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_6_24076 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELF_24075 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXFAST_24074 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYAND_24073 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_FASTCARRY_24072 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXG2_24071 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXF2_24070 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE_24069 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELG_24063 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_6_24062 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_4_23893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELF_23892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXFAST_23891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYAND_23890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_FASTCARRY_23889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXG2_23888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXF2_23887 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE_23886 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELG_23880 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_4_23879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ZERO_23838 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELF_23828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXFAST_23827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYAND_23826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_FASTCARRY_23825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXG2_23824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXF2_23823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ONE_23822 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELG_23816 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_5_23815 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_5_23863 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELF_23862 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXFAST_23861 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYAND_23860 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_FASTCARRY_23859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXG2_23858 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXF2_23857 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE_23856 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELG_23850 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_5_23849 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_7_24046 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELF_24045 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXFAST_24044 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYAND_24043 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_FASTCARRY_24042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXG2_24041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXF2_24040 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE_24039 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELG_24033 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_7_24032 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ZERO_24021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_4_24013 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELF_24012 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXFAST_24011 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYAND_24010 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_FASTCARRY_24009 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXG2_24008 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXF2_24007 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ONE_24006 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELG_24000 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_7_23999 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ZERO_23959 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYINIT_23958 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELF_23949 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_rt_23948 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_BXINV_23947 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYMUXG_23946 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ONE_23944 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELG_23935 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ZERO_23990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_4_23982 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELF_23981 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXFAST_23980 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYAND_23979 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_FASTCARRY_23978 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXG2_23977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXF2_23976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ONE_23975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELG_23967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_6_23966 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ZERO_24356 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_5_24348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELF_24347 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXFAST_24346 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYAND_24345 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_FASTCARRY_24344 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXG2_24343 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXF2_24342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ONE_24341 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELG_24332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_8 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ONE_24112 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_4_24104 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYSELF_24103 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYMUXFAST_24102 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYAND_24101 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_FASTCARRY_24100 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYMUXG2_24099 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYMUXF2_24098 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ZERO_24097 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0018_CYSELG_24088 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ZERO_24142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYINIT_24141 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELF_24132 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_rt_24131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_BXINV_24130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYMUXG_24129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ONE_24127 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELG_24119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_7_24118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ZERO_24173 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELF_24163 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXFAST_24162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYAND_24161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_FASTCARRY_24160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXG2_24159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXF2_24158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ONE_24157 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELG_24148 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_7 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ZERO_24204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_5_24196 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELF_24195 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXFAST_24194 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYAND_24193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_FASTCARRY_24192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXG2_24191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXF2_24190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ONE_24189 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELG_24183 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_8_24182 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_7_24259 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELF_24258 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXFAST_24257 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYAND_24256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_FASTCARRY_24255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXG2_24254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXF2_24253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE_24252 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELG_24246 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_7_24245 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_8_24229 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELF_24228 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXFAST_24227 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYAND_24226 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_FASTCARRY_24225 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXG2_24224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXF2_24223 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE_24222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELG_24216 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_8_24215 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ONE_24295 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_5_24287 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYSELF_24286 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYMUXFAST_24285 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYAND_24284 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_FASTCARRY_24283 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYMUXG2_24282 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYMUXF2_24281 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ZERO_24280 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0021_CYSELG_24271 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ZERO_24325 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYINIT_24324 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELF_24315 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_0_rt_24314 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_BXINV_24313 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYMUXG_24312 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ONE_24310 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELG_24301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ZERO_24570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELF_24560 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXFAST_24559 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYAND_24558 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_FASTCARRY_24557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXG2_24556 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXF2_24555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ONE_24554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELG_24545 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_9 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ONE_24509 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYSELF_24500 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYMUXFAST_24499 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYAND_24498 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_FASTCARRY_24497 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYMUXG2_24496 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYMUXF2_24495 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ZERO_24494 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0020_CYSELG_24485 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ZERO_24387 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELF_24377 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXFAST_24376 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYAND_24375 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_FASTCARRY_24374 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXG2_24373 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXF2_24372 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ONE_24371 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELG_24362 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ZERO_24601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_6_24593 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELF_24592 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXFAST_24591 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYAND_24590 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_FASTCARRY_24589 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXG2_24588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXF2_24587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ONE_24586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELG_24580 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_10_24579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_10_24626 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELF_24625 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXFAST_24624 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYAND_24623 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_FASTCARRY_24622 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXG2_24621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXF2_24620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE_24619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELG_24613 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_10_24612 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ZERO_24418 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_9_24410 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELF_24409 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXFAST_24408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYAND_24407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_FASTCARRY_24406 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXG2_24405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXF2_24404 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ONE_24403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELG_24397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_9_24396 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_8_24443 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELF_24442 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXFAST_24441 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYAND_24440 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_FASTCARRY_24439 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXG2_24438 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXF2_24437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE_24436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELG_24430 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_8_24429 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ZERO_24539 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYINIT_24538 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELF_24529 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_BXINV_24527 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYMUXG_24526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ONE_24524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELG_24518 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_9_24517 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_6_24473 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELF_24472 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXFAST_24471 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYAND_24470 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_FASTCARRY_24469 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXG2_24468 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXF2_24467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE_24466 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELG_24460 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_5_24459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_9_24656 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELF_24655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXFAST_24654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYAND_24653 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_FASTCARRY_24652 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXG2_24651 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXF2_24650 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE_24649 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELG_24643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_9_24642 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_8_25572 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELF_25571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXFAST_25570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYAND_25569 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_FASTCARRY_25568 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXG2_25567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXF2_25566 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE_25565 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELG_25559 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_14_25558 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ZERO_25516 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYINIT_25515 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELF_25508 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_6_25507 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_BXINV_25506 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYMUXG_25505 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ONE_25503 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELG_25497 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_13_25496 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ZERO_25547 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELF_25537 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXFAST_25536 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYAND_25535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_FASTCARRY_25534 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXG2_25533 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXF2_25532 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ONE_25531 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELG_25525 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_13_25524 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_XORF_25749 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYINIT_25748 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_XORG_25737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_4_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYSELF_25735 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYMUXFAST_25734 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYAND_25733 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_FASTCARRY_25732 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYMUXG2_25731 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYMUXF2_25730 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_LOGIC_ZERO_25729 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_CYSELG_25720 : STD_LOGIC; 
  signal Inst_Pantalla_Result_4_G : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ONE_25638 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_13_25630 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYSELF_25629 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYMUXFAST_25628 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYAND_25627 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_FASTCARRY_25626 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYMUXG2_25625 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYMUXF2_25624 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ZERO_25623 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0037_CYSELG_25614 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_13 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_XORF_25673 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_LOGIC_ONE_25672 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_CYINIT_25671 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_CYSELF_25662 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_BXINV_25660 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_XORG_25658 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_CYMUXG_25657 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_0_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_LOGIC_ZERO_25655 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_CYSELG_25646 : STD_LOGIC; 
  signal Inst_Pantalla_Result_0_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_XORF_25711 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYINIT_25710 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_XORG_25699 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_2_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYSELF_25697 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYMUXFAST_25696 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYAND_25695 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_FASTCARRY_25694 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYMUXG2_25693 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYMUXF2_25692 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_LOGIC_ZERO_25691 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_CYSELG_25682 : STD_LOGIC; 
  signal Inst_Pantalla_Result_2_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_13_25602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELF_25601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXFAST_25600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYAND_25599 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_FASTCARRY_25598 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXG2_25597 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXF2_25596 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE_25595 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELG_25589 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_14_25588 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_XORF_25939 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYINIT_25938 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_XORG_25927 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_14_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYSELF_25925 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYMUXFAST_25924 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYAND_25923 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_FASTCARRY_25922 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYMUXG2_25921 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYMUXF2_25920 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_LOGIC_ZERO_25919 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_CYSELG_25910 : STD_LOGIC; 
  signal Inst_Pantalla_Result_14_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_XORF_26053 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYINIT_26052 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_XORG_26041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_20_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYSELF_26039 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYMUXFAST_26038 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYAND_26037 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_FASTCARRY_26036 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYMUXG2_26035 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYMUXF2_26034 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_LOGIC_ZERO_26033 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_CYSELG_26024 : STD_LOGIC; 
  signal Inst_Pantalla_Result_20_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_XORF_25977 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYINIT_25976 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_XORG_25965 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_16_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYSELF_25963 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYMUXFAST_25962 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYAND_25961 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_FASTCARRY_25960 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYMUXG2_25959 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYMUXF2_25958 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_LOGIC_ZERO_25957 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_CYSELG_25948 : STD_LOGIC; 
  signal Inst_Pantalla_Result_16_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_XORF_25825 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYINIT_25824 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_XORG_25813 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_8_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYSELF_25811 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYMUXFAST_25810 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYAND_25809 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_FASTCARRY_25808 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYMUXG2_25807 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYMUXF2_25806 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_LOGIC_ZERO_25805 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_CYSELG_25796 : STD_LOGIC; 
  signal Inst_Pantalla_Result_8_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_XORF_25787 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYINIT_25786 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_XORG_25775 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_6_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYSELF_25773 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYMUXFAST_25772 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYAND_25771 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_FASTCARRY_25770 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYMUXG2_25769 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYMUXF2_25768 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_LOGIC_ZERO_25767 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_CYSELG_25758 : STD_LOGIC; 
  signal Inst_Pantalla_Result_6_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_XORF_25863 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYINIT_25862 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_XORG_25851 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_10_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYSELF_25849 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYMUXFAST_25848 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYAND_25847 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_FASTCARRY_25846 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYMUXG2_25845 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYMUXF2_25844 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_LOGIC_ZERO_25843 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_CYSELG_25834 : STD_LOGIC; 
  signal Inst_Pantalla_Result_10_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_XORF_26015 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYINIT_26014 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_XORG_26003 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_18_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYSELF_26001 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYMUXFAST_26000 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYAND_25999 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_FASTCARRY_25998 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYMUXG2_25997 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYMUXF2_25996 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_LOGIC_ZERO_25995 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_CYSELG_25986 : STD_LOGIC; 
  signal Inst_Pantalla_Result_18_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_XORF_25901 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYINIT_25900 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_XORG_25889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_12_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYSELF_25887 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYMUXFAST_25886 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYAND_25885 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_FASTCARRY_25884 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYMUXG2_25883 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYMUXF2_25882 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_LOGIC_ZERO_25881 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_CYSELG_25872 : STD_LOGIC; 
  signal Inst_Pantalla_Result_12_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_XORF_26167 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYINIT_26166 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_XORG_26155 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_26_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYSELF_26153 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYMUXFAST_26152 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYAND_26151 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_FASTCARRY_26150 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYMUXG2_26149 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYMUXF2_26148 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_LOGIC_ZERO_26147 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_CYSELG_26138 : STD_LOGIC; 
  signal Inst_Pantalla_Result_26_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ZERO_26267 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYINIT_26266 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELF_26258 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_BXINV_26256 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYMUXG_26255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ONE_26253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELG_26244 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_XORF_26091 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYINIT_26090 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_XORG_26079 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_22_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYSELF_26077 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYMUXFAST_26076 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYAND_26075 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_FASTCARRY_26074 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYMUXG2_26073 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYMUXF2_26072 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_LOGIC_ZERO_26071 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_CYSELG_26062 : STD_LOGIC; 
  signal Inst_Pantalla_Result_22_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_XORF_26236 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_LOGIC_ZERO_26235 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_CYINIT_26234 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_CYSELF_26225 : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_30_XORG_26222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_30_Q : STD_LOGIC; 
  signal Inst_Pantalla_hPos_31_rt_26219 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_XORF_26129 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYINIT_26128 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_XORG_26117 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_24_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYSELF_26115 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYMUXFAST_26114 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYAND_26113 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_FASTCARRY_26112 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYMUXG2_26111 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYMUXF2_26110 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_LOGIC_ZERO_26109 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_CYSELG_26100 : STD_LOGIC; 
  signal Inst_Pantalla_Result_24_G : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_XORF_26205 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYINIT_26204 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_F : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_XORG_26193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_cy_28_Q : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYSELF_26191 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYMUXFAST_26190 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYAND_26189 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_FASTCARRY_26188 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYMUXG2_26187 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYMUXF2_26186 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_LOGIC_ZERO_26185 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_CYSELG_26176 : STD_LOGIC; 
  signal Inst_Pantalla_Result_28_G : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELF_26291 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXFAST_26290 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYAND_26289 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_FASTCARRY_26288 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXG2_26287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXF2_26286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO_26285 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELG_26279 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYSELF_26485 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYMUXFAST_26484 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYAND_26483 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_FASTCARRY_26482 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYMUXG2_26481 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYMUXF2_26480 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO_26479 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_CYSELG_26473 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELF_26425 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXFAST_26424 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYAND_26423 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_FASTCARRY_26422 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXG2_26421 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXF2_26420 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_26419 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELG_26413 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0000_CYINIT_26372 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0000_CY0F_26371 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_cmp_le0000_CYSELF_26362 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYINIT_26401 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELF_26395 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_BXINV_26393 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYMUXG_26392 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_26390 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELG_26384 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELF_26455 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXFAST_26454 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYAND_26453 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_FASTCARRY_26452 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXG2_26451 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXF2_26450 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_26449 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELG_26443 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELF_26351 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXFAST_26350 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYAND_26349 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_FASTCARRY_26348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXG2_26347 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXF2_26346 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO_26345 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELG_26336 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELF_26321 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXFAST_26320 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYAND_26319 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_FASTCARRY_26318 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXG2_26317 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXF2_26316 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO_26315 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELG_26309 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ZERO_26552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_1_26544 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELF_26543 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXFAST_26542 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYAND_26541 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_FASTCARRY_26540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXG2_26539 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXF2_26538 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ONE_26537 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELG_26531 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_2_26530 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_1_26577 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELF_26576 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXFAST_26575 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYAND_26574 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_FASTCARRY_26573 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXG2_26572 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXF2_26571 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE_26570 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELG_26564 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_2_26563 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ZERO_26521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYINIT_26520 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELF_26513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_1_26512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_BXINV_26511 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYMUXG_26510 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ONE_26508 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELG_26499 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ZERO_26838 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_3_26830 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELF_26829 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXFAST_26828 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYAND_26827 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_FASTCARRY_26826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXG2_26825 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXF2_26824 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ONE_26823 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELG_26817 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_5_26816 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ONE_26643 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_1_26636 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYSELF_26635 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYMUXFAST_26634 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYAND_26633 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_FASTCARRY_26632 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYMUXG2_26631 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYMUXF2_26630 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ZERO_26629 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0005_CYSELG_26620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0004_LOGIC_ZERO_26777 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0004_CYINIT_26776 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0004_CYSELF_26767 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_1_26607 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELF_26606 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXFAST_26605 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYAND_26604 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_FASTCARRY_26603 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXG2_26602 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXF2_26601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE_26600 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELG_26594 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_2_26593 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYINIT_26672 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELF_26666 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_2_26665 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_BXINV_26664 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYMUXG_26663 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_LOGIC_ZERO_26661 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELG_26655 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_3_26654 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ZERO_26807 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYINIT_26806 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELF_26797 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_BXINV_26795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYMUXG_26794 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ONE_26792 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELG_26784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_5_26783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_2_26697 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELF_26696 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXFAST_26695 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYAND_26694 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_FASTCARRY_26693 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXG2_26692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXF2_26691 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE_26690 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELG_26684 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_3_26683 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_2_26757 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELF_26756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXFAST_26755 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYAND_26754 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_FASTCARRY_26753 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXG2_26752 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXF2_26751 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE_26750 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELG_26742 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_3_26741 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_2_26727 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELF_26726 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXFAST_26725 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYAND_26724 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_FASTCARRY_26723 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXG2_26722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXF2_26721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE_26720 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELG_26714 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_3_26713 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_3_26863 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELF_26862 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXFAST_26861 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYAND_26860 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_FASTCARRY_26859 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXG2_26858 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXF2_26857 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE_26856 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELG_26850 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_5_26849 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_3_26893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELF_26892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXFAST_26891 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYAND_26890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_FASTCARRY_26889 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXG2_26888 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXF2_26887 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE_26886 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELG_26880 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_5_26879 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_4_27045 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELF_27044 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXFAST_27043 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYAND_27042 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_FASTCARRY_27041 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXG2_27040 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXF2_27039 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE_27038 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELG_27032 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_6_27031 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ZERO_26990 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_4_26983 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELF_26982 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXFAST_26981 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYAND_26980 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_FASTCARRY_26979 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXG2_26978 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXF2_26977 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ONE_26976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELG_26970 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_6_26969 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ZERO_26959 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYINIT_26958 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELF_26950 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_3_26949 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_BXINV_26948 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYMUXG_26947 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ONE_26945 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELG_26937 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_6_26936 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ONE_26929 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_4_26921 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYSELF_26920 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYMUXFAST_26919 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYAND_26918 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_FASTCARRY_26917 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYMUXG2_26916 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYMUXF2_26915 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ZERO_26914 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0007_CYSELG_26905 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_3 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ONE_27081 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_5_27074 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYSELF_27073 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYMUXFAST_27072 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYAND_27071 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_FASTCARRY_27070 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYMUXG2_27069 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYMUXF2_27068 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ZERO_27067 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0010_CYSELG_27058 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_4 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ZERO_27111 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYINIT_27110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELF_27103 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_5_27102 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_BXINV_27101 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYMUXG_27100 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_10 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ONE_27098 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELG_27092 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_10_27091 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_4_27015 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELF_27014 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXFAST_27013 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYAND_27012 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_FASTCARRY_27011 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXG2_27010 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXF2_27009 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE_27008 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELG_27002 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_6_27001 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ZERO_24722 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYINIT_24721 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELF_24714 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_4_24713 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_BXINV_24712 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYMUXG_24711 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ONE_24709 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELG_24701 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_10_24700 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ZERO_24905 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYINIT_24904 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELF_24895 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_BXINV_24893 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYMUXG_24892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ONE_24890 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELG_24881 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ZERO_24784 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_7_24776 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELF_24775 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXFAST_24774 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYAND_24773 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_FASTCARRY_24772 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXG2_24771 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXF2_24770 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ONE_24769 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELG_24763 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_11_24762 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_11_24809 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELF_24808 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXFAST_24807 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYAND_24806 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_FASTCARRY_24805 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXG2_24804 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXF2_24803 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE_24802 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELG_24796 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_11_24795 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_10_24839 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELF_24838 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXFAST_24837 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYAND_24836 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_FASTCARRY_24835 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXG2_24834 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXF2_24833 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE_24832 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELG_24826 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_10_24825 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ONE_24692 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_7_24684 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYSELF_24683 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYMUXFAST_24682 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYAND_24681 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_FASTCARRY_24680 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYMUXG2_24679 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYMUXF2_24678 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ZERO_24677 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0025_CYSELG_24668 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ZERO_24753 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELF_24743 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXFAST_24742 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYAND_24741 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_FASTCARRY_24740 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXG2_24739 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXF2_24738 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ONE_24737 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELG_24728 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_10 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ONE_24875 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_8_24867 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYSELF_24866 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYMUXFAST_24865 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYAND_24864 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_FASTCARRY_24863 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYMUXG2_24862 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYMUXF2_24861 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ZERO_24860 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0026_CYSELG_24851 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_7 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ONE_25089 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_1_25082 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYSELF_25081 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYMUXFAST_25080 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYAND_25079 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_FASTCARRY_25078 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYMUXG2_25077 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYMUXF2_25076 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ZERO_25075 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0031_CYSELG_25066 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ZERO_24936 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELF_24926 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXFAST_24925 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYAND_24924 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_FASTCARRY_24923 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXG2_24922 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXF2_24921 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ONE_24920 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELG_24911 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_11 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ZERO_24967 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELF_24957 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXFAST_24956 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYAND_24955 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_FASTCARRY_24954 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXG2_24953 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXF2_24952 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ONE_24951 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELG_24942 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_11_25023 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELF_25022 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXFAST_25021 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYAND_25020 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_FASTCARRY_25019 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXG2_25018 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXF2_25017 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE_25016 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELG_25010 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_11_25009 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ZERO_25181 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELF_25171 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXFAST_25170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYAND_25169 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_FASTCARRY_25168 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXG2_25167 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXF2_25166 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ONE_25165 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELG_25159 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_13_25158 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_9_25053 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELF_25052 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXFAST_25051 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYAND_25050 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_FASTCARRY_25049 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXG2_25048 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXF2_25047 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE_25046 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELG_25040 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_8_25039 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ZERO_24998 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELF_24988 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXFAST_24987 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYAND_24986 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_FASTCARRY_24985 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXG2_24984 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXF2_24983 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ONE_24982 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELG_24976 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_12_24975 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ZERO_25119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYINIT_25118 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELF_25110 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_5_25109 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_BXINV_25108 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYMUXG_25107 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_13 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ONE_25105 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELG_25096 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_12 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ZERO_25150 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_rt : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELF_25140 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXFAST_25139 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYAND_25138 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_FASTCARRY_25137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXG2_25136 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXF2_25135 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ONE_25134 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELG_25126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_12_25125 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ZERO_25364 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELF_25354 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXFAST_25353 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYAND_25352 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_FASTCARRY_25351 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXG2_25350 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXF2_25349 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ONE_25348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELG_25339 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_12_25206 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELF_25205 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXFAST_25204 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYAND_25203 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_FASTCARRY_25202 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXG2_25201 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXF2_25200 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE_25199 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELG_25193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_13_25192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_12_25236 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELF_25235 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXFAST_25234 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYAND_25233 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_FASTCARRY_25232 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXG2_25231 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXF2_25230 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE_25229 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELG_25223 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_12_25222 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_11_25450 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELF_25449 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXFAST_25448 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYAND_25447 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_FASTCARRY_25446 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXG2_25445 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXF2_25444 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE_25443 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELG_25437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_10_25436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_14_25420 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELF_25419 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXFAST_25418 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYAND_25417 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_FASTCARRY_25416 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXG2_25415 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXF2_25414 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE_25413 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELG_25407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_14_25406 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ONE_25272 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_10_25265 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYSELF_25264 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYMUXFAST_25263 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYAND_25262 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_FASTCARRY_25261 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYMUXG2_25260 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYMUXF2_25259 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ZERO_25258 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0035_CYSELG_25249 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_9 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ZERO_25333 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELF_25323 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXFAST_25322 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYAND_25321 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_FASTCARRY_25320 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXG2_25319 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXF2_25318 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ONE_25317 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELG_25308 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ZERO_25302 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYINIT_25301 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELF_25292 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_BXINV_25290 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYMUXG_25289 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_15 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ONE_25287 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELG_25278 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_14 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ZERO_25395 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELF_25385 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXFAST_25384 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYAND_25383 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_FASTCARRY_25382 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXG2_25381 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXF2_25380 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ONE_25379 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELG_25373 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_15_25372 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ONE_25486 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_2_25478 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYSELF_25477 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYMUXFAST_25476 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYAND_25475 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_FASTCARRY_25474 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYMUXG2_25473 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYMUXF2_25472 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ZERO_25471 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0039_CYSELG_25462 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_2 : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ZERO_27567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELF_27557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXFAST_27556 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYAND_27555 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_FASTCARRY_27554 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXG2_27553 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXF2_27552 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ONE_27551 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELG_27545 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_5_27544 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_3_27440 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELF_27439 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXFAST_27438 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYAND_27437 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_FASTCARRY_27436 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXG2_27435 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXF2_27434 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE_27433 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELG_27427 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_2_27426 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_6_27622 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELF_27621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXFAST_27620 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYAND_27619 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_FASTCARRY_27618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXG2_27617 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXF2_27616 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE_27615 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELG_27609 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_6_27608 : STD_LOGIC; 
  signal rst_INBUF : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ONE_27506 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_3_27499 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYSELF_27498 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYMUXFAST_27497 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYAND_27496 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_FASTCARRY_27495 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYMUXG2_27494 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYMUXF2_27493 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ZERO_27492 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0009_CYSELG_27483 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_3_27592 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELF_27591 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXFAST_27590 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYAND_27589 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_FASTCARRY_27588 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXG2_27587 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXF2_27586 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE_27585 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELG_27579 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_6_27578 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_2_27470 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELF_27469 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXFAST_27468 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYAND_27467 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_FASTCARRY_27466 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXG2_27465 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXF2_27464 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE_27463 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELG_27457 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_3_27456 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ONE_27658 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_5_27650 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYSELF_27649 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYMUXFAST_27648 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYAND_27647 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_FASTCARRY_27646 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYMUXG2_27645 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYMUXF2_27644 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ZERO_27643 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0016_CYSELG_27634 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_5 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ZERO_27536 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYINIT_27535 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELF_27526 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_BXINV_27524 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYMUXG_27523 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_6 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ONE_27521 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELG_27512 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_5 : STD_LOGIC; 
  signal VSYNC_O : STD_LOGIC; 
  signal disp_2_O : STD_LOGIC; 
  signal led2_1_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal Inst_control_led2_1_1_27701 : STD_LOGIC; 
  signal led2_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal led2_1_O : STD_LOGIC; 
  signal led2_4_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal Inst_control_led2_4_1_27752 : STD_LOGIC; 
  signal led2_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal led2_4_O : STD_LOGIC; 
  signal led2_5_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal Inst_control_led2_5_1_27769 : STD_LOGIC; 
  signal led2_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal led2_5_O : STD_LOGIC; 
  signal disp_3_O : STD_LOGIC; 
  signal disp_4_O : STD_LOGIC; 
  signal led2_0_O : STD_LOGIC; 
  signal anod_2_O : STD_LOGIC; 
  signal disp_5_O : STD_LOGIC; 
  signal anod_3_O : STD_LOGIC; 
  signal led2_6_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal Inst_control_led2_6_1_27786 : STD_LOGIC; 
  signal led2_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal led2_6_O : STD_LOGIC; 
  signal disp_1_O : STD_LOGIC; 
  signal anod_0_O : STD_LOGIC; 
  signal anod_1_O : STD_LOGIC; 
  signal HSYNC_O : STD_LOGIC; 
  signal led2_3_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal Inst_control_led2_3_1_27735 : STD_LOGIC; 
  signal led2_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal led2_3_O : STD_LOGIC; 
  signal led2_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal Inst_control_led2_2_1_27718 : STD_LOGIC; 
  signal led2_2_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal led2_2_O : STD_LOGIC; 
  signal disp_0_O : STD_LOGIC; 
  signal RGB_6_O : STD_LOGIC; 
  signal pulsador_0_INBUF : STD_LOGIC; 
  signal pulsador_2_INBUF : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state_BUFG_S_INVNOT : STD_LOGIC; 
  signal Inst_Pantalla_clk25_BUFG_S_INVNOT : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux00007_F5MUX_28031 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000071_28029 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux00007_BXINV_28024 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000072_28022 : STD_LOGIC; 
  signal pulsador_1_INBUF : STD_LOGIC; 
  signal RGB_3_O : STD_LOGIC; 
  signal texto_2_INBUF : STD_LOGIC; 
  signal texto_1_INBUF : STD_LOGIC; 
  signal RGB_5_O : STD_LOGIC; 
  signal RGB_4_O : STD_LOGIC; 
  signal RGB_0_O : STD_LOGIC; 
  signal RGB_7_O : STD_LOGIC; 
  signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal disp_7_O : STD_LOGIC; 
  signal RGB_2_O : STD_LOGIC; 
  signal disp_6_O : STD_LOGIC; 
  signal texto_0_INBUF : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_3_DXMUX_28062 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_3_F5MUX_28060 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_mux0000_3_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_3_BXINV_28053 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_mux0000_3_11_28051 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_3_SRINV_28046 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_3_CLKINV_28045 : STD_LOGIC; 
  signal RGB_1_O : STD_LOGIC; 
  signal disp_6_OBUF_F5MUX_28190 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal disp_6_OBUF_BXINV_28182 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal disp_2_OBUF_F5MUX_28265 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal disp_2_OBUF_BXINV_28257 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal Inst_control_led2_0_not0001_F5MUX_28290 : STD_LOGIC; 
  signal Inst_control_led2_0_not00011_28288 : STD_LOGIC; 
  signal Inst_control_led2_0_not0001_BXINV_28283 : STD_LOGIC; 
  signal Inst_control_led2_0_not0001_G : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux0000183_F5MUX_28165 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux0000183_BXINV_28158 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N162_F5MUX_28340 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N162_BXINV_28333 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal Inst_control_N3_F5MUX_28365 : STD_LOGIC; 
  signal Inst_control_led2_2_mux000211 : STD_LOGIC; 
  signal Inst_control_N3_BXINV_28358 : STD_LOGIC; 
  signal Inst_control_N3_G : STD_LOGIC; 
  signal disp_1_OBUF_F5MUX_28140 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal disp_1_OBUF_BXINV_28133 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal Inst_digital_clock_top_Madd_hora1_addsub0000_cy_1_pack_1 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N25_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux000081_F5MUX_28240 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_5_mux000081_BXINV_28233 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_mux0001_3_pack_1 : STD_LOGIC; 
  signal disp_4_OBUF_F5MUX_28115 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal disp_4_OBUF_BXINV_28107 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and000050_F5MUX_28315 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and000050_BXINV_28308 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and000050_G_28306 : STD_LOGIC; 
  signal N6_F5MUX_28090 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N6_BXINV_28083 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux000011_F5MUX_28215 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux0000111_rt_28213 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux000011_BXINV_28205 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux0000112_28203 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025258_28842 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025252_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_2_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_RGB_2_DXMUX_28563 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_Q : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251094_SW1_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_2_CLKINV_28547 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_0_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_RGB_0_DXMUX_28622 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_6_Q : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251094_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_0_CLKINV_28606 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025198_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025209_28698 : STD_LOGIC; 
  signal Inst_Pantalla_N13_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025149_28770 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025135_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025510_28794 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025486_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025437_28890 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025239_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025274_28818 : STD_LOGIC; 
  signal Inst_Pantalla_N59_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025348_28866 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025348_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_not0001 : STD_LOGIC; 
  signal N4_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025561_28914 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025552_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025112_28674 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025107_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025410_28722 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025377_O_pack_1 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0025_pack_1 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N24_pack_1 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025360_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025164_28746 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025122_O_pack_1 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_cmp_eq00001_SW5_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025719_29010 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025706_O_pack_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025686_29130 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025666_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025660_28986 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025645_O_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_0_DXMUX_29354 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_0_FXMUX_29353 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_0_1_SW0_O_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_0_SRINV_29339 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_0_CLKINV_29338 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025939_29250 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025926_O_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_2_DXMUX_29388 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_2_FXMUX_29387 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_mux0000_2_1_SW0_O_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_2_SRINV_29373 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_2_CLKINV_29372 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025497_29058 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025489_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025881_29202 : STD_LOGIC; 
  signal N116_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025993_29322 : STD_LOGIC; 
  signal Inst_Pantalla_N62_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_3_DXMUX_29422 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_3_FXMUX_29421 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_cmp_lt00001_SW3_O_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_3_SRINV_29407 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_3_CLKINV_29406 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025592_29034 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025576_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025619_28962 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025536_O_pack_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025747_29082 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025745_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025776_29154 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0073_pack_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025784_29178 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025758_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025849_29226 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025821_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025875_29274 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025860_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025669_29106 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0063_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025887_29298 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025887_SW1_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025473_28938 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025452_O_pack_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002536_29592 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002525_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251002_29640 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025976_O_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_0_DXMUX_29765 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_0_rstpot_29762 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and0000_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_0_CLKINV_29749 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002575_29616 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002556_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251040_29664 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025967_O_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_5_DYMUX_29823 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_5_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_5_SRINV_29814 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_5_CLKINV_29813 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_95_29520 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_57_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_31_29448 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_26_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_N34 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00251121_SW1_O_pack_1 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025906_SW0_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_18_29472 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_0_O_pack_1 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025906_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002552_29568 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002546_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_1_DYMUX_29845 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_1_GYMUX_29844 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_0 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_1_CLKINV_29834 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_3_DXMUX_29802 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_3_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_3_DYMUX_29790 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_2_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_3_SRINV_29781 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_3_CLKINV_29780 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_DYMUX_29869 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_GYMUX_29868 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_1 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_CLKINV_29858 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_DYMUX_29893 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_GYMUX_29892 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_2 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_CLKINV_29882 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0062_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_76_29496 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_65_O_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_DYMUX_30198 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_GYMUX_30197 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_3 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_CLKINV_30187 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_CEINV_30186 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_3_DXMUX_30057 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_3_rstpot_30054 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_3_DYMUX_30044 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_2_rstpot_30041 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_3_CLKINV_30036 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_DYMUX_30333 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_GYMUX_30332 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_8 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_CLKINV_30322 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_CEINV_30321 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_DYMUX_30384 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_or0000 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_CLKINV_30373 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_1_DYMUX_29965 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_1_GYMUX_29964 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_5 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_1_CLKINV_29954 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_1_DYMUX_29941 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_1_GYMUX_29940 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_4 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_1_CLKINV_29930 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_DYMUX_30171 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_GYMUX_30170 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_2 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_CLKINV_30160 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_CEINV_30159 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_1_DXMUX_30091 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_1_rstpot_30088 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_1_DYMUX_30080 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_0_rstpot_30077 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_1_CLKINV_30071 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_2_DYMUX_30113 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_2_rstpot_30110 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_2_CLKINV_30105 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_DYMUX_29989 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_GYMUX_29988 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_7 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_CLKINV_29978 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_DYMUX_30225 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_GYMUX_30224 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_4 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_CLKINV_30214 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_CEINV_30213 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_DYMUX_30252 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_GYMUX_30251 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_5 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_CLKINV_30241 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_CEINV_30240 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_1_DYMUX_29917 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_1_GYMUX_29916 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_3 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_1_CLKINV_29906 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_DYMUX_30144 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_GYMUX_30143 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_1 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_CLKINV_30133 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_CEINV_30132 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_DYMUX_30279 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_GYMUX_30278 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_6 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_CLKINV_30268 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_CEINV_30267 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_and000045_30024 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_1_DYMUX_30016 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_1_GYMUX_30015 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_mux0001_1_Q : STD_LOGIC; 
  signal Inst_digital_clock_top_hora1_1_CLKINV_30008 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_DYMUX_30306 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_GYMUX_30305 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_7 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_CLKINV_30295 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_CEINV_30294 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_DYMUX_30360 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_GYMUX_30359 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_9 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_CLKINV_30349 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_CEINV_30348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_1_27319 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELF_27318 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXFAST_27317 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYAND_27316 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_FASTCARRY_27315 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXG2_27314 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXF2_27313 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE_27312 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELG_27306 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_2_27305 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_2_27349 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELF_27348 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXFAST_27347 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYAND_27346 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_FASTCARRY_27345 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXG2_27344 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXF2_27343 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE_27342 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELG_27336 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_2_27335 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ONE_27233 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_9 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYSELF_27223 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYMUXFAST_27222 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYAND_27221 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_FASTCARRY_27220 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYMUXG2_27219 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYMUXF2_27218 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ZERO_27217 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0017_CYSELG_27208 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_8 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_8_27197 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELF_27196 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXFAST_27195 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYAND_27194 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_FASTCARRY_27193 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXG2_27192 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXF2_27191 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE_27190 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELG_27184 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_10_27183 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_7_27167 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELF_27166 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXFAST_27165 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYAND_27164 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_FASTCARRY_27163 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXG2_27162 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXF2_27161 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE_27160 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELG_27154 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_10_27153 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ZERO_27142 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_F : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELF_27132 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXFAST_27131 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYAND_27130 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_FASTCARRY_27129 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXG2_27128 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXF2_27127 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ONE_27126 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELG_27120 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_9_27119 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ZERO_27263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYINIT_27262 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELF_27255 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_1_27254 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_BXINV_27253 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYMUXG_27252 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ONE_27250 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELG_27241 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_1 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ZERO_27294 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_2_27286 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELF_27285 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXFAST_27284 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYAND_27283 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_FASTCARRY_27282 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXG2_27281 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXF2_27280 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ONE_27279 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELG_27273 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_1_27272 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ONE_27385 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_2_27378 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYSELF_27377 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYMUXFAST_27376 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYAND_27375 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_FASTCARRY_27374 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYMUXG2_27373 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYMUXF2_27372 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ZERO_27371 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_cmp_ge0008_CYSELG_27362 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_2 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ZERO_27415 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYINIT_27414 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELF_27408 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_2_27407 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_BXINV_27406 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYMUXG_27405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_3 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ONE_27403 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELG_27397 : STD_LOGIC; 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_2_27396 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_17_DXMUX_31405 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_17 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_17_DYMUX_31389 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_16 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_17_SRINV_31379 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_17_CLKINV_31378 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_23_DXMUX_31321 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_23 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_23_DYMUX_31305 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_22 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_23_SRINV_31295 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_23_CLKINV_31294 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_11_DXMUX_31153 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_11 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_11_DYMUX_31137 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_10 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_11_SRINV_31127 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_11_CLKINV_31126 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_15_DXMUX_31279 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_15 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_15_DYMUX_31263 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_14 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_15_SRINV_31253 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_15_CLKINV_31252 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_25_DXMUX_31447 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_25 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_25_DYMUX_31431 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_24 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_25_SRINV_31421 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_25_CLKINV_31420 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_31_DXMUX_31363 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_31 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_31_DYMUX_31347 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_30 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_31_SRINV_31337 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_31_CLKINV_31336 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_19_DXMUX_31489 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_19 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_19_DYMUX_31473 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_18 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_19_SRINV_31463 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_19_CLKINV_31462 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2c_cmp_eq0007 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_2_DYMUX_31105 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_2_SRINV_31097 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_2_CLKINV_31096 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_27_DXMUX_31531 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_27 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_27_DYMUX_31515 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_26 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_27_SRINV_31505 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_27_CLKINV_31504 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_1_DXMUX_31080 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_1_DYMUX_31067 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_1_SRINV_31057 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_1_CLKINV_31056 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_29_DXMUX_31573 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_29 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_29_DYMUX_31557 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_28 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_29_SRINV_31547 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_29_CLKINV_31546 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_13_DXMUX_31195 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_13 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_13_DYMUX_31179 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_12 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_13_SRINV_31169 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_13_CLKINV_31168 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_21_DXMUX_31237 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_21 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_21_DYMUX_31221 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_20 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_21_SRINV_31211 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_21_CLKINV_31210 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_27_DXMUX_31701 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_27 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_27_DYMUX_31684 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_26 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_27_SRINV_31674 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_27_CLKINV_31673 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_27_CEINV_31672 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_FFY_RST : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_DXMUX_31873 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_DYMUX_31864 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_0 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_SRINV_31854 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_CLKINV_31853 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_CEINV_31852 : STD_LOGIC; 
  signal dorfel_2_Q : STD_LOGIC; 
  signal Inst_control_N01 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_FFY_RST : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_DXMUX_31738 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_DYMUX_31729 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_28 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_SRINV_31719 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_CLKINV_31718 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_CEINV_31717 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_FFY_RST : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_DXMUX_31795 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_DYMUX_31787 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_6 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_SRINV_31777 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_CLKINV_31776 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_DXMUX_31618 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_31 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_DYMUX_31601 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_30 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_SRINV_31591 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_CLKINV_31590 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_31_CEINV_31589 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_0_DXMUX_31917 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_0_DYMUX_31904 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_1_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_0_SRINV_31894 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_0_CLKINV_31893 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_DXMUX_31655 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_DYMUX_31646 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_24 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_SRINV_31636 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_CLKINV_31635 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_CEINV_31634 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004231_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_FFY_RST : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_DYMUX_31762 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_and0000 : STD_LOGIC; 
  signal Inst_Pantalla_videoOn_CLKINV_31751 : STD_LOGIC; 
  signal Inst_control_led2_0_DXMUX_31972 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004 : STD_LOGIC; 
  signal Inst_control_led2_0_mux000417_pack_2 : STD_LOGIC; 
  signal Inst_control_led2_0_CLKINVNOT : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_FFY_RST : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_FFX_RST : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_DXMUX_31837 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_9 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_DYMUX_31821 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_hPos_eqn_8 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_SRINV_31811 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_9_CLKINV_31810 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004216_31997 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004213_pack_1 : STD_LOGIC; 
  signal Inst_control_N11 : STD_LOGIC; 
  signal Inst_control_led2_0_mux0004234_pack_1 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025146_32462 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_8_32454 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal Inst_digital_clock_top_min2_cmp_eq0000 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000015_32306 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_0_mux000048_32299 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state1_DYMUX_32424 : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state1_CLKINV_32422 : STD_LOGIC; 
  signal Inst_digital_clock_top_clk_state1_CEINV_32421 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_6_mux0000152_32532 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_2_mux000038_32525 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025325_32234 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_3_32438 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025896_32117 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal Inst_Pantalla_clk251_DYMUX_32472 : STD_LOGIC; 
  signal Inst_Pantalla_clk251_BYINV_32471 : STD_LOGIC; 
  signal Inst_Pantalla_clk251_SRINV_32470 : STD_LOGIC; 
  signal Inst_Pantalla_clk251_CLKINV_32469 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_1_mux000041_32186 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_1_DXMUX_32506 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_1_FXMUX_32505 : STD_LOGIC; 
  signal N55_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_1_SRINV_32490 : STD_LOGIC; 
  signal Inst_digital_clock_top_min1_1_CLKINV_32489 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_4_DXMUX_32148 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_4_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_4_2_bdd0_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_4_SRINV_32131 : STD_LOGIC; 
  signal Inst_digital_clock_top_segundos_4_CLKINV_32130 : STD_LOGIC; 
  signal Inst_control_led2_5_DXMUX_32658 : STD_LOGIC; 
  signal Inst_control_led2_5_FXMUX_32657 : STD_LOGIC; 
  signal Inst_control_led2_5_mux0002 : STD_LOGIC; 
  signal dorfel_0_pack_1 : STD_LOGIC; 
  signal Inst_control_led2_5_CLKINVNOT : STD_LOGIC; 
  signal anod_1_OBUF_32683 : STD_LOGIC; 
  signal disp_7_OBUF_32674 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_68_32796 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00259_32788 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_49_32772 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or00254_32764 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_DXMUX_33042 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_DYMUX_33033 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_SRINV_33031 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_CLKINV_33030 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_CEINV_33029 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_state_0_DXMUX_32746 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_3_mux0000111 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_state_0_DYMUX_32731 : STD_LOGIC; 
  signal Inst_digital_clock_top_Result_1_3 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_state_0_CLKINV_32721 : STD_LOGIC; 
  signal Inst_digital_clock_top_refresh_state_0_CEINV_32720 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_DXMUX_33014 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_DYMUX_33005 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_SRINV_33003 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_CLKINV_33002 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_CEINV_33001 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025553_32911 : STD_LOGIC; 
  signal Inst_Pantalla_N63 : STD_LOGIC; 
  signal anod_0_OBUF_32707 : STD_LOGIC; 
  signal disp_5_OBUF_32698 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_DXMUX_33070 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_DYMUX_33061 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_SRINV_33059 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_CLKINV_33058 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_CEINV_33057 : STD_LOGIC; 
  signal anod_3_OBUF_32808 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_0_mux000011_32856 : STD_LOGIC; 
  signal Inst_digital_clock_top_N36_pack_3 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal hora1_2_pack_1 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_3_DXMUX_32886 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_3_FXMUX_32885 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal Inst_digital_clock_top_hora2_3_CLKINV_32871 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal Inst_Pantalla_N61 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_DXMUX_32958 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_DYMUX_32949 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_SRINV_32947 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_CLKINV_32946 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_CEINV_32945 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_DXMUX_32986 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_DYMUX_32977 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_SRINV_32975 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_CLKINV_32974 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_CEINV_32973 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025677_32604 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025224_33171 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_4_mux000086_33359 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_DXMUX_33427 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_DYMUX_33419 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_SRINV_33417 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_CLKINV_33416 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0061 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025753_33316 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_11_33395 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_DXMUX_33578 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_DYMUX_33569 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_SRINV_33567 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_CLKINV_33566 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_CEINV_33565 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025458_33299 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0026 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_DXMUX_33126 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_DYMUX_33117 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_SRINV_33115 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_CLKINV_33114 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_CEINV_33113 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_DXMUX_33451 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_DYMUX_33443 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_SRINV_33441 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_CLKINV_33440 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_mux0003_0_46_33407 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_DXMUX_33098 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_DYMUX_33089 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_SRINV_33087 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_CLKINV_33086 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_CEINV_33085 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0027 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0032 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025367_33215 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025322_33208 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_DXMUX_33475 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_DYMUX_33467 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_SRINV_33465 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_CLKINV_33464 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025292_33230 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_and0068 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025480_33256 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal min1_0_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_DXMUX_33550 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_DYMUX_33541 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_SRINV_33539 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_CLKINV_33538 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_CEINV_33537 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_2_mux0000108_33287 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025289_33280 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_4_mux000031_33340 : STD_LOGIC; 
  signal disp_3_OBUF_33527 : STD_LOGIC; 
  signal N126_pack_2 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or0025136_33191 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_DXMUX_33606 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_DYMUX_33597 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_SRINV_33595 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_CLKINV_33594 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_CEINV_33593 : STD_LOGIC; 
  signal Inst_digital_clock_top_display_6_mux000047_33663 : STD_LOGIC; 
  signal disp_0_OBUF_33735 : STD_LOGIC; 
  signal N122_pack_1 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N140_pack_1 : STD_LOGIC; 
  signal Inst_Pantalla_RGB_or002568_33651 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_DXMUX_33634 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_DYMUX_33625 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_SRINV_33623 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_CLKINV_33622 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_CEINV_33621 : STD_LOGIC; 
  signal Inst_control_led2_3_DXMUX_30897 : STD_LOGIC; 
  signal Inst_control_led2_3_FXMUX_30896 : STD_LOGIC; 
  signal Inst_control_led2_3_mux0002 : STD_LOGIC; 
  signal Inst_control_led2_3_DYMUX_30886 : STD_LOGIC; 
  signal Inst_control_led2_3_GYMUX_30885 : STD_LOGIC; 
  signal Inst_control_led2_2_mux0002 : STD_LOGIC; 
  signal Inst_control_led2_3_CLKINVNOT : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_DYMUX_30541 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_GYMUX_30540 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_21 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_CLKINV_30530 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_CEINV_30529 : STD_LOGIC; 
  signal Inst_control_led2_4_DYMUX_30916 : STD_LOGIC; 
  signal Inst_control_led2_4_GYMUX_30915 : STD_LOGIC; 
  signal Inst_control_led2_4_mux0002 : STD_LOGIC; 
  signal Inst_control_led2_4_CLKINVNOT : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_DYMUX_30433 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_GYMUX_30432 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_10 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_CLKINV_30422 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_CEINV_30421 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_DYMUX_30595 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_GYMUX_30594 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_22 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_CLKINV_30584 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_CEINV_30583 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_DYMUX_30730 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_GYMUX_30729 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_25 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_CLKINV_30719 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_CEINV_30718 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_DYMUX_30757 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_GYMUX_30756 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_17 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_CLKINV_30746 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_CEINV_30745 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_DYMUX_30460 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_GYMUX_30459 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_11 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_CLKINV_30449 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_CEINV_30448 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_DYMUX_30703 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_GYMUX_30702 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_16 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_CLKINV_30692 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_CEINV_30691 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_DYMUX_30811 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_GYMUX_30810 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_19 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_CLKINV_30800 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_CEINV_30799 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_DYMUX_30838 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_GYMUX_30837 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_29 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_CLKINV_30827 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_CEINV_30826 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_DYMUX_30568 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_GYMUX_30567 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_13 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_CLKINV_30557 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_CEINV_30556 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_DYMUX_30784 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_GYMUX_30783 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_18 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_CLKINV_30773 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_CEINV_30772 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_DYMUX_30514 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_GYMUX_30513 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_12 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_CLKINV_30503 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_CEINV_30502 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_DYMUX_30407 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_or0000 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_CLKINV_30396 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_DYMUX_30649 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_GYMUX_30648 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_23 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_CLKINV_30638 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_CEINV_30637 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_DYMUX_30487 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_GYMUX_30486 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_20 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_CLKINV_30476 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_CEINV_30475 : STD_LOGIC; 
  signal Inst_control_led2_1_DYMUX_30861 : STD_LOGIC; 
  signal Inst_control_led2_1_GYMUX_30860 : STD_LOGIC; 
  signal Inst_control_led2_1_mux0002 : STD_LOGIC; 
  signal Inst_control_led2_1_CLKINVNOT : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_DYMUX_30622 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_GYMUX_30621 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_14 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_CLKINV_30611 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_CEINV_30610 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_DYMUX_30676 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_GYMUX_30675 : STD_LOGIC; 
  signal Inst_Pantalla_Mcount_vPos_eqn_15 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_CLKINV_30665 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_CEINV_30664 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_DXMUX_31042 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_FXMUX_31041 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_DYMUX_31030 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_GYMUX_31029 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_SRINV_31022 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_3_CLKINV_31021 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_0_DYMUX_30961 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_0_GYMUX_30960 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_mux0000_0_pack_3 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_0_SRINV_30951 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_0_CLKINV_30950 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_1_DYMUX_30993 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_1_GYMUX_30992 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_1_SRINV_30984 : STD_LOGIC; 
  signal Inst_digital_clock_top_contador_1_CLKINV_30983 : STD_LOGIC; 
  signal Inst_control_led2_6_DYMUX_30935 : STD_LOGIC; 
  signal Inst_control_led2_6_GYMUX_30934 : STD_LOGIC; 
  signal Inst_control_led2_6_mux0002 : STD_LOGIC; 
  signal Inst_control_led2_6_CLKINVNOT : STD_LOGIC; 
  signal Inst_Pantalla_vPos_20_1_FFY_RSTAND_30493 : STD_LOGIC; 
  signal Inst_Pantalla_HSYNC_FFY_RSTAND_30389 : STD_LOGIC; 
  signal Inst_Pantalla_VSYNC_FFY_RSTAND_30412 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_9_1_FFY_RSTAND_30366 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_10_1_FFY_RSTAND_30439 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_11_1_FFY_RSTAND_30466 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_21_1_FFY_RSTAND_30547 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_22_1_FFY_RSTAND_30601 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_14_1_FFY_RSTAND_30628 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_12_1_FFY_RSTAND_30520 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_13_1_FFY_RSTAND_30574 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_15_1_FFY_RSTAND_30682 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_17_1_FFY_RSTAND_30763 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_25_1_FFY_RSTAND_30736 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_23_1_FFY_RSTAND_30655 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_16_1_FFY_RSTAND_30709 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_18_1_FFY_RSTAND_30790 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_29_1_FFY_RSTAND_30844 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_19_1_FFY_RSTAND_30817 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_3_1_FFY_RSTAND_29922 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_2_1_FFY_RSTAND_29898 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_0_1_FFY_RSTAND_29850 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_1_1_FFY_RSTAND_29874 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_7_1_FFY_RSTAND_29994 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_4_1_FFY_RSTAND_29946 : STD_LOGIC; 
  signal Inst_Pantalla_hPos_5_1_FFY_RSTAND_29970 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_4_1_FFY_RSTAND_30231 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_3_1_FFY_RSTAND_30204 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_1_1_FFY_RSTAND_30150 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_2_1_FFY_RSTAND_30177 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_8_1_FFY_RSTAND_30339 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_6_1_FFY_RSTAND_30285 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_7_1_FFY_RSTAND_30312 : STD_LOGIC; 
  signal Inst_Pantalla_vPos_5_1_FFY_RSTAND_30258 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_1_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_4_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_5_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_6_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_3_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_Inst_control_led2_6_CLK : STD_LOGIC; 
  signal Inst_digital_clock_top_count : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal Inst_Pantalla_vPos : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Inst_Pantalla_hPos : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Inst_digital_clock_top_refresh_count : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal Inst_digital_clock_top_Mcount_refresh_count_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Inst_Pantalla_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Inst_control_led2 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Inst_digital_clock_top_min2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_refresh_state : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_digital_clock_top_hora1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_min1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_hora2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_contador : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_Madd_hora1_addsub0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Inst_digital_clock_top_segundos : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal min1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal hora1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Inst_digital_clock_top_contador_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_digital_clock_top_Mcount_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_Pantalla_hPos_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Inst_digital_clock_top_Mcount_refresh_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcount_vPos_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcount_hPos_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_Pantalla_vPos_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_digital_clock_top_min1_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal hora2 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Inst_digital_clock_top_min2_mux0000 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal min2 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Inst_digital_clock_top_Madd_hora2_addsub0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Inst_digital_clock_top_hora2_mux0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_digital_clock_top_hora1_mux0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_digital_clock_top_Madd_contador_addsub0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
begin
  Inst_digital_clock_top_count_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_8_LOGIC_ZERO_10242
    );
  Inst_digital_clock_top_count_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_XORF_10267,
      O => Inst_digital_clock_top_count_8_DXMUX_10269
    );
  Inst_digital_clock_top_count_8_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_8_CYINIT_10266,
      I1 => Inst_digital_clock_top_count_8_F,
      O => Inst_digital_clock_top_count_8_XORF_10267
    );
  Inst_digital_clock_top_count_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_8_LOGIC_ZERO_10242,
      IB => Inst_digital_clock_top_count_8_CYINIT_10266,
      SEL => Inst_digital_clock_top_count_8_CYSELF_10248,
      O => Inst_digital_clock_top_Mcount_count_cy_8_Q
    );
  Inst_digital_clock_top_count_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_8_LOGIC_ZERO_10242,
      IB => Inst_digital_clock_top_count_8_LOGIC_ZERO_10242,
      SEL => Inst_digital_clock_top_count_8_CYSELF_10248,
      O => Inst_digital_clock_top_count_8_CYMUXF2_10243
    );
  Inst_digital_clock_top_count_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_7_Q,
      O => Inst_digital_clock_top_count_8_CYINIT_10266
    );
  Inst_digital_clock_top_count_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_F,
      O => Inst_digital_clock_top_count_8_CYSELF_10248
    );
  Inst_digital_clock_top_count_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_XORG_10250,
      O => Inst_digital_clock_top_count_8_DYMUX_10252
    );
  Inst_digital_clock_top_count_8_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_8_Q,
      I1 => Inst_digital_clock_top_count_8_G,
      O => Inst_digital_clock_top_count_8_XORG_10250
    );
  Inst_digital_clock_top_count_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_CYMUXFAST_10247,
      O => Inst_digital_clock_top_Mcount_count_cy_9_Q
    );
  Inst_digital_clock_top_count_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_7_Q,
      O => Inst_digital_clock_top_count_8_FASTCARRY_10245
    );
  Inst_digital_clock_top_count_8_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_8_CYSELG_10233,
      I1 => Inst_digital_clock_top_count_8_CYSELF_10248,
      O => Inst_digital_clock_top_count_8_CYAND_10246
    );
  Inst_digital_clock_top_count_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_8_CYMUXG2_10244,
      IB => Inst_digital_clock_top_count_8_FASTCARRY_10245,
      SEL => Inst_digital_clock_top_count_8_CYAND_10246,
      O => Inst_digital_clock_top_count_8_CYMUXFAST_10247
    );
  Inst_digital_clock_top_count_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_8_LOGIC_ZERO_10242,
      IB => Inst_digital_clock_top_count_8_CYMUXF2_10243,
      SEL => Inst_digital_clock_top_count_8_CYSELG_10233,
      O => Inst_digital_clock_top_count_8_CYMUXG2_10244
    );
  Inst_digital_clock_top_count_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_G,
      O => Inst_digital_clock_top_count_8_CYSELG_10233
    );
  Inst_digital_clock_top_count_8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_8_SRINV_10231
    );
  Inst_digital_clock_top_count_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_8_CLKINV_10230
    );
  Inst_digital_clock_top_count_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_4_LOGIC_ZERO_10138
    );
  Inst_digital_clock_top_count_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_4_XORF_10163,
      O => Inst_digital_clock_top_count_4_DXMUX_10165
    );
  Inst_digital_clock_top_count_4_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_4_CYINIT_10162,
      I1 => Inst_digital_clock_top_count_4_F,
      O => Inst_digital_clock_top_count_4_XORF_10163
    );
  Inst_digital_clock_top_count_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_4_LOGIC_ZERO_10138,
      IB => Inst_digital_clock_top_count_4_CYINIT_10162,
      SEL => Inst_digital_clock_top_count_4_CYSELF_10144,
      O => Inst_digital_clock_top_Mcount_count_cy_4_Q
    );
  Inst_digital_clock_top_count_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_4_LOGIC_ZERO_10138,
      IB => Inst_digital_clock_top_count_4_LOGIC_ZERO_10138,
      SEL => Inst_digital_clock_top_count_4_CYSELF_10144,
      O => Inst_digital_clock_top_count_4_CYMUXF2_10139
    );
  Inst_digital_clock_top_count_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_3_Q,
      O => Inst_digital_clock_top_count_4_CYINIT_10162
    );
  Inst_digital_clock_top_count_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_4_F,
      O => Inst_digital_clock_top_count_4_CYSELF_10144
    );
  Inst_digital_clock_top_count_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_4_XORG_10146,
      O => Inst_digital_clock_top_count_4_DYMUX_10148
    );
  Inst_digital_clock_top_count_4_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_4_Q,
      I1 => Inst_digital_clock_top_count_4_G,
      O => Inst_digital_clock_top_count_4_XORG_10146
    );
  Inst_digital_clock_top_count_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_4_CYMUXFAST_10143,
      O => Inst_digital_clock_top_Mcount_count_cy_5_Q
    );
  Inst_digital_clock_top_count_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_3_Q,
      O => Inst_digital_clock_top_count_4_FASTCARRY_10141
    );
  Inst_digital_clock_top_count_4_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_4_CYSELG_10129,
      I1 => Inst_digital_clock_top_count_4_CYSELF_10144,
      O => Inst_digital_clock_top_count_4_CYAND_10142
    );
  Inst_digital_clock_top_count_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_4_CYMUXG2_10140,
      IB => Inst_digital_clock_top_count_4_FASTCARRY_10141,
      SEL => Inst_digital_clock_top_count_4_CYAND_10142,
      O => Inst_digital_clock_top_count_4_CYMUXFAST_10143
    );
  Inst_digital_clock_top_count_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_4_LOGIC_ZERO_10138,
      IB => Inst_digital_clock_top_count_4_CYMUXF2_10139,
      SEL => Inst_digital_clock_top_count_4_CYSELG_10129,
      O => Inst_digital_clock_top_count_4_CYMUXG2_10140
    );
  Inst_digital_clock_top_count_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_4_G,
      O => Inst_digital_clock_top_count_4_CYSELG_10129
    );
  Inst_digital_clock_top_count_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_4_SRINV_10127
    );
  Inst_digital_clock_top_count_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_4_CLKINV_10126
    );
  Inst_digital_clock_top_count_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_6_LOGIC_ZERO_10190
    );
  Inst_digital_clock_top_count_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_6_XORF_10215,
      O => Inst_digital_clock_top_count_6_DXMUX_10217
    );
  Inst_digital_clock_top_count_6_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_6_CYINIT_10214,
      I1 => Inst_digital_clock_top_count_6_F,
      O => Inst_digital_clock_top_count_6_XORF_10215
    );
  Inst_digital_clock_top_count_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_6_LOGIC_ZERO_10190,
      IB => Inst_digital_clock_top_count_6_CYINIT_10214,
      SEL => Inst_digital_clock_top_count_6_CYSELF_10196,
      O => Inst_digital_clock_top_Mcount_count_cy_6_Q
    );
  Inst_digital_clock_top_count_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_6_LOGIC_ZERO_10190,
      IB => Inst_digital_clock_top_count_6_LOGIC_ZERO_10190,
      SEL => Inst_digital_clock_top_count_6_CYSELF_10196,
      O => Inst_digital_clock_top_count_6_CYMUXF2_10191
    );
  Inst_digital_clock_top_count_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_5_Q,
      O => Inst_digital_clock_top_count_6_CYINIT_10214
    );
  Inst_digital_clock_top_count_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_6_F,
      O => Inst_digital_clock_top_count_6_CYSELF_10196
    );
  Inst_digital_clock_top_count_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_6_XORG_10198,
      O => Inst_digital_clock_top_count_6_DYMUX_10200
    );
  Inst_digital_clock_top_count_6_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_6_Q,
      I1 => Inst_digital_clock_top_count_6_G,
      O => Inst_digital_clock_top_count_6_XORG_10198
    );
  Inst_digital_clock_top_count_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_6_CYMUXFAST_10195,
      O => Inst_digital_clock_top_Mcount_count_cy_7_Q
    );
  Inst_digital_clock_top_count_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_5_Q,
      O => Inst_digital_clock_top_count_6_FASTCARRY_10193
    );
  Inst_digital_clock_top_count_6_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_6_CYSELG_10181,
      I1 => Inst_digital_clock_top_count_6_CYSELF_10196,
      O => Inst_digital_clock_top_count_6_CYAND_10194
    );
  Inst_digital_clock_top_count_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_6_CYMUXG2_10192,
      IB => Inst_digital_clock_top_count_6_FASTCARRY_10193,
      SEL => Inst_digital_clock_top_count_6_CYAND_10194,
      O => Inst_digital_clock_top_count_6_CYMUXFAST_10195
    );
  Inst_digital_clock_top_count_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_6_LOGIC_ZERO_10190,
      IB => Inst_digital_clock_top_count_6_CYMUXF2_10191,
      SEL => Inst_digital_clock_top_count_6_CYSELG_10181,
      O => Inst_digital_clock_top_count_6_CYMUXG2_10192
    );
  Inst_digital_clock_top_count_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_6_G,
      O => Inst_digital_clock_top_count_6_CYSELG_10181
    );
  Inst_digital_clock_top_count_6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_6_SRINV_10179
    );
  Inst_digital_clock_top_count_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_6_CLKINV_10178
    );
  Inst_digital_clock_top_count_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_14_LOGIC_ZERO_10398
    );
  Inst_digital_clock_top_count_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_XORF_10423,
      O => Inst_digital_clock_top_count_14_DXMUX_10425
    );
  Inst_digital_clock_top_count_14_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_14_CYINIT_10422,
      I1 => Inst_digital_clock_top_count_14_F,
      O => Inst_digital_clock_top_count_14_XORF_10423
    );
  Inst_digital_clock_top_count_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_14_LOGIC_ZERO_10398,
      IB => Inst_digital_clock_top_count_14_CYINIT_10422,
      SEL => Inst_digital_clock_top_count_14_CYSELF_10404,
      O => Inst_digital_clock_top_Mcount_count_cy_14_Q
    );
  Inst_digital_clock_top_count_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_14_LOGIC_ZERO_10398,
      IB => Inst_digital_clock_top_count_14_LOGIC_ZERO_10398,
      SEL => Inst_digital_clock_top_count_14_CYSELF_10404,
      O => Inst_digital_clock_top_count_14_CYMUXF2_10399
    );
  Inst_digital_clock_top_count_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_13_Q,
      O => Inst_digital_clock_top_count_14_CYINIT_10422
    );
  Inst_digital_clock_top_count_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_F,
      O => Inst_digital_clock_top_count_14_CYSELF_10404
    );
  Inst_digital_clock_top_count_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_XORG_10406,
      O => Inst_digital_clock_top_count_14_DYMUX_10408
    );
  Inst_digital_clock_top_count_14_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_14_Q,
      I1 => Inst_digital_clock_top_count_14_G,
      O => Inst_digital_clock_top_count_14_XORG_10406
    );
  Inst_digital_clock_top_count_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_13_Q,
      O => Inst_digital_clock_top_count_14_FASTCARRY_10401
    );
  Inst_digital_clock_top_count_14_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_14_CYSELG_10389,
      I1 => Inst_digital_clock_top_count_14_CYSELF_10404,
      O => Inst_digital_clock_top_count_14_CYAND_10402
    );
  Inst_digital_clock_top_count_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_14_CYMUXG2_10400,
      IB => Inst_digital_clock_top_count_14_FASTCARRY_10401,
      SEL => Inst_digital_clock_top_count_14_CYAND_10402,
      O => Inst_digital_clock_top_count_14_CYMUXFAST_10403
    );
  Inst_digital_clock_top_count_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_14_LOGIC_ZERO_10398,
      IB => Inst_digital_clock_top_count_14_CYMUXF2_10399,
      SEL => Inst_digital_clock_top_count_14_CYSELG_10389,
      O => Inst_digital_clock_top_count_14_CYMUXG2_10400
    );
  Inst_digital_clock_top_count_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_G,
      O => Inst_digital_clock_top_count_14_CYSELG_10389
    );
  Inst_digital_clock_top_count_14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_14_SRINV_10387
    );
  Inst_digital_clock_top_count_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_14_CLKINV_10386
    );
  Inst_digital_clock_top_count_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_16_LOGIC_ZERO_10467
    );
  Inst_digital_clock_top_count_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_16_XORF_10468,
      O => Inst_digital_clock_top_count_16_DXMUX_10470
    );
  Inst_digital_clock_top_count_16_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_16_CYINIT_10466,
      I1 => Inst_digital_clock_top_count_16_F,
      O => Inst_digital_clock_top_count_16_XORF_10468
    );
  Inst_digital_clock_top_count_16_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_16_LOGIC_ZERO_10467,
      IB => Inst_digital_clock_top_count_16_CYINIT_10466,
      SEL => Inst_digital_clock_top_count_16_CYSELF_10457,
      O => Inst_digital_clock_top_Mcount_count_cy_16_Q
    );
  Inst_digital_clock_top_count_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_CYMUXFAST_10403,
      O => Inst_digital_clock_top_count_16_CYINIT_10466
    );
  Inst_digital_clock_top_count_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_16_F,
      O => Inst_digital_clock_top_count_16_CYSELF_10457
    );
  Inst_digital_clock_top_count_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_16_XORG_10449,
      O => Inst_digital_clock_top_count_16_DYMUX_10451
    );
  Inst_digital_clock_top_count_16_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_16_Q,
      I1 => Inst_digital_clock_top_count_17_rt_10446,
      O => Inst_digital_clock_top_count_16_XORG_10449
    );
  Inst_digital_clock_top_count_16_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_16_SRINV_10438
    );
  Inst_digital_clock_top_count_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_16_CLKINV_10437
    );
  Inst_digital_clock_top_count_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_10_LOGIC_ZERO_10294
    );
  Inst_digital_clock_top_count_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_10_XORF_10319,
      O => Inst_digital_clock_top_count_10_DXMUX_10321
    );
  Inst_digital_clock_top_count_10_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_10_CYINIT_10318,
      I1 => Inst_digital_clock_top_count_10_F,
      O => Inst_digital_clock_top_count_10_XORF_10319
    );
  Inst_digital_clock_top_count_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_10_LOGIC_ZERO_10294,
      IB => Inst_digital_clock_top_count_10_CYINIT_10318,
      SEL => Inst_digital_clock_top_count_10_CYSELF_10300,
      O => Inst_digital_clock_top_Mcount_count_cy_10_Q
    );
  Inst_digital_clock_top_count_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_10_LOGIC_ZERO_10294,
      IB => Inst_digital_clock_top_count_10_LOGIC_ZERO_10294,
      SEL => Inst_digital_clock_top_count_10_CYSELF_10300,
      O => Inst_digital_clock_top_count_10_CYMUXF2_10295
    );
  Inst_digital_clock_top_count_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_9_Q,
      O => Inst_digital_clock_top_count_10_CYINIT_10318
    );
  Inst_digital_clock_top_count_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_10_F,
      O => Inst_digital_clock_top_count_10_CYSELF_10300
    );
  Inst_digital_clock_top_count_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_10_XORG_10302,
      O => Inst_digital_clock_top_count_10_DYMUX_10304
    );
  Inst_digital_clock_top_count_10_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_10_Q,
      I1 => Inst_digital_clock_top_count_10_G,
      O => Inst_digital_clock_top_count_10_XORG_10302
    );
  Inst_digital_clock_top_count_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_10_CYMUXFAST_10299,
      O => Inst_digital_clock_top_Mcount_count_cy_11_Q
    );
  Inst_digital_clock_top_count_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_9_Q,
      O => Inst_digital_clock_top_count_10_FASTCARRY_10297
    );
  Inst_digital_clock_top_count_10_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_10_CYSELG_10285,
      I1 => Inst_digital_clock_top_count_10_CYSELF_10300,
      O => Inst_digital_clock_top_count_10_CYAND_10298
    );
  Inst_digital_clock_top_count_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_10_CYMUXG2_10296,
      IB => Inst_digital_clock_top_count_10_FASTCARRY_10297,
      SEL => Inst_digital_clock_top_count_10_CYAND_10298,
      O => Inst_digital_clock_top_count_10_CYMUXFAST_10299
    );
  Inst_digital_clock_top_count_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_10_LOGIC_ZERO_10294,
      IB => Inst_digital_clock_top_count_10_CYMUXF2_10295,
      SEL => Inst_digital_clock_top_count_10_CYSELG_10285,
      O => Inst_digital_clock_top_count_10_CYMUXG2_10296
    );
  Inst_digital_clock_top_count_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_10_G,
      O => Inst_digital_clock_top_count_10_CYSELG_10285
    );
  Inst_digital_clock_top_count_10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_10_SRINV_10283
    );
  Inst_digital_clock_top_count_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_10_CLKINV_10282
    );
  Inst_digital_clock_top_count_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_12_LOGIC_ZERO_10346
    );
  Inst_digital_clock_top_count_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_12_XORF_10371,
      O => Inst_digital_clock_top_count_12_DXMUX_10373
    );
  Inst_digital_clock_top_count_12_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_12_CYINIT_10370,
      I1 => Inst_digital_clock_top_count_12_F,
      O => Inst_digital_clock_top_count_12_XORF_10371
    );
  Inst_digital_clock_top_count_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_12_LOGIC_ZERO_10346,
      IB => Inst_digital_clock_top_count_12_CYINIT_10370,
      SEL => Inst_digital_clock_top_count_12_CYSELF_10352,
      O => Inst_digital_clock_top_Mcount_count_cy_12_Q
    );
  Inst_digital_clock_top_count_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_12_LOGIC_ZERO_10346,
      IB => Inst_digital_clock_top_count_12_LOGIC_ZERO_10346,
      SEL => Inst_digital_clock_top_count_12_CYSELF_10352,
      O => Inst_digital_clock_top_count_12_CYMUXF2_10347
    );
  Inst_digital_clock_top_count_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_11_Q,
      O => Inst_digital_clock_top_count_12_CYINIT_10370
    );
  Inst_digital_clock_top_count_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_12_F,
      O => Inst_digital_clock_top_count_12_CYSELF_10352
    );
  Inst_digital_clock_top_count_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_12_XORG_10354,
      O => Inst_digital_clock_top_count_12_DYMUX_10356
    );
  Inst_digital_clock_top_count_12_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_12_Q,
      I1 => Inst_digital_clock_top_count_12_G,
      O => Inst_digital_clock_top_count_12_XORG_10354
    );
  Inst_digital_clock_top_count_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_12_CYMUXFAST_10351,
      O => Inst_digital_clock_top_Mcount_count_cy_13_Q
    );
  Inst_digital_clock_top_count_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_11_Q,
      O => Inst_digital_clock_top_count_12_FASTCARRY_10349
    );
  Inst_digital_clock_top_count_12_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_12_CYSELG_10337,
      I1 => Inst_digital_clock_top_count_12_CYSELF_10352,
      O => Inst_digital_clock_top_count_12_CYAND_10350
    );
  Inst_digital_clock_top_count_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_12_CYMUXG2_10348,
      IB => Inst_digital_clock_top_count_12_FASTCARRY_10349,
      SEL => Inst_digital_clock_top_count_12_CYAND_10350,
      O => Inst_digital_clock_top_count_12_CYMUXFAST_10351
    );
  Inst_digital_clock_top_count_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_12_LOGIC_ZERO_10346,
      IB => Inst_digital_clock_top_count_12_CYMUXF2_10347,
      SEL => Inst_digital_clock_top_count_12_CYSELG_10337,
      O => Inst_digital_clock_top_count_12_CYMUXG2_10348
    );
  Inst_digital_clock_top_count_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_12_G,
      O => Inst_digital_clock_top_count_12_CYSELG_10337
    );
  Inst_digital_clock_top_count_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_12_SRINV_10335
    );
  Inst_digital_clock_top_count_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_12_CLKINV_10334
    );
  Inst_digital_clock_top_count_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_2_LOGIC_ZERO_10086
    );
  Inst_digital_clock_top_count_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_2_XORF_10111,
      O => Inst_digital_clock_top_count_2_DXMUX_10113
    );
  Inst_digital_clock_top_count_2_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_2_CYINIT_10110,
      I1 => Inst_digital_clock_top_count_2_F,
      O => Inst_digital_clock_top_count_2_XORF_10111
    );
  Inst_digital_clock_top_count_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_2_LOGIC_ZERO_10086,
      IB => Inst_digital_clock_top_count_2_CYINIT_10110,
      SEL => Inst_digital_clock_top_count_2_CYSELF_10092,
      O => Inst_digital_clock_top_Mcount_count_cy_2_Q
    );
  Inst_digital_clock_top_count_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_2_LOGIC_ZERO_10086,
      IB => Inst_digital_clock_top_count_2_LOGIC_ZERO_10086,
      SEL => Inst_digital_clock_top_count_2_CYSELF_10092,
      O => Inst_digital_clock_top_count_2_CYMUXF2_10087
    );
  Inst_digital_clock_top_count_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_1_Q,
      O => Inst_digital_clock_top_count_2_CYINIT_10110
    );
  Inst_digital_clock_top_count_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_2_F,
      O => Inst_digital_clock_top_count_2_CYSELF_10092
    );
  Inst_digital_clock_top_count_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_2_XORG_10094,
      O => Inst_digital_clock_top_count_2_DYMUX_10096
    );
  Inst_digital_clock_top_count_2_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_2_Q,
      I1 => Inst_digital_clock_top_count_2_G,
      O => Inst_digital_clock_top_count_2_XORG_10094
    );
  Inst_digital_clock_top_count_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_2_CYMUXFAST_10091,
      O => Inst_digital_clock_top_Mcount_count_cy_3_Q
    );
  Inst_digital_clock_top_count_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_cy_1_Q,
      O => Inst_digital_clock_top_count_2_FASTCARRY_10089
    );
  Inst_digital_clock_top_count_2_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_count_2_CYSELG_10077,
      I1 => Inst_digital_clock_top_count_2_CYSELF_10092,
      O => Inst_digital_clock_top_count_2_CYAND_10090
    );
  Inst_digital_clock_top_count_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_2_CYMUXG2_10088,
      IB => Inst_digital_clock_top_count_2_FASTCARRY_10089,
      SEL => Inst_digital_clock_top_count_2_CYAND_10090,
      O => Inst_digital_clock_top_count_2_CYMUXFAST_10091
    );
  Inst_digital_clock_top_count_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_2_LOGIC_ZERO_10086,
      IB => Inst_digital_clock_top_count_2_CYMUXF2_10087,
      SEL => Inst_digital_clock_top_count_2_CYSELG_10077,
      O => Inst_digital_clock_top_count_2_CYMUXG2_10088
    );
  Inst_digital_clock_top_count_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_2_G,
      O => Inst_digital_clock_top_count_2_CYSELG_10077
    );
  Inst_digital_clock_top_count_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_2_SRINV_10075
    );
  Inst_digital_clock_top_count_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_2_CLKINV_10074
    );
  Inst_digital_clock_top_count_0_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_count_0_LOGIC_ZERO_10036
    );
  Inst_digital_clock_top_count_0_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_count_0_LOGIC_ONE_10058
    );
  Inst_digital_clock_top_count_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_0_XORF_10059,
      O => Inst_digital_clock_top_count_0_DXMUX_10061
    );
  Inst_digital_clock_top_count_0_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_count_0_CYINIT_10057,
      I1 => Inst_digital_clock_top_Mcount_count_lut(0),
      O => Inst_digital_clock_top_count_0_XORF_10059
    );
  Inst_digital_clock_top_count_0_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_0_LOGIC_ONE_10058,
      IB => Inst_digital_clock_top_count_0_CYINIT_10057,
      SEL => Inst_digital_clock_top_count_0_CYSELF_10048,
      O => Inst_digital_clock_top_Mcount_count_cy_0_Q
    );
  Inst_digital_clock_top_count_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_0_BXINV_10046,
      O => Inst_digital_clock_top_count_0_CYINIT_10057
    );
  Inst_digital_clock_top_count_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_count_lut(0),
      O => Inst_digital_clock_top_count_0_CYSELF_10048
    );
  Inst_digital_clock_top_count_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Inst_digital_clock_top_count_0_BXINV_10046
    );
  Inst_digital_clock_top_count_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_0_XORG_10039,
      O => Inst_digital_clock_top_count_0_DYMUX_10041
    );
  Inst_digital_clock_top_count_0_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_count_cy_0_Q,
      I1 => Inst_digital_clock_top_count_0_G,
      O => Inst_digital_clock_top_count_0_XORG_10039
    );
  Inst_digital_clock_top_count_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_0_CYMUXG_10038,
      O => Inst_digital_clock_top_Mcount_count_cy_1_Q
    );
  Inst_digital_clock_top_count_0_CYMUXG : X_MUX2
    port map (
      IA => Inst_digital_clock_top_count_0_LOGIC_ZERO_10036,
      IB => Inst_digital_clock_top_Mcount_count_cy_0_Q,
      SEL => Inst_digital_clock_top_count_0_CYSELG_10027,
      O => Inst_digital_clock_top_count_0_CYMUXG_10038
    );
  Inst_digital_clock_top_count_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_0_G,
      O => Inst_digital_clock_top_count_0_CYSELG_10027
    );
  Inst_digital_clock_top_count_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_count_0_SRINV_10025
    );
  Inst_digital_clock_top_count_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_count_0_CLKINV_10024
    );
  Inst_Pantalla_RGB_cmp_le0021_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0021_CY0F_12504,
      IB => Inst_Pantalla_RGB_cmp_le0021_CYINIT_12505,
      SEL => Inst_Pantalla_RGB_cmp_le0021_CYSELF_12495,
      O => Inst_Pantalla_RGB_cmp_le0021
    );
  Inst_Pantalla_RGB_cmp_le0021_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXFAST_12483,
      O => Inst_Pantalla_RGB_cmp_le0021_CYINIT_12505
    );
  Inst_Pantalla_RGB_cmp_le0021_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0021_CY0F_12504
    );
  Inst_Pantalla_RGB_cmp_le0021_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_3,
      O => Inst_Pantalla_RGB_cmp_le0021_CYSELF_12495
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ONE_12550
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ZERO_12566
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ZERO_12566,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ZERO_12566,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELF_12556,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXF2_12551
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_14,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELF_12556
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYMUXG_12523,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_FASTCARRY_12553
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELG_12542,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELF_12556,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYAND_12554
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXG2_12552,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_FASTCARRY_12553,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYAND_12554,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXFAST_12555
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_LOGIC_ONE_12550,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXF2_12551,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELG_12542,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXG2_12552
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_13_12541,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYSELG_12542
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO_12448
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO_12448,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO_12448,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELF_12454,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXF2_12449
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_13_12455,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELF_12454
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXFAST_12423,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_FASTCARRY_12451
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELG_12442,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELF_12454,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYAND_12452
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXG2_12450,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_FASTCARRY_12451,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYAND_12452,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXFAST_12453
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_LOGIC_ZERO_12448,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXF2_12449,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELG_12442,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXG2_12450
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_12_12441,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYSELG_12442
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO_12478
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO_12478,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO_12478,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELF_12484,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXF2_12479
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_12_12485,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELF_12484
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_12_CYMUXFAST_12453,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_FASTCARRY_12481
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELG_12470,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELF_12484,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYAND_12482
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXG2_12480,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_FASTCARRY_12481,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYAND_12482,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXFAST_12483
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_LOGIC_ZERO_12478,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXF2_12479,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELG_12470,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYMUXG2_12480
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_6_12469,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_3_CYSELG_12470
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ONE_12324
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ZERO_12338
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ZERO_12338,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYINIT_12337,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELF_12329,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_13
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_BXINV_12327,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYINIT_12337
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_13_12328,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELF_12329
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_BXINV_12327
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_LOGIC_ONE_12324,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_13,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELG_12315,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYMUXG_12326
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_2_rt_12314,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYSELG_12315
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO_12418
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO_12418,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO_12418,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELF_12424,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXF2_12419
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_13_12425,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELF_12424
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXFAST_12389,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_FASTCARRY_12421
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELG_12412,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELF_12424,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYAND_12422
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXG2_12420,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_FASTCARRY_12421,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYAND_12422,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXFAST_12423
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_LOGIC_ZERO_12418,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXF2_12419,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELG_12412,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYMUXG2_12420
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_12_12411,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_13_CYSELG_12412
    );
  Inst_Pantalla_RGB_cmp_le0018_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0018_CY0F_12307,
      IB => Inst_Pantalla_RGB_cmp_le0018_CYINIT_12308,
      SEL => Inst_Pantalla_RGB_cmp_le0018_CYSELF_12298,
      O => Inst_Pantalla_RGB_cmp_le0018
    );
  Inst_Pantalla_RGB_cmp_le0018_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXFAST_12286,
      O => Inst_Pantalla_RGB_cmp_le0018_CYINIT_12308
    );
  Inst_Pantalla_RGB_cmp_le0018_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0018_CY0F_12307
    );
  Inst_Pantalla_RGB_cmp_le0018_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_2,
      O => Inst_Pantalla_RGB_cmp_le0018_CYSELF_12298
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ONE_12354
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ZERO_12369
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ZERO_12369,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ZERO_12369,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELF_12360,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXF2_12355
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_11_12361,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELF_12360
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_13_CYMUXG_12326,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_FASTCARRY_12357
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELG_12345,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELF_12360,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYAND_12358
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXG2_12356,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_FASTCARRY_12357,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYAND_12358,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXFAST_12359
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_LOGIC_ONE_12354,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXF2_12355,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELG_12345,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXG2_12356
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_5_rt_12344,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYSELG_12345
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ONE_12384
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ZERO_12400
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ZERO_12400,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ZERO_12400,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELF_12390,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXF2_12385
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_10,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELF_12390
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_13_CYMUXFAST_12359,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_FASTCARRY_12387
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELG_12376,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELF_12390,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYAND_12388
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXG2_12386,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_FASTCARRY_12387,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYAND_12388,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXFAST_12389
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_LOGIC_ONE_12384,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXF2_12385,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELG_12376,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYMUXG2_12386
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_11_12375,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_13_CYSELG_12376
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ONE_12521
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ZERO_12535
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ZERO_12535,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYINIT_12534,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELF_12526,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_16
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_BXINV_12524,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYINIT_12534
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_16_12525,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELF_12526
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_BXINV_12524
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_LOGIC_ONE_12521,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_16,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELG_12512,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYMUXG_12523
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_CYSELG_12512
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ZERO_12777
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ONE_12793
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ONE_12793,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ONE_12793,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELF_12783,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXF2_12778
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_7_rt_12784,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELF_12783
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXFAST_12751,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_FASTCARRY_12780
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELG_12771,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELF_12783,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYAND_12781
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXG2_12779,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_FASTCARRY_12780,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYAND_12781,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXFAST_12782
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_LOGIC_ZERO_12777,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXF2_12778,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELG_12771,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXG2_12779
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_14_12770,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYSELG_12771
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO_12811
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO_12811,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO_12811,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELF_12817,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXF2_12812
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_17_12818,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELF_12817
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_17_CYMUXFAST_12782,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_FASTCARRY_12814
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELG_12805,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELF_12817,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYAND_12815
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXG2_12813,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_FASTCARRY_12814,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYAND_12815,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXFAST_12816
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_LOGIC_ZERO_12811,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXF2_12812,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELG_12805,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXG2_12813
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_16_12804,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYSELG_12805
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO_12841
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO_12841,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO_12841,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELF_12847,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXF2_12842
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_17_12848,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELF_12847
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_17_CYMUXFAST_12816,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_FASTCARRY_12844
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELG_12835,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELF_12847,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYAND_12845
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXG2_12843,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_FASTCARRY_12844,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYAND_12845,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXFAST_12846
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_LOGIC_ZERO_12841,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXF2_12842,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELG_12835,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXG2_12843
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_16_12834,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYSELG_12835
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO_12675
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO_12675,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO_12675,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELF_12681,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXF2_12676
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_15_12682,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELF_12681
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXFAST_12650,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_FASTCARRY_12678
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELG_12668,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELF_12681,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYAND_12679
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXG2_12677,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_FASTCARRY_12678,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYAND_12679,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXFAST_12680
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_LOGIC_ZERO_12675,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXF2_12676,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELG_12668,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXG2_12677
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_7_12667,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYSELG_12668
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO_12645
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO_12645,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO_12645,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELF_12651,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXF2_12646
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_16_12652,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELF_12651
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXFAST_12620,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_FASTCARRY_12648
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELG_12639,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELF_12651,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYAND_12649
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXG2_12647,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_FASTCARRY_12648,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYAND_12649,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXFAST_12650
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_LOGIC_ZERO_12645,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXF2_12646,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELG_12639,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYMUXG2_12647
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_15_12638,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_15_CYSELG_12639
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO_12615
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO_12615,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO_12615,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELF_12621,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXF2_12616
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_16_12622,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELF_12621
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXFAST_12586,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_FASTCARRY_12618
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELG_12609,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELF_12621,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYAND_12619
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXG2_12617,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_FASTCARRY_12618,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYAND_12619,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXFAST_12620
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_LOGIC_ZERO_12615,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXF2_12616,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELG_12609,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYMUXG2_12617
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_15_12608,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_16_CYSELG_12609
    );
  Inst_Pantalla_RGB_cmp_le0032_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0032_CY0F_12701,
      IB => Inst_Pantalla_RGB_cmp_le0032_CYINIT_12702,
      SEL => Inst_Pantalla_RGB_cmp_le0032_CYSELF_12692,
      O => Inst_Pantalla_RGB_cmp_le0032
    );
  Inst_Pantalla_RGB_cmp_le0032_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_4_CYMUXFAST_12680,
      O => Inst_Pantalla_RGB_cmp_le0032_CYINIT_12702
    );
  Inst_Pantalla_RGB_cmp_le0032_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0032_CY0F_12701
    );
  Inst_Pantalla_RGB_cmp_le0032_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_4,
      O => Inst_Pantalla_RGB_cmp_le0032_CYSELF_12692
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ONE_12581
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ZERO_12597
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ZERO_12597,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ZERO_12597,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELF_12587,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXF2_12582
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_13,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELF_12587
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_16_CYMUXFAST_12555,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_FASTCARRY_12584
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELG_12572,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELF_12587,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYAND_12585
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXG2_12583,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_FASTCARRY_12584,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYAND_12585,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXFAST_12586
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_LOGIC_ONE_12581,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXF2_12582,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELG_12572,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYMUXG2_12583
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_CYSELG_12572
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_LOGIC_ZERO_12720
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_LOGIC_ZERO_12720,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYINIT_12731,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELF_12725,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_17
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_BXINV_12723,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYINIT_12731
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_17_12724,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELF_12725
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_BXINV_12723
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_LOGIC_ZERO_12720,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_17,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELG_12711,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYMUXG_12722
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_8,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYSELG_12711
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ZERO_12746
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ONE_12762
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ONE_12762,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ONE_12762,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELF_12752,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXF2_12747
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_F,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELF_12752
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_17_CYMUXG_12722,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_FASTCARRY_12749
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELG_12737,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELF_12752,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYAND_12750
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXG2_12748,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_FASTCARRY_12749,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYAND_12750,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXFAST_12751
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_LOGIC_ZERO_12746,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXF2_12747,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELG_12737,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYMUXG2_12748
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_14,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_CYSELG_12737
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ONE_12899
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ZERO_12914
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ZERO_12914,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYINIT_12913,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELF_12904,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_19
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_BXINV_12902,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYINIT_12913
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_19,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELF_12904
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_BXINV_12902
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_LOGIC_ONE_12899,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_19,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELG_12893,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYMUXG_12901
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_10_12892,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYSELG_12893
    );
  Inst_Pantalla_RGB_cmp_le0035_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0035_LOGIC_ZERO_12884
    );
  Inst_Pantalla_RGB_cmp_le0035_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0035_LOGIC_ZERO_12884,
      IB => Inst_Pantalla_RGB_cmp_le0035_LOGIC_ZERO_12884,
      SEL => Inst_Pantalla_RGB_cmp_le0035_CYSELF_12876,
      O => Inst_Pantalla_RGB_cmp_le0035_CYMUXF2_12871
    );
  Inst_Pantalla_RGB_cmp_le0035_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_16_12877,
      O => Inst_Pantalla_RGB_cmp_le0035_CYSELF_12876
    );
  Inst_Pantalla_RGB_cmp_le0035_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0035_CYMUXFAST_12875,
      O => Inst_Pantalla_RGB_cmp_le0035
    );
  Inst_Pantalla_RGB_cmp_le0035_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_16_CYMUXFAST_12846,
      O => Inst_Pantalla_RGB_cmp_le0035_FASTCARRY_12873
    );
  Inst_Pantalla_RGB_cmp_le0035_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0035_CYSELG_12861,
      I1 => Inst_Pantalla_RGB_cmp_le0035_CYSELF_12876,
      O => Inst_Pantalla_RGB_cmp_le0035_CYAND_12874
    );
  Inst_Pantalla_RGB_cmp_le0035_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0035_CYMUXG2_12872,
      IB => Inst_Pantalla_RGB_cmp_le0035_FASTCARRY_12873,
      SEL => Inst_Pantalla_RGB_cmp_le0035_CYAND_12874,
      O => Inst_Pantalla_RGB_cmp_le0035_CYMUXFAST_12875
    );
  Inst_Pantalla_RGB_cmp_le0035_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0035_CY0G_12870,
      IB => Inst_Pantalla_RGB_cmp_le0035_CYMUXF2_12871,
      SEL => Inst_Pantalla_RGB_cmp_le0035_CYSELG_12861,
      O => Inst_Pantalla_RGB_cmp_le0035_CYMUXG2_12872
    );
  Inst_Pantalla_RGB_cmp_le0035_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0035_CY0G_12870
    );
  Inst_Pantalla_RGB_cmp_le0035_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_8,
      O => Inst_Pantalla_RGB_cmp_le0035_CYSELG_12861
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ONE_10688
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ZERO_10701
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ZERO_10701,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ZERO_10701,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELF_10694,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXF2_10689
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_3_10695,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELF_10694
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYMUXG_10657,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_FASTCARRY_10691
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELG_10680,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELF_10694,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYAND_10692
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXG2_10690,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_FASTCARRY_10691,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYAND_10692,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXFAST_10693
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_LOGIC_ONE_10688,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXF2_10689,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELG_10680,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXG2_10690
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_3_10679,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYSELG_10680
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO_10719
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO_10719,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO_10719,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELF_10725,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXF2_10720
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_3_10726,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELF_10725
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_3_CYMUXFAST_10693,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_FASTCARRY_10722
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELG_10713,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELF_10725,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYAND_10723
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXG2_10721,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_FASTCARRY_10722,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYAND_10723,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXFAST_10724
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_LOGIC_ZERO_10719,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXF2_10720,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELG_10713,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXG2_10721
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_3_10712,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYSELG_10713
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO_10553
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO_10553,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO_10553,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELF_10559,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXF2_10554
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_1_10560,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELF_10559
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXFAST_10524,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_FASTCARRY_10556
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELG_10547,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELF_10559,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYAND_10557
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXG2_10555,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_FASTCARRY_10556,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYAND_10557,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXFAST_10558
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_LOGIC_ZERO_10553,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXF2_10554,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELG_10547,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXG2_10555
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_1_10546,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYSELG_10547
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ONE_10519
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ZERO_10535
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ZERO_10535,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ZERO_10535,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELF_10525,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXF2_10520
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_1,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELF_10525
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYMUXG_10491,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_FASTCARRY_10522
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELG_10513,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELF_10525,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYAND_10523
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXG2_10521,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_FASTCARRY_10522,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYAND_10523,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXFAST_10524
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_LOGIC_ONE_10519,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXF2_10520,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELG_10513,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYMUXG2_10521
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_1_10512,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_1_CYSELG_10513
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO_10583
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO_10583,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO_10583,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELF_10589,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXF2_10584
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_1_10590,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELF_10589
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_1_CYMUXFAST_10558,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_FASTCARRY_10586
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELG_10577,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELF_10589,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYAND_10587
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXG2_10585,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_FASTCARRY_10586,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYAND_10587,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXFAST_10588
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_LOGIC_ZERO_10583,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXF2_10584,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELG_10577,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXG2_10585
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_1_10576,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYSELG_10577
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO_10613
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO_10613,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO_10613,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELF_10619,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXF2_10614
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_1_10620,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELF_10619
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_1_CYMUXFAST_10588,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_FASTCARRY_10616
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELG_10605,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELF_10619,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYAND_10617
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXG2_10615,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_FASTCARRY_10616,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYAND_10617,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXFAST_10618
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_LOGIC_ZERO_10613,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXF2_10614,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELG_10605,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXG2_10615
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_1_10604,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYSELG_10605
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CY0F_10639,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYINIT_10640,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYSELF_10630,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_Q
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_1_CYMUXFAST_10618,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYINIT_10640
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CY0F_10639
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_1,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_CYSELF_10630
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ONE_10655
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ZERO_10670
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ZERO_10670,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYINIT_10669,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELF_10660,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_3
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_BXINV_10658,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYINIT_10669
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_3,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELF_10660
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_BXINV_10658
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_LOGIC_ONE_10655,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_3,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELG_10647,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYMUXG_10657
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_1_10646,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_3_CYSELG_10647
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ONE_10489
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ZERO_10504
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ZERO_10504,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYINIT_10503,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELF_10494,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_1
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_BXINV_10492,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYINIT_10503
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_1,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELF_10494
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_BXINV_10492
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_LOGIC_ONE_10489,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_1,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELG_10480,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYMUXG_10491
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_3_rt_10479,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_1_CYSELG_10480
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO_10749
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO_10749,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO_10749,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELF_10755,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXF2_10750
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_3_10756,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELF_10755
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_3_CYMUXFAST_10724,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_FASTCARRY_10752
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELG_10743,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELF_10755,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYAND_10753
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXG2_10751,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_FASTCARRY_10752,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYAND_10753,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXFAST_10754
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_LOGIC_ZERO_10749,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXF2_10750,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELG_10743,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXG2_10751
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_3_10742,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYSELG_10743
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_5
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ONE_11017
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ZERO_11033
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ZERO_11033,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ZERO_11033,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELF_11023,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXF2_11018
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_5,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELF_11023
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYMUXG_10989,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_FASTCARRY_11020
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELG_11011,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELF_11023,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYAND_11021
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXG2_11019,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_FASTCARRY_11020,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYAND_11021,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXFAST_11022
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_LOGIC_ONE_11017,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXF2_11018,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELG_11011,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXG2_11019
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_5_11010,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYSELG_11011
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO_10945
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO_10945,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO_10945,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELF_10951,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXF2_10946
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_4_10952,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELF_10951
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXFAST_10920,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_FASTCARRY_10948
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELG_10939,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELF_10951,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYAND_10949
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXG2_10947,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_FASTCARRY_10948,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYAND_10949,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXFAST_10950
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_LOGIC_ZERO_10945,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXF2_10946,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELG_10939,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXG2_10947
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_3_10938,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYSELG_10939
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO_10779
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO_10779,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO_10779,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELF_10785,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXF2_10780
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_3_10786,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELF_10785
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_3_CYMUXFAST_10754,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_FASTCARRY_10782
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELG_10771,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELF_10785,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYAND_10783
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXG2_10781,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_FASTCARRY_10782,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYAND_10783,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXFAST_10784
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_LOGIC_ZERO_10779,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXF2_10780,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELG_10771,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXG2_10781
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_2_10770,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYSELG_10771
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ONE_10987
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ZERO_11002
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ZERO_11002,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYINIT_11001,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELF_10992,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_5
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_BXINV_10990,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYINIT_11001
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_5,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELF_10992
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_BXINV_10990
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_LOGIC_ONE_10987,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_5,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELG_10978,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYMUXG_10989
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_rt_10977,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_5_CYSELG_10978
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ONE_10822
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ZERO_10836
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ZERO_10836,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYINIT_10835,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELF_10827,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_4
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_BXINV_10825,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYINIT_10835
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_4_10826,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELF_10827
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_BXINV_10825
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_LOGIC_ONE_10822,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_4,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELG_10813,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYMUXG_10824
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYSELG_10813
    );
  Inst_Pantalla_RGB_cmp_le0001_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0001_CY0F_10805,
      IB => Inst_Pantalla_RGB_cmp_le0001_CYINIT_10806,
      SEL => Inst_Pantalla_RGB_cmp_le0001_CYSELF_10796,
      O => Inst_Pantalla_RGB_cmp_le0001
    );
  Inst_Pantalla_RGB_cmp_le0001_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_2_CYMUXFAST_10784,
      O => Inst_Pantalla_RGB_cmp_le0001_CYINIT_10806
    );
  Inst_Pantalla_RGB_cmp_le0001_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0001_CY0F_10805
    );
  Inst_Pantalla_RGB_cmp_le0001_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_2,
      O => Inst_Pantalla_RGB_cmp_le0001_CYSELF_10796
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ONE_10852
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ZERO_10867
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ZERO_10867,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ZERO_10867,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELF_10858,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXF2_10853
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_4_10859,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELF_10858
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_CYMUXG_10824,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_FASTCARRY_10855
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELG_10844,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELF_10858,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYAND_10856
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXG2_10854,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_FASTCARRY_10855,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYAND_10856,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXFAST_10857
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_LOGIC_ONE_10852,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXF2_10853,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELG_10844,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXG2_10854
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_4_10843,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYSELG_10844
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO_10915
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO_10915,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO_10915,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELF_10921,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXF2_10916
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_4_10922,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELF_10921
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXFAST_10890,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_FASTCARRY_10918
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELG_10909,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELF_10921,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYAND_10919
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXG2_10917,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_FASTCARRY_10918,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYAND_10919,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXFAST_10920
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_LOGIC_ZERO_10915,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXF2_10916,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELG_10909,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYMUXG2_10917
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_4_10908,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_4_CYSELG_10909
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO_10885
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO_10885,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO_10885,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELF_10891,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXF2_10886
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_4_10892,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELF_10891
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_4_CYMUXFAST_10857,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_FASTCARRY_10888
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELG_10879,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELF_10891,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYAND_10889
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXG2_10887,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_FASTCARRY_10888,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYAND_10889,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXFAST_10890
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_LOGIC_ZERO_10885,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXF2_10886,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELG_10879,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYMUXG2_10887
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_4_10878,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_4_CYSELG_10879
    );
  Inst_Pantalla_RGB_cmp_le0003_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0003_CY0F_10971,
      IB => Inst_Pantalla_RGB_cmp_le0003_CYINIT_10972,
      SEL => Inst_Pantalla_RGB_cmp_le0003_CYSELF_10962,
      O => Inst_Pantalla_RGB_cmp_le0003
    );
  Inst_Pantalla_RGB_cmp_le0003_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_3_CYMUXFAST_10950,
      O => Inst_Pantalla_RGB_cmp_le0003_CYINIT_10972
    );
  Inst_Pantalla_RGB_cmp_le0003_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0003_CY0F_10971
    );
  Inst_Pantalla_RGB_cmp_le0003_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_3,
      O => Inst_Pantalla_RGB_cmp_le0003_CYSELF_10962
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_5_11041
    );
  Inst_Pantalla_vPos_7_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_F
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ZERO_11048
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ONE_11064
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ONE_11064,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ONE_11064,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELF_11054,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXF2_11049
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_F,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELF_11054
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_5_CYMUXFAST_11022,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_FASTCARRY_11051
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELG_11042,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELF_11054,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYAND_11052
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXG2_11050,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_FASTCARRY_11051,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYAND_11052,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXFAST_11053
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_LOGIC_ZERO_11048,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXF2_11049,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELG_11042,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXG2_11050
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_5_11041,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYSELG_11042
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_5_11119
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_4_11105
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO_11112
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO_11112,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO_11112,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELF_11118,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXF2_11113
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_5_11119,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELF_11118
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXFAST_11087,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_FASTCARRY_11115
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELG_11106,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELF_11118,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYAND_11116
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXG2_11114,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_FASTCARRY_11115,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYAND_11116,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXFAST_11117
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_LOGIC_ZERO_11112,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXF2_11113,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELG_11106,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXG2_11114
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_4_11105,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYSELG_11106
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_5_11089
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_5_11075
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO_11082
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO_11082,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO_11082,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELF_11088,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXF2_11083
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_5_11089,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELF_11088
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_5_CYMUXFAST_11053,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_FASTCARRY_11085
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELG_11076,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELF_11088,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYAND_11086
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXG2_11084,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_FASTCARRY_11085,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYAND_11086,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXFAST_11087
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_LOGIC_ZERO_11082,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXF2_11083,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELG_11076,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYMUXG2_11084
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_5_11075,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_5_CYSELG_11076
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_5 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_5_11286
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO_11294
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO_11294,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO_11294,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELF_11300,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXF2_11295
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_6_11301,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELF_11300
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXFAST_11269,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_FASTCARRY_11297
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELG_11287,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELF_11300,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYAND_11298
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXG2_11296,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_FASTCARRY_11297,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYAND_11298,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXFAST_11299
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_LOGIC_ZERO_11294,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXF2_11295,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELG_11287,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXG2_11296
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_5_11286,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYSELG_11287
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_6 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => Inst_Pantalla_vPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_6_11193
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_6_11208
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ONE_11201
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ZERO_11216
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ZERO_11216,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ZERO_11216,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELF_11207,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXF2_11202
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_6_11208,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELF_11207
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYMUXG_11172,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_FASTCARRY_11204
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELG_11194,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELF_11207,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYAND_11205
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXG2_11203,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_FASTCARRY_11204,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYAND_11205,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXFAST_11206
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_LOGIC_ONE_11201,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXF2_11202,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELG_11194,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXG2_11203
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_6_11193,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYSELG_11194
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_4 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_4_11148
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(11)
    );
  Inst_Pantalla_RGB_cmp_le0005_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0005_LOGIC_ZERO_11155
    );
  Inst_Pantalla_RGB_cmp_le0005_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0005_LOGIC_ZERO_11155,
      IB => Inst_Pantalla_RGB_cmp_le0005_LOGIC_ZERO_11155,
      SEL => Inst_Pantalla_RGB_cmp_le0005_CYSELF_11147,
      O => Inst_Pantalla_RGB_cmp_le0005_CYMUXF2_11142
    );
  Inst_Pantalla_RGB_cmp_le0005_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_4_11148,
      O => Inst_Pantalla_RGB_cmp_le0005_CYSELF_11147
    );
  Inst_Pantalla_RGB_cmp_le0005_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0005_CYMUXFAST_11146,
      O => Inst_Pantalla_RGB_cmp_le0005
    );
  Inst_Pantalla_RGB_cmp_le0005_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_4_CYMUXFAST_11117,
      O => Inst_Pantalla_RGB_cmp_le0005_FASTCARRY_11144
    );
  Inst_Pantalla_RGB_cmp_le0005_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0005_CYSELG_11132,
      I1 => Inst_Pantalla_RGB_cmp_le0005_CYSELF_11147,
      O => Inst_Pantalla_RGB_cmp_le0005_CYAND_11145
    );
  Inst_Pantalla_RGB_cmp_le0005_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0005_CYMUXG2_11143,
      IB => Inst_Pantalla_RGB_cmp_le0005_FASTCARRY_11144,
      SEL => Inst_Pantalla_RGB_cmp_le0005_CYAND_11145,
      O => Inst_Pantalla_RGB_cmp_le0005_CYMUXFAST_11146
    );
  Inst_Pantalla_RGB_cmp_le0005_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0005_CY0G_11141,
      IB => Inst_Pantalla_RGB_cmp_le0005_CYMUXF2_11142,
      SEL => Inst_Pantalla_RGB_cmp_le0005_CYSELG_11132,
      O => Inst_Pantalla_RGB_cmp_le0005_CYMUXG2_11143
    );
  Inst_Pantalla_RGB_cmp_le0005_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0005_CY0G_11141
    );
  Inst_Pantalla_RGB_cmp_le0005_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(11),
      O => Inst_Pantalla_RGB_cmp_le0005_CYSELG_11132
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_2 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_2_11161
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_6
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ONE_11170
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ZERO_11185
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ZERO_11185,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYINIT_11184,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELF_11175,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_6
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_BXINV_11173,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYINIT_11184
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_6,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELF_11175
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_BXINV_11173
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_LOGIC_ONE_11170,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_6,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELG_11162,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYMUXG_11172
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_2_11161,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_6_CYSELG_11162
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_6_11227
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_5_11241
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO_11234
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO_11234,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO_11234,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELF_11240,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXF2_11235
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_5_11241,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELF_11240
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_6_CYMUXFAST_11206,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_FASTCARRY_11237
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELG_11228,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELF_11240,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYAND_11238
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXG2_11236,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_FASTCARRY_11237,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYAND_11238,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXFAST_11239
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_LOGIC_ZERO_11234,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXF2_11235,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELG_11228,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXG2_11236
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_6_11227,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYSELG_11228
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_6_11257
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_6_11271
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO_11264
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO_11264,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO_11264,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELF_11270,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXF2_11265
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_6_11271,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELF_11270
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_6_CYMUXFAST_11239,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_FASTCARRY_11267
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELG_11258,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELF_11270,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYAND_11268
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXG2_11266,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_FASTCARRY_11267,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYAND_11268,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXFAST_11269
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_LOGIC_ZERO_11264,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXF2_11265,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELG_11258,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYMUXG2_11266
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_6_11257,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_6_CYSELG_11258
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_6_11301
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_51_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_5
    );
  Inst_Pantalla_RGB_cmp_le0009_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0009_CY0F_11320,
      IB => Inst_Pantalla_RGB_cmp_le0009_CYINIT_11321,
      SEL => Inst_Pantalla_RGB_cmp_le0009_CYSELF_11311,
      O => Inst_Pantalla_RGB_cmp_le0009
    );
  Inst_Pantalla_RGB_cmp_le0009_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_5_CYMUXFAST_11299,
      O => Inst_Pantalla_RGB_cmp_le0009_CYINIT_11321
    );
  Inst_Pantalla_RGB_cmp_le0009_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0009_CY0F_11320
    );
  Inst_Pantalla_RGB_cmp_le0009_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_5,
      O => Inst_Pantalla_RGB_cmp_le0009_CYSELF_11311
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_7_11341
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ONE_11337
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ZERO_11351
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ZERO_11351,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYINIT_11350,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELF_11342,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_7
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_BXINV_11340,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYINIT_11350
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_7_11341,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELF_11342
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_BXINV_11340
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_LOGIC_ONE_11337,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_7,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELG_11331,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYMUXG_11339
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_3_11330,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYSELG_11331
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_3 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => Inst_Pantalla_vPos(4),
      ADR3 => Inst_Pantalla_vPos(5),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_3_11330
    );
  Inst_Pantalla_vPos_8_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_8_rt_11404
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_7_11390
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ZERO_11397
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ONE_11413
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ONE_11413,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ONE_11413,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELF_11403,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXF2_11398
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_8_rt_11404,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELF_11403
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXFAST_11371,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_FASTCARRY_11400
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELG_11391,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELF_11403,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYAND_11401
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXG2_11399,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_FASTCARRY_11400,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYAND_11401,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXFAST_11402
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_LOGIC_ZERO_11397,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXF2_11398,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELG_11391,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXG2_11399
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_7_11390,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYSELG_11391
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_7_11424
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_7_11438
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO_11431
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO_11431,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO_11431,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELF_11437,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXF2_11432
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_7_11438,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELF_11437
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_7_CYMUXFAST_11402,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_FASTCARRY_11434
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELG_11425,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELF_11437,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYAND_11435
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXG2_11433,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_FASTCARRY_11434,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYAND_11435,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXFAST_11436
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_LOGIC_ZERO_11431,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXF2_11432,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELG_11425,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXG2_11433
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_7_11424,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYSELG_11425
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_7
    );
  Inst_Pantalla_vPos_6_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_6_rt_11373
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ZERO_11366
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ONE_11382
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ONE_11382,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ONE_11382,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELF_11372,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXF2_11367
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_6_rt_11373,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELF_11372
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_7_CYMUXG_11339,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_FASTCARRY_11369
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELG_11357,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELF_11372,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYAND_11370
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXG2_11368,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_FASTCARRY_11369,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYAND_11370,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXFAST_11371
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_LOGIC_ZERO_11366,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXF2_11367,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELG_11357,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYMUXG2_11368
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_7,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_7_CYSELG_11357
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_6_11454
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_7_11468
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO_11461
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO_11461,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO_11461,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELF_11467,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXF2_11462
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_7_11468,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELF_11467
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_7_CYMUXFAST_11436,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_FASTCARRY_11464
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELG_11455,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELF_11467,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYAND_11465
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXG2_11463,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_FASTCARRY_11464,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYAND_11465,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXFAST_11466
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_LOGIC_ZERO_11461,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXF2_11462,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELG_11455,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXG2_11463
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_6_11454,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYSELG_11455
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_8_11540
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_7
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ONE_11549
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ZERO_11565
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ZERO_11565,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ZERO_11565,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELF_11555,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXF2_11550
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_7,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELF_11555
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYMUXG_11521,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_FASTCARRY_11552
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELG_11541,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELF_11555,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYAND_11553
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXG2_11551,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_FASTCARRY_11552,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYAND_11553,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXFAST_11554
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_LOGIC_ONE_11549,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXF2_11550,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELG_11541,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXG2_11551
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_8_11540,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYSELG_11541
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_8_11651
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO_11644
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO_11644,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO_11644,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELF_11650,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXF2_11645
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_8_11651,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELF_11650
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXFAST_11619,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_FASTCARRY_11647
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELG_11638,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELF_11650,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYAND_11648
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXG2_11646,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_FASTCARRY_11647,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYAND_11648,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXFAST_11649
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_LOGIC_ZERO_11644,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXF2_11645,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELG_11638,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXG2_11646
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_7_11637,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYSELG_11638
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_6_11496
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_1
    );
  Inst_Pantalla_RGB_cmp_le0012_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0012_LOGIC_ZERO_11504
    );
  Inst_Pantalla_RGB_cmp_le0012_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0012_LOGIC_ZERO_11504,
      IB => Inst_Pantalla_RGB_cmp_le0012_LOGIC_ZERO_11504,
      SEL => Inst_Pantalla_RGB_cmp_le0012_CYSELF_11495,
      O => Inst_Pantalla_RGB_cmp_le0012_CYMUXF2_11490
    );
  Inst_Pantalla_RGB_cmp_le0012_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_6_11496,
      O => Inst_Pantalla_RGB_cmp_le0012_CYSELF_11495
    );
  Inst_Pantalla_RGB_cmp_le0012_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0012_CYMUXFAST_11494,
      O => Inst_Pantalla_RGB_cmp_le0012
    );
  Inst_Pantalla_RGB_cmp_le0012_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_6_CYMUXFAST_11466,
      O => Inst_Pantalla_RGB_cmp_le0012_FASTCARRY_11492
    );
  Inst_Pantalla_RGB_cmp_le0012_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0012_CYSELG_11480,
      I1 => Inst_Pantalla_RGB_cmp_le0012_CYSELF_11495,
      O => Inst_Pantalla_RGB_cmp_le0012_CYAND_11493
    );
  Inst_Pantalla_RGB_cmp_le0012_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0012_CYMUXG2_11491,
      IB => Inst_Pantalla_RGB_cmp_le0012_FASTCARRY_11492,
      SEL => Inst_Pantalla_RGB_cmp_le0012_CYAND_11493,
      O => Inst_Pantalla_RGB_cmp_le0012_CYMUXFAST_11494
    );
  Inst_Pantalla_RGB_cmp_le0012_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0012_CY0G_11489,
      IB => Inst_Pantalla_RGB_cmp_le0012_CYMUXF2_11490,
      SEL => Inst_Pantalla_RGB_cmp_le0012_CYSELG_11480,
      O => Inst_Pantalla_RGB_cmp_le0012_CYMUXG2_11491
    );
  Inst_Pantalla_RGB_cmp_le0012_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0012_CY0G_11489
    );
  Inst_Pantalla_RGB_cmp_le0012_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_1,
      O => Inst_Pantalla_RGB_cmp_le0012_CYSELG_11480
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_4_11510
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ONE_11519
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ZERO_11534
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ZERO_11534,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYINIT_11533,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELF_11524,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_BXINV_11522,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYINIT_11533
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_8,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELF_11524
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_BXINV_11522
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_LOGIC_ONE_11519,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_8,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELG_11511,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYMUXG_11521
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_4_11510,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_8_CYSELG_11511
    );
  Inst_Pantalla_vPos_8_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => Inst_Pantalla_vPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_6_11588
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ONE_11581
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ZERO_11596
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ZERO_11596,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ZERO_11596,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELF_11587,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXF2_11582
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_6_11588,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELF_11587
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_8_CYMUXFAST_11554,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_FASTCARRY_11584
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELG_11572,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELF_11587,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYAND_11585
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXG2_11583,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_FASTCARRY_11584,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYAND_11585,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXFAST_11586
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_LOGIC_ONE_11581,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXF2_11582,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELG_11572,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXG2_11583
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYSELG_11572
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_8_11621
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_8_11607
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO_11614
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO_11614,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO_11614,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELF_11620,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXF2_11615
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_8_11621,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELF_11620
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_8_CYMUXFAST_11586,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_FASTCARRY_11617
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELG_11608,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELF_11620,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYAND_11618
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXG2_11616,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_FASTCARRY_11617,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYAND_11618,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXFAST_11619
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_LOGIC_ZERO_11614,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXF2_11615,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELG_11608,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYMUXG2_11616
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_8_11607,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_8_CYSELG_11608
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_7_11681
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_2_11665
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO_11674
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO_11674,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO_11674,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELF_11680,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXF2_11675
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_7_11681,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELF_11680
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_7_CYMUXFAST_11649,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_FASTCARRY_11677
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELG_11666,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELF_11680,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYAND_11678
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXG2_11676,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_FASTCARRY_11677,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYAND_11678,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXFAST_11679
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_LOGIC_ZERO_11674,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXF2_11675,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELG_11666,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXG2_11676
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_2_11665,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYSELG_11666
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_7_11637
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO_12281
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO_12281,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO_12281,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELF_12287,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXF2_12282
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_10_12288,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELF_12287
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXFAST_12256,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_FASTCARRY_12284
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELG_12273,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELF_12287,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYAND_12285
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXG2_12283,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_FASTCARRY_12284,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYAND_12285,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXFAST_12286
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_LOGIC_ZERO_12281,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXF2_12282,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELG_12273,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYMUXG2_12283
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_5_12272,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_2_CYSELG_12273
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO_12221
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO_12221,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO_12221,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELF_12227,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXF2_12222
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_11_12228,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELF_12227
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXFAST_12192,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_FASTCARRY_12224
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELG_12215,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELF_12227,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYAND_12225
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXG2_12223,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_FASTCARRY_12224,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYAND_12225,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXFAST_12226
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_LOGIC_ZERO_12221,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXF2_12222,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELG_12215,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXG2_12223
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_10_12214,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYSELG_12215
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ONE_12126
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ZERO_12141
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ZERO_12141,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYINIT_12140,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELF_12131,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_11
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_BXINV_12129,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYINIT_12140
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_11,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELF_12131
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_BXINV_12129
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_LOGIC_ONE_12126,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_11,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELG_12119,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYMUXG_12128
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_6_12118,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYSELG_12119
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ONE_12187
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ZERO_12203
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ZERO_12203,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ZERO_12203,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELF_12193,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXF2_12188
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_8,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELF_12193
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXFAST_12161,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_FASTCARRY_12190
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELG_12179,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELF_12193,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYAND_12191
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXG2_12189,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_FASTCARRY_12190,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYAND_12191,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXFAST_12192
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_LOGIC_ONE_12187,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXF2_12188,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELG_12179,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYMUXG2_12189
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_9_12178,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_11_CYSELG_12179
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO_12251
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO_12251,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO_12251,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELF_12257,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXF2_12252
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_11_12258,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELF_12257
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_11_CYMUXFAST_12226,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_FASTCARRY_12254
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELG_12245,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELF_12257,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYAND_12255
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXG2_12253,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_FASTCARRY_12254,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYAND_12255,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXFAST_12256
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_LOGIC_ZERO_12251,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXF2_12252,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELG_12245,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYMUXG2_12253
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_10_12244,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_10_CYSELG_12245
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ONE_12156
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ZERO_12172
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ZERO_12172,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ZERO_12172,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELF_12162,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXF2_12157
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_9,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELF_12162
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_11_CYMUXG_12128,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_FASTCARRY_12159
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELG_12147,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELF_12162,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYAND_12160
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXG2_12158,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_FASTCARRY_12159,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYAND_12160,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXFAST_12161
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_LOGIC_ONE_12156,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXF2_12157,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELG_12147,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYMUXG2_12158
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_5_1_rt_12146,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_11_CYSELG_12147
    );
  Inst_Pantalla_RGB_cmp_le0016_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0016_CY0F_12110,
      IB => Inst_Pantalla_RGB_cmp_le0016_CYINIT_12111,
      SEL => Inst_Pantalla_RGB_cmp_le0016_CYSELF_12101,
      O => Inst_Pantalla_RGB_cmp_le0016
    );
  Inst_Pantalla_RGB_cmp_le0016_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXFAST_12089,
      O => Inst_Pantalla_RGB_cmp_le0016_CYINIT_12111
    );
  Inst_Pantalla_RGB_cmp_le0016_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0016_CY0F_12110
    );
  Inst_Pantalla_RGB_cmp_le0016_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(14),
      O => Inst_Pantalla_RGB_cmp_le0016_CYSELF_12101
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO_12084
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO_12084,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO_12084,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELF_12090,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXF2_12085
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_1_12091,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELF_12090
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXFAST_12059,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_FASTCARRY_12087
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELG_12076,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELF_12090,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYAND_12088
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXG2_12086,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_FASTCARRY_12087,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYAND_12088,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXFAST_12089
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_LOGIC_ZERO_12084,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXF2_12085,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELG_12076,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYMUXG2_12086
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(13),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_13_CYSELG_12076
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO_12054
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO_12054,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO_12054,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELF_12060,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXF2_12055
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_9_12061,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELF_12060
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXFAST_12029,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_FASTCARRY_12057
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELG_12048,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELF_12060,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYAND_12058
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXG2_12056,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_FASTCARRY_12057,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYAND_12058,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXFAST_12059
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_LOGIC_ZERO_12054,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXF2_12055,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELG_12048,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYMUXG2_12056
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_4_12047,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_1_CYSELG_12048
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ONE_11898
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ZERO_11913
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ZERO_11913,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYINIT_11912,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELF_11903,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_10
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_BXINV_11901,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYINIT_11912
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_10,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELF_11903
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_BXINV_11901
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_LOGIC_ONE_11898,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_10,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELG_11889,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYMUXG_11900
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYSELG_11889
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(12)
    );
  Inst_Pantalla_RGB_cmp_le0013_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0013_CY0F_11700,
      IB => Inst_Pantalla_RGB_cmp_le0013_CYINIT_11701,
      SEL => Inst_Pantalla_RGB_cmp_le0013_CYSELF_11691,
      O => Inst_Pantalla_RGB_cmp_le0013
    );
  Inst_Pantalla_RGB_cmp_le0013_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_CYMUXFAST_11679,
      O => Inst_Pantalla_RGB_cmp_le0013_CYINIT_11701
    );
  Inst_Pantalla_RGB_cmp_le0013_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0013_CY0F_11700
    );
  Inst_Pantalla_RGB_cmp_le0013_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(12),
      O => Inst_Pantalla_RGB_cmp_le0013_CYSELF_11691
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ZERO_11776
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ONE_11792
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ONE_11792,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ONE_11792,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELF_11782,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXF2_11777
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_F,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELF_11782
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXFAST_11750,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_FASTCARRY_11779
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELG_11770,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELF_11782,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYAND_11780
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXG2_11778,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_FASTCARRY_11779,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYAND_11780,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXFAST_11781
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_LOGIC_ZERO_11776,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXF2_11777,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELG_11770,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXG2_11778
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_8_11769,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYSELG_11770
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ONE_11928
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ZERO_11944
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ZERO_11944,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ZERO_11944,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELF_11934,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXF2_11929
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_8,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELF_11934
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_CYMUXG_11900,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_FASTCARRY_11931
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELG_11919,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELF_11934,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYAND_11932
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXG2_11930,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_FASTCARRY_11931,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYAND_11932,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXFAST_11933
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_LOGIC_ONE_11928,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXF2_11929,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELG_11919,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXG2_11930
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYSELG_11919
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_8_11769
    );
  Inst_Pantalla_vPos_6_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_F
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_9
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ZERO_11745
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ONE_11761
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ONE_11761,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ONE_11761,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELF_11751,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXF2_11746
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_F,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELF_11751
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYMUXG_11721,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_FASTCARRY_11748
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELG_11736,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELF_11751,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYAND_11749
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXG2_11747,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_FASTCARRY_11748,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYAND_11749,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXFAST_11750
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_LOGIC_ZERO_11745,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXF2_11746,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELG_11736,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYMUXG2_11747
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_9,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_9_CYSELG_11736
    );
  Inst_Pantalla_vPos_8_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_F
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_8 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_8_11875
    );
  Inst_Pantalla_RGB_cmp_le0015_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0015_LOGIC_ZERO_11883
    );
  Inst_Pantalla_RGB_cmp_le0015_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0015_LOGIC_ZERO_11883,
      IB => Inst_Pantalla_RGB_cmp_le0015_LOGIC_ZERO_11883,
      SEL => Inst_Pantalla_RGB_cmp_le0015_CYSELF_11874,
      O => Inst_Pantalla_RGB_cmp_le0015_CYMUXF2_11869
    );
  Inst_Pantalla_RGB_cmp_le0015_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_8_11875,
      O => Inst_Pantalla_RGB_cmp_le0015_CYSELF_11874
    );
  Inst_Pantalla_RGB_cmp_le0015_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0015_CYMUXFAST_11873,
      O => Inst_Pantalla_RGB_cmp_le0015
    );
  Inst_Pantalla_RGB_cmp_le0015_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXFAST_11845,
      O => Inst_Pantalla_RGB_cmp_le0015_FASTCARRY_11871
    );
  Inst_Pantalla_RGB_cmp_le0015_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0015_CYSELG_11859,
      I1 => Inst_Pantalla_RGB_cmp_le0015_CYSELF_11874,
      O => Inst_Pantalla_RGB_cmp_le0015_CYAND_11872
    );
  Inst_Pantalla_RGB_cmp_le0015_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0015_CYMUXG2_11870,
      IB => Inst_Pantalla_RGB_cmp_le0015_FASTCARRY_11871,
      SEL => Inst_Pantalla_RGB_cmp_le0015_CYAND_11872,
      O => Inst_Pantalla_RGB_cmp_le0015_CYMUXFAST_11873
    );
  Inst_Pantalla_RGB_cmp_le0015_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0015_CY0G_11868,
      IB => Inst_Pantalla_RGB_cmp_le0015_CYMUXF2_11869,
      SEL => Inst_Pantalla_RGB_cmp_le0015_CYSELG_11859,
      O => Inst_Pantalla_RGB_cmp_le0015_CYMUXG2_11870
    );
  Inst_Pantalla_RGB_cmp_le0015_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0015_CY0G_11868
    );
  Inst_Pantalla_RGB_cmp_le0015_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_3,
      O => Inst_Pantalla_RGB_cmp_le0015_CYSELG_11859
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_3
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_9_11847
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO_11840
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO_11840,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO_11840,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELF_11846,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXF2_11841
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_9_11847,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELF_11846
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXFAST_11815,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_FASTCARRY_11843
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELG_11834,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELF_11846,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYAND_11844
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXG2_11842,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_FASTCARRY_11843,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYAND_11844,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXFAST_11845
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_LOGIC_ZERO_11840,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXF2_11841,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELG_11834,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYMUXG2_11842
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_8_11833,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_8_CYSELG_11834
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => Inst_Pantalla_vPos(2),
      ADR3 => Inst_Pantalla_vPos(3),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_9_11723
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_5 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_5_11710
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_LOGIC_ZERO_11719
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_LOGIC_ZERO_11719,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYINIT_11730,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELF_11724,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_9
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_BXINV_11722,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYINIT_11730
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_9_11723,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELF_11724
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_BXINV_11722
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_LOGIC_ZERO_11719,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_9,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELG_11711,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYMUXG_11721
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_5_11710,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_9_CYSELG_11711
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO_11810
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO_11810,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO_11810,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELF_11816,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXF2_11811
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_9_11817,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELF_11816
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_9_CYMUXFAST_11781,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_FASTCARRY_11813
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELG_11804,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELF_11816,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYAND_11814
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXG2_11812,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_FASTCARRY_11813,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYAND_11814,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXFAST_11815
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_LOGIC_ZERO_11810,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXF2_11811,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELG_11804,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYMUXG2_11812
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_9_11803,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_9_CYSELG_11804
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_9_11803
    );
  Inst_Pantalla_vPos_1_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_10_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ONE_11990
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ZERO_12006
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ZERO_12006,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ZERO_12006,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELF_11996,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXF2_11991
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_10,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELF_11996
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXFAST_11965,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_FASTCARRY_11993
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELG_11981,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELF_11996,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYAND_11994
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXG2_11992,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_FASTCARRY_11993,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYAND_11994,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXFAST_11995
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_LOGIC_ONE_11990,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXF2_11991,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELG_11981,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXG2_11992
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYSELG_11981
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO_12024
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO_12024,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO_12024,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELF_12030,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXF2_12025
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_10_12031,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELF_12030
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_CYMUXFAST_11995,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_FASTCARRY_12027
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELG_12018,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELF_12030,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYAND_12028
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXG2_12026,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_FASTCARRY_12027,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYAND_12028,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXFAST_12029
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_LOGIC_ZERO_12024,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXF2_12025,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELG_12018,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYMUXG2_12026
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_9_12017,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_9_CYSELG_12018
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ONE_11960
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ZERO_11975
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ZERO_11975,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ZERO_11975,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELF_11966,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXF2_11961
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_7_11967,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELF_11966
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_CYMUXFAST_11933,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_FASTCARRY_11963
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELG_11951,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELF_11966,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYAND_11964
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXG2_11962,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_FASTCARRY_11963,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYAND_11964,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXFAST_11965
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_LOGIC_ONE_11960,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXF2_11961,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELG_11951,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYMUXG2_11962
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_CYSELG_11951
    );
  Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO_13520
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO_13520,
      IB => Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO_13520,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_CYSELF_13526,
      O => Inst_Pantalla_hPos_cmp_eq0000_CYMUXF2_13521
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(6),
      O => Inst_Pantalla_hPos_cmp_eq0000_CYSELF_13526
    );
  Inst_Pantalla_hPos_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_CYMUXFAST_13525,
      O => Inst_Pantalla_hPos_cmp_eq0000
    );
  Inst_Pantalla_hPos_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXFAST_13495,
      O => Inst_Pantalla_hPos_cmp_eq0000_FASTCARRY_13523
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_hPos_cmp_eq0000_CYSELG_13514,
      I1 => Inst_Pantalla_hPos_cmp_eq0000_CYSELF_13526,
      O => Inst_Pantalla_hPos_cmp_eq0000_CYAND_13524
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_CYMUXG2_13522,
      IB => Inst_Pantalla_hPos_cmp_eq0000_FASTCARRY_13523,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_CYAND_13524,
      O => Inst_Pantalla_hPos_cmp_eq0000_CYMUXFAST_13525
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_LOGIC_ZERO_13520,
      IB => Inst_Pantalla_hPos_cmp_eq0000_CYMUXF2_13521,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_CYSELG_13514,
      O => Inst_Pantalla_hPos_cmp_eq0000_CYMUXG2_13522
    );
  Inst_Pantalla_hPos_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(7),
      O => Inst_Pantalla_hPos_cmp_eq0000_CYSELG_13514
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO_13326
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO_13326,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO_13326,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELF_13332,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXF2_13327
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_11_13333,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELF_13332
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXFAST_13297,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_FASTCARRY_13329
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELG_13320,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELF_13332,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYAND_13330
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXG2_13328,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_FASTCARRY_13329,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYAND_13330,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXFAST_13331
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_LOGIC_ZERO_13326,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXF2_13327,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELG_13320,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXG2_13328
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_12_13319,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYSELG_13320
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO_13356
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO_13356,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO_13356,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELF_13362,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXF2_13357
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_14_13363,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELF_13362
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_14_CYMUXFAST_13331,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_FASTCARRY_13359
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELG_13350,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELF_13362,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYAND_13360
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXG2_13358,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_FASTCARRY_13359,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYAND_13360,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXFAST_13361
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_LOGIC_ZERO_13356,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXF2_13357,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELG_13350,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXG2_13358
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_13_13349,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYSELG_13350
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_13431
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_13431,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYINIT_13442,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELF_13436,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy(0)
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_BXINV_13434,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYINIT_13442
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(0),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELF_13436
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_BXINV_13434
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_13431,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy(0),
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELG_13425,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYMUXG_13433
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(1),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYSELG_13425
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ONE_13263
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ZERO_13277
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ZERO_13277,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYINIT_13276,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELF_13268,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_14
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_BXINV_13266,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYINIT_13276
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_14_13267,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELF_13268
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_BXINV_13266
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_LOGIC_ONE_13263,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_14,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELG_13254,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYMUXG_13265
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYSELG_13254
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ONE_13292
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ZERO_13308
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ZERO_13308,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ZERO_13308,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELF_13298,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXF2_13293
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_12,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELF_13298
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_CYMUXG_13265,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_FASTCARRY_13295
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELG_13284,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELF_13298,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYAND_13296
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXG2_13294,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_FASTCARRY_13295,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYAND_13296,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXFAST_13297
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_LOGIC_ONE_13292,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXF2_13293,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELG_13284,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYMUXG2_13294
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_11_13283,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_14_CYSELG_13284
    );
  Inst_Pantalla_RGB_cmp_le0026_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0026_CY0F_13412,
      IB => Inst_Pantalla_RGB_cmp_le0026_CYINIT_13413,
      SEL => Inst_Pantalla_RGB_cmp_le0026_CYSELF_13403,
      O => Inst_Pantalla_RGB_cmp_le0026
    );
  Inst_Pantalla_RGB_cmp_le0026_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXFAST_13391,
      O => Inst_Pantalla_RGB_cmp_le0026_CYINIT_13413
    );
  Inst_Pantalla_RGB_cmp_le0026_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0026_CY0F_13412
    );
  Inst_Pantalla_RGB_cmp_le0026_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_13,
      O => Inst_Pantalla_RGB_cmp_le0026_CYSELF_13403
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO_13386
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO_13386,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO_13386,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELF_13392,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXF2_13387
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_14_13393,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELF_13392
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_14_CYMUXFAST_13361,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_FASTCARRY_13389
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELG_13378,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELF_13392,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYAND_13390
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXG2_13388,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_FASTCARRY_13389,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYAND_13390,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXFAST_13391
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_LOGIC_ZERO_13386,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXF2_13387,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELG_13378,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYMUXG2_13388
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_13_13377,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_13_CYSELG_13378
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_13460
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_13460,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_13460,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELF_13466,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXF2_13461
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(2),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELF_13466
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_1_CYMUXG_13433,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_FASTCARRY_13463
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELG_13454,
      I1 => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELF_13466,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYAND_13464
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXG2_13462,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_FASTCARRY_13463,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYAND_13464,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXFAST_13465
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_13460,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXF2_13461,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELG_13454,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXG2_13462
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(3),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYSELG_13454
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_13490
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_13490,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_13490,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELF_13496,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXF2_13491
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(4),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELF_13496
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_3_CYMUXFAST_13465,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_FASTCARRY_13493
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELG_13484,
      I1 => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELF_13496,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYAND_13494
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXG2_13492,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_FASTCARRY_13493,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYAND_13494,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXFAST_13495
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_13490,
      IB => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXF2_13491,
      SEL => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELG_13484,
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYMUXG2_13492
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(5),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_cy_5_CYSELG_13484
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO_12994
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO_12994,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO_12994,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELF_13000,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXF2_12995
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_19_13001,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELF_13000
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXFAST_12965,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_FASTCARRY_12997
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELG_12988,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELF_13000,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYAND_12998
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXG2_12996,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_FASTCARRY_12997,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYAND_12998,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXFAST_12999
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_LOGIC_ZERO_12994,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXF2_12995,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELG_12988,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXG2_12996
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_18_12987,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYSELG_12988
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ONE_12960
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ZERO_12976
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ZERO_12976,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ZERO_12976,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELF_12966,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXF2_12961
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_15,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELF_12966
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXFAST_12934,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_FASTCARRY_12963
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELG_12951,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELF_12966,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYAND_12964
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXG2_12962,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_FASTCARRY_12963,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYAND_12964,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXFAST_12965
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_LOGIC_ONE_12960,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXF2_12961,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELG_12951,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYMUXG2_12962
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_CYSELG_12951
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO_13190
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO_13190,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO_13190,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELF_13196,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXF2_13191
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_12_13197,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELF_13196
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXFAST_13165,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_FASTCARRY_13193
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELG_13184,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELF_13196,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYAND_13194
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXG2_13192,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_FASTCARRY_13193,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYAND_13194,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXFAST_13195
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_LOGIC_ZERO_13190,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXF2_13191,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELG_13184,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXG2_13192
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_11_13183,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYSELG_13184
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ONE_13096
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ZERO_13111
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ZERO_13111,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYINIT_13110,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELF_13101,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_12
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_BXINV_13099,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYINIT_13110
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_12,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELF_13101
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_BXINV_13099
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_LOGIC_ONE_13096,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_12,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELG_13088,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYMUXG_13098
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_7_13087,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYSELG_13088
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ONE_13127
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ZERO_13142
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ZERO_13142,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ZERO_13142,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELF_13133,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXF2_13128
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_10_13134,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELF_13133
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_12_CYMUXG_13098,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_FASTCARRY_13130
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELG_13119,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELF_13133,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYAND_13131
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXG2_13129,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_FASTCARRY_13130,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYAND_13131,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXFAST_13132
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_LOGIC_ONE_13127,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXF2_13128,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELG_13119,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXG2_13129
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_10_13118,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYSELG_13119
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO_13054
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO_13054,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO_13054,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELF_13060,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXF2_13055
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_18_13061,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELF_13060
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXFAST_13029,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_FASTCARRY_13057
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELG_13046,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELF_13060,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYAND_13058
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXG2_13056,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_FASTCARRY_13057,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYAND_13058,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXFAST_13059
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_LOGIC_ZERO_13054,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXF2_13055,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELG_13046,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXG2_13056
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_9_13045,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYSELG_13046
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO_13024
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO_13024,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO_13024,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELF_13030,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXF2_13025
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_19_13031,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELF_13030
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_19_CYMUXFAST_12999,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_FASTCARRY_13027
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELG_13018,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELF_13030,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYAND_13028
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXG2_13026,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_FASTCARRY_13027,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYAND_13028,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXFAST_13029
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_LOGIC_ZERO_13024,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXF2_13025,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELG_13018,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYMUXG2_13026
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_18_13017,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_18_CYSELG_13018
    );
  Inst_Pantalla_RGB_cmp_le0038_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0038_CY0F_13080,
      IB => Inst_Pantalla_RGB_cmp_le0038_CYINIT_13081,
      SEL => Inst_Pantalla_RGB_cmp_le0038_CYSELF_13071,
      O => Inst_Pantalla_RGB_cmp_le0038
    );
  Inst_Pantalla_RGB_cmp_le0038_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_11_5_CYMUXFAST_13059,
      O => Inst_Pantalla_RGB_cmp_le0038_CYINIT_13081
    );
  Inst_Pantalla_RGB_cmp_le0038_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0038_CY0F_13080
    );
  Inst_Pantalla_RGB_cmp_le0038_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_5,
      O => Inst_Pantalla_RGB_cmp_le0038_CYSELF_13071
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO_13160
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO_13160,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO_13160,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELF_13166,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXF2_13161
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_9_13167,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELF_13166
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_12_CYMUXFAST_13132,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_FASTCARRY_13163
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELG_13154,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELF_13166,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYAND_13164
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXG2_13162,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_FASTCARRY_13163,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYAND_13164,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXFAST_13165
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_LOGIC_ZERO_13160,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXF2_13161,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELG_13154,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYMUXG2_13162
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_10_13153,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_12_CYSELG_13154
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ONE_12929
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ZERO_12945
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ZERO_12945,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ZERO_12945,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELF_12935,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXF2_12930
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_16,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELF_12935
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_19_CYMUXG_12901,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_FASTCARRY_12932
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELG_12920,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELF_12935,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYAND_12933
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXG2_12931,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_FASTCARRY_12932,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYAND_12933,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXFAST_12934
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_LOGIC_ONE_12929,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXF2_12930,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELG_12920,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYMUXG2_12931
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_CYSELG_12920
    );
  Inst_Pantalla_RGB_cmp_le0020_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0020_CY0F_13246,
      IB => Inst_Pantalla_RGB_cmp_le0020_CYINIT_13247,
      SEL => Inst_Pantalla_RGB_cmp_le0020_CYSELF_13237,
      O => Inst_Pantalla_RGB_cmp_le0020
    );
  Inst_Pantalla_RGB_cmp_le0020_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXFAST_13225,
      O => Inst_Pantalla_RGB_cmp_le0020_CYINIT_13247
    );
  Inst_Pantalla_RGB_cmp_le0020_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0020_CY0F_13246
    );
  Inst_Pantalla_RGB_cmp_le0020_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_11,
      O => Inst_Pantalla_RGB_cmp_le0020_CYSELF_13237
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO_13220
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO_13220,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO_13220,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELF_13226,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXF2_13221
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_12_13227,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELF_13226
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_12_CYMUXFAST_13195,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_FASTCARRY_13223
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELG_13212,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELF_13226,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYAND_13224
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXG2_13222,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_FASTCARRY_13223,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYAND_13224,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXFAST_13225
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_LOGIC_ZERO_13220,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXF2_13221,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELG_13212,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYMUXG2_13222
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_11_13211,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_11_CYSELG_13212
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE_14019
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE_14019,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE_14019,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELF_14025,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXF2_14020
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(2),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELF_14025
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYMUXG_13991,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_FASTCARRY_14022
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELG_14013,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELF_14025,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYAND_14023
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXG2_14021,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_FASTCARRY_14022,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYAND_14023,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXFAST_14024
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_LOGIC_ONE_14019,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXF2_14020,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELG_14013,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXG2_14021
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(3),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYSELG_14013
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ONE_13909
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ZERO_13925
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ZERO_13925,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ZERO_13925,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELF_13915,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXF2_13910
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_7_rt_13916,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELF_13915
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYMUXG_13881,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_FASTCARRY_13912
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELG_13900,
      I1 => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELF_13915,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYAND_13913
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXG2_13911,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_FASTCARRY_13912,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYAND_13913,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXFAST_13914
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_LOGIC_ONE_13909,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXF2_13910,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELG_13900,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXG2_13911
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_3_Q,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYSELG_13900
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ONE_13989
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ZERO_14001
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ZERO_14001,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYINIT_14000,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELF_13994,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy(0)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_BXINV_13992,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYINIT_14000
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(0),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELF_13994
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_BXINV_13992
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_LOGIC_ONE_13989,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy(0),
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELG_13983,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYMUXG_13991
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(1),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_CYSELG_13983
    );
  Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ZERO_14079
    );
  Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ONE_14092
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ONE_14092,
      IB => Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ONE_14092,
      SEL => Inst_Pantalla_RGB_cmp_ge0000_CYSELF_14085,
      O => Inst_Pantalla_RGB_cmp_ge0000_CYMUXF2_14080
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(6),
      O => Inst_Pantalla_RGB_cmp_ge0000_CYSELF_14085
    );
  Inst_Pantalla_RGB_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0000_CYMUXFAST_14084,
      O => Inst_Pantalla_RGB_cmp_ge0000
    );
  Inst_Pantalla_RGB_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXFAST_14054,
      O => Inst_Pantalla_RGB_cmp_ge0000_FASTCARRY_14082
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0000_CYSELG_14070,
      I1 => Inst_Pantalla_RGB_cmp_ge0000_CYSELF_14085,
      O => Inst_Pantalla_RGB_cmp_ge0000_CYAND_14083
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0000_CYMUXG2_14081,
      IB => Inst_Pantalla_RGB_cmp_ge0000_FASTCARRY_14082,
      SEL => Inst_Pantalla_RGB_cmp_ge0000_CYAND_14083,
      O => Inst_Pantalla_RGB_cmp_ge0000_CYMUXFAST_14084
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0000_LOGIC_ZERO_14079,
      IB => Inst_Pantalla_RGB_cmp_ge0000_CYMUXF2_14080,
      SEL => Inst_Pantalla_RGB_cmp_ge0000_CYSELG_14070,
      O => Inst_Pantalla_RGB_cmp_ge0000_CYMUXG2_14081
    );
  Inst_Pantalla_RGB_cmp_ge0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(7),
      O => Inst_Pantalla_RGB_cmp_ge0000_CYSELG_14070
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_LOGIC_ZERO_13971
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_LOGIC_ZERO_13971,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYINIT_13970,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYSELF_13962,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXFAST_13946,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYINIT_13970
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_6_Q_13961,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_CYSELF_13962
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ONE_13941
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ZERO_13956
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ZERO_13956,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ZERO_13956,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELF_13947,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXF2_13942
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_4_Q_13948,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELF_13947
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_3_CYMUXFAST_13914,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_FASTCARRY_13944
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELG_13935,
      I1 => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELF_13947,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYAND_13945
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXG2_13943,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_FASTCARRY_13944,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYAND_13945,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXFAST_13946
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_LOGIC_ONE_13941,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXF2_13942,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELG_13935,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYMUXG2_13943
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_5_Q_13934,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_5_CYSELG_13935
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE_14049
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE_14049,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE_14049,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELF_14055,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXF2_14050
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(4),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELF_14055
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_CYMUXFAST_14024,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_FASTCARRY_14052
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELG_14043,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELF_14055,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYAND_14053
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXG2_14051,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_FASTCARRY_14052,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYAND_14053,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXFAST_14054
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_LOGIC_ONE_14049,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXF2_14050,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELG_14043,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYMUXG2_14051
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(5),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_CYSELG_14043
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ONE_14107
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ZERO_14122
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ZERO_14122,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYINIT_14121,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELF_14112,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_BXINV_14110,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYINIT_14121
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_1_rt_14111,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELF_14112
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_BXINV_14110
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_LOGIC_ONE_14107,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_1,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELG_14098,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYMUXG_14109
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_1,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYSELG_14098
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ONE_13879
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ZERO_13894
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ZERO_13894,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYINIT_13893,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELF_13884,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_0_Q
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_BXINV_13882,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYINIT_13893
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_5_rt_13883,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELF_13884
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_BXINV_13882
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_LOGIC_ONE_13879,
      IB => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_0_Q,
      SEL => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELG_13870,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYMUXG_13881
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_1_Q,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_1_CYSELG_13870
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ONE_13550
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ZERO_13562
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ZERO_13562,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYINIT_13561,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELF_13555,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_15
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_BXINV_13553,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYINIT_13561
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_15_13554,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELF_13555
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_BXINV_13553
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_LOGIC_ONE_13550,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_15,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELG_13541,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYMUXG_13552
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYSELG_13541
    );
  Inst_Pantalla_RGB_cmp_le0025_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0025_CY0F_13697,
      IB => Inst_Pantalla_RGB_cmp_le0025_CYINIT_13698,
      SEL => Inst_Pantalla_RGB_cmp_le0025_CYSELF_13688,
      O => Inst_Pantalla_RGB_cmp_le0025
    );
  Inst_Pantalla_RGB_cmp_le0025_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXFAST_13676,
      O => Inst_Pantalla_RGB_cmp_le0025_CYINIT_13698
    );
  Inst_Pantalla_RGB_cmp_le0025_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0025_CY0F_13697
    );
  Inst_Pantalla_RGB_cmp_le0025_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_14,
      O => Inst_Pantalla_RGB_cmp_le0025_CYSELF_13688
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO_13777
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO_13777,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO_13777,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELF_13783,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXF2_13778
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_14_13784,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELF_13783
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXFAST_13750,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_FASTCARRY_13780
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELG_13771,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELF_13783,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYAND_13781
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXG2_13779,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_FASTCARRY_13780,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYAND_13781,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXFAST_13782
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_LOGIC_ZERO_13777,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXF2_13778,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELG_13771,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXG2_13779
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_15_13770,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYSELG_13771
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO_13611
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO_13611,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO_13611,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELF_13617,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXF2_13612
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_12_13618,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELF_13617
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXFAST_13582,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_FASTCARRY_13614
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELG_13605,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELF_13617,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYAND_13615
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXG2_13613,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_FASTCARRY_13614,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYAND_13615,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXFAST_13616
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_LOGIC_ZERO_13611,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXF2_13612,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELG_13605,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXG2_13613
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_13_13604,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYSELG_13605
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO_13641
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO_13641,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO_13641,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELF_13647,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXF2_13642
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_15_13648,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELF_13647
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_15_CYMUXFAST_13616,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_FASTCARRY_13644
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELG_13635,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELF_13647,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYAND_13645
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXG2_13643,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_FASTCARRY_13644,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYAND_13645,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXFAST_13646
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_LOGIC_ZERO_13641,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXF2_13642,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELG_13635,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXG2_13643
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_14_13634,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYSELG_13635
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO_13671
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO_13671,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO_13671,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELF_13677,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXF2_13672
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_15_13678,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELF_13677
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_15_CYMUXFAST_13646,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_FASTCARRY_13674
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELG_13663,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELF_13677,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYAND_13675
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXG2_13673,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_FASTCARRY_13674,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYAND_13675,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXFAST_13676
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_LOGIC_ZERO_13671,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXF2_13672,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELG_13663,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYMUXG2_13673
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_14_13662,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_14_CYSELG_13663
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ONE_13577
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ZERO_13593
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ZERO_13593,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ZERO_13593,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELF_13583,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXF2_13578
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_13,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELF_13583
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_CYMUXG_13552,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_FASTCARRY_13580
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELG_13569,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELF_13583,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYAND_13581
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXG2_13579,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_FASTCARRY_13580,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYAND_13581,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXFAST_13582
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_LOGIC_ONE_13577,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXF2_13578,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELG_13569,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYMUXG2_13579
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_12_13568,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_15_CYSELG_13569
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ONE_13715
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ZERO_13728
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ZERO_13728,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYINIT_13727,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELF_13720,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_18
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_BXINV_13718,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYINIT_13727
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_18_13719,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELF_13720
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_BXINV_13718
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_LOGIC_ONE_13715,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_18,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELG_13707,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYMUXG_13717
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_9_13706,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYSELG_13707
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ONE_13745
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ZERO_13759
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ZERO_13759,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ZERO_13759,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELF_13751,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXF2_13746
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_15_13752,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELF_13751
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_18_CYMUXG_13717,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_FASTCARRY_13748
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELG_13736,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELF_13751,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYAND_13749
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXG2_13747,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_FASTCARRY_13748,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYAND_13749,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXFAST_13750
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_LOGIC_ONE_13745,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXF2_13746,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELG_13736,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYMUXG2_13747
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_CYSELG_13736
    );
  Inst_Pantalla_RGB_cmp_le0037_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0037_CY0F_13863,
      IB => Inst_Pantalla_RGB_cmp_le0037_CYINIT_13864,
      SEL => Inst_Pantalla_RGB_cmp_le0037_CYSELF_13854,
      O => Inst_Pantalla_RGB_cmp_le0037
    );
  Inst_Pantalla_RGB_cmp_le0037_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXFAST_13842,
      O => Inst_Pantalla_RGB_cmp_le0037_CYINIT_13864
    );
  Inst_Pantalla_RGB_cmp_le0037_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_RGB_cmp_le0037_CY0F_13863
    );
  Inst_Pantalla_RGB_cmp_le0037_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_17,
      O => Inst_Pantalla_RGB_cmp_le0037_CYSELF_13854
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO_13837
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO_13837,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO_13837,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELF_13843,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXF2_13838
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_18_13844,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELF_13843
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXFAST_13812,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_FASTCARRY_13840
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELG_13829,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELF_13843,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYAND_13841
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXG2_13839,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_FASTCARRY_13840,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYAND_13841,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXFAST_13842
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_LOGIC_ZERO_13837,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXF2_13838,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELG_13829,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYMUXG2_13839
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_17_13828,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_17_CYSELG_13829
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO_13807
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO_13807,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO_13807,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELF_13813,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXF2_13808
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_18_13814,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELF_13813
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_18_CYMUXFAST_13782,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_FASTCARRY_13810
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELG_13801,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELF_13813,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYAND_13811
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXG2_13809,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_FASTCARRY_13810,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYAND_13811,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXFAST_13812
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_LOGIC_ZERO_13807,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXF2_13808,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELG_13801,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYMUXG2_13809
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_17_13800,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_18_CYSELG_13801
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE_14384
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE_14384,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE_14384,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELF_14390,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXF2_14385
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(4),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELF_14390
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXFAST_14355,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_FASTCARRY_14387
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELG_14378,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELF_14390,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYAND_14388
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXG2_14386,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_FASTCARRY_14387,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYAND_14388,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXFAST_14389
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_LOGIC_ONE_14384,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXF2_14385,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELG_14378,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXG2_14386
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(5),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYSELG_14378
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE_14263
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE_14263,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE_14263,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELF_14269,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXF2_14264
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(10),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELF_14269
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXFAST_14238,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_FASTCARRY_14266
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELG_14257,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELF_14269,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYAND_14267
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXG2_14265,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_FASTCARRY_14266,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYAND_14267,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXFAST_14268
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_LOGIC_ONE_14263,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXF2_14264,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELG_14257,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXG2_14265
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYSELG_14257
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_LOGIC_ZERO_14324
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_LOGIC_ZERO_14324,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYINIT_14335,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELF_14329,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy(0)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_BXINV_14327,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYINIT_14335
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(0),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELF_14329
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_BXINV_14327
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_LOGIC_ZERO_14324,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy(0),
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELG_14315,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYMUXG_14326
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_G,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYSELG_14315
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE_14233
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE_14233,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE_14233,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELF_14239,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXF2_14234
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(8),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELF_14239
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXFAST_14204,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_FASTCARRY_14236
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELG_14227,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELF_14239,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYAND_14237
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXG2_14235,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_FASTCARRY_14236,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYAND_14237,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXFAST_14238
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_LOGIC_ONE_14233,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXF2_14234,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELG_14227,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYMUXG2_14235
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(9),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_CYSELG_14227
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ONE_14168
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ZERO_14184
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ZERO_14184,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ZERO_14184,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELF_14174,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXF2_14169
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_5_rt_14175,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELF_14174
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXFAST_14142,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_FASTCARRY_14171
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELG_14159,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELF_14174,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYAND_14172
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXG2_14170,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_FASTCARRY_14171,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYAND_14172,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXFAST_14173
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_LOGIC_ONE_14168,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXF2_14169,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELG_14159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXG2_14170
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_1,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYSELG_14159
    );
  Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ZERO_14292
    );
  Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ONE_14306
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ONE_14306,
      IB => Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ONE_14306,
      SEL => Inst_Pantalla_RGB_cmp_ge0003_CYSELF_14298,
      O => Inst_Pantalla_RGB_cmp_ge0003_CYMUXF2_14293
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(12),
      O => Inst_Pantalla_RGB_cmp_ge0003_CYSELF_14298
    );
  Inst_Pantalla_RGB_cmp_ge0003_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0003_CYMUXFAST_14297,
      O => Inst_Pantalla_RGB_cmp_ge0003
    );
  Inst_Pantalla_RGB_cmp_ge0003_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_CYMUXFAST_14268,
      O => Inst_Pantalla_RGB_cmp_ge0003_FASTCARRY_14295
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0003_CYSELG_14283,
      I1 => Inst_Pantalla_RGB_cmp_ge0003_CYSELF_14298,
      O => Inst_Pantalla_RGB_cmp_ge0003_CYAND_14296
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0003_CYMUXG2_14294,
      IB => Inst_Pantalla_RGB_cmp_ge0003_FASTCARRY_14295,
      SEL => Inst_Pantalla_RGB_cmp_ge0003_CYAND_14296,
      O => Inst_Pantalla_RGB_cmp_ge0003_CYMUXFAST_14297
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0003_LOGIC_ZERO_14292,
      IB => Inst_Pantalla_RGB_cmp_ge0003_CYMUXF2_14293,
      SEL => Inst_Pantalla_RGB_cmp_ge0003_CYSELG_14283,
      O => Inst_Pantalla_RGB_cmp_ge0003_CYMUXG2_14294
    );
  Inst_Pantalla_RGB_cmp_ge0003_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(13),
      O => Inst_Pantalla_RGB_cmp_ge0003_CYSELG_14283
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ONE_14199
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ZERO_14215
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ZERO_14215,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ZERO_14215,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELF_14205,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXF2_14200
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_rt_14206,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELF_14205
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_1_CYMUXFAST_14173,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_FASTCARRY_14202
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELG_14193,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELF_14205,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYAND_14203
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXG2_14201,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_FASTCARRY_14202,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYAND_14203,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXFAST_14204
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_LOGIC_ONE_14199,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXF2_14200,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELG_14193,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYMUXG2_14201
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_1_14192,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_CYSELG_14193
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ONE_14137
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ZERO_14153
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ZERO_14153,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ZERO_14153,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELF_14143,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXF2_14138
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_3_rt_14144,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELF_14143
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_1_CYMUXG_14109,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_FASTCARRY_14140
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELG_14128,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELF_14143,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYAND_14141
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXG2_14139,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_FASTCARRY_14140,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYAND_14141,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXFAST_14142
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_LOGIC_ONE_14137,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXF2_14138,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELG_14128,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYMUXG2_14139
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_1,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_1_CYSELG_14128
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ZERO_14350
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ONE_14366
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ONE_14366,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ONE_14366,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELF_14356,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXF2_14351
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(2),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELF_14356
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_CYMUXG_14326,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_FASTCARRY_14353
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELG_14341,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELF_14356,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYAND_14354
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXG2_14352,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_FASTCARRY_14353,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYAND_14354,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXFAST_14355
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_LOGIC_ZERO_14350,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXF2_14351,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELG_14341,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYMUXG2_14352
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_G,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_CYSELG_14341
    );
  Inst_Pantalla_RGB_cmp_ge0002_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0002_LOGIC_ZERO_14471
    );
  Inst_Pantalla_RGB_cmp_ge0002_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0002_LOGIC_ZERO_14471,
      IB => Inst_Pantalla_RGB_cmp_ge0002_CYINIT_14470,
      SEL => Inst_Pantalla_RGB_cmp_ge0002_CYSELF_14461,
      O => Inst_Pantalla_RGB_cmp_ge0002
    );
  Inst_Pantalla_RGB_cmp_ge0002_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXFAST_14449,
      O => Inst_Pantalla_RGB_cmp_ge0002_CYINIT_14470
    );
  Inst_Pantalla_RGB_cmp_ge0002_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(10),
      O => Inst_Pantalla_RGB_cmp_ge0002_CYSELF_14461
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO_14580
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO_14580,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO_14580,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELF_14586,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXF2_14581
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_1_14587,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELF_14586
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXFAST_14551,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_FASTCARRY_14583
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELG_14574,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELF_14586,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYAND_14584
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXG2_14582,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_FASTCARRY_14583,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYAND_14584,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXFAST_14585
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_LOGIC_ZERO_14580,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXF2_14581,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELG_14574,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXG2_14582
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_1_14573,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYSELG_14574
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ZERO_14546
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ONE_14562
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ONE_14562,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ONE_14562,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELF_14552,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXF2_14547
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_F,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELF_14552
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXFAST_14524,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_FASTCARRY_14549
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELG_14540,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELF_14552,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYAND_14550
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXG2_14548,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_FASTCARRY_14549,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYAND_14550,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXFAST_14551
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_LOGIC_ZERO_14546,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXF2_14547,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELG_14540,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYMUXG2_14548
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_1_14539,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_CYSELG_14540
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE_14414
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE_14414,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE_14414,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELF_14420,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXF2_14415
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(6),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELF_14420
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_CYMUXFAST_14389,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_FASTCARRY_14417
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELG_14408,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELF_14420,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYAND_14418
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXG2_14416,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_FASTCARRY_14417,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYAND_14418,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXFAST_14419
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_LOGIC_ONE_14414,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXF2_14415,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELG_14408,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXG2_14416
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(7),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYSELG_14408
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO_14519
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO_14519,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO_14519,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELF_14525,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXF2_14520
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_1_14526,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELF_14525
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYMUXG_14488,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_FASTCARRY_14522
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELG_14510,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELF_14525,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYAND_14523
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXG2_14521,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_FASTCARRY_14522,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYAND_14523,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXFAST_14524
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_LOGIC_ZERO_14519,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXF2_14520,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELG_14510,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYMUXG2_14521
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_1,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_1_CYSELG_14510
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ONE_14486
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ZERO_14501
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ZERO_14501,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYINIT_14500,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELF_14491,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_1
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_BXINV_14489,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYINIT_14500
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_1,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELF_14491
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_BXINV_14489
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_LOGIC_ONE_14486,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_1,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELG_14477,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYMUXG_14488
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_CYSELG_14477
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE_14444
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE_14444,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE_14444,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELF_14450,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXF2_14445
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(8),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELF_14450
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_CYMUXFAST_14419,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_FASTCARRY_14447
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELG_14436,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELF_14450,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYAND_14448
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXG2_14446,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_FASTCARRY_14447,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYAND_14448,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXFAST_14449
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_LOGIC_ONE_14444,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXF2_14445,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELG_14436,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYMUXG2_14446
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(9),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_CYSELG_14436
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO_14610
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO_14610,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO_14610,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELF_14616,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXF2_14611
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_1_14617,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELF_14616
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_1_CYMUXFAST_14585,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_FASTCARRY_14613
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELG_14604,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELF_14616,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYAND_14614
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXG2_14612,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_FASTCARRY_14613,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYAND_14614,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXFAST_14615
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_LOGIC_ZERO_14610,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXF2_14611,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELG_14604,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXG2_14612
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(9),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYSELG_14604
    );
  Inst_Pantalla_RGB_cmp_le0000_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0000_LOGIC_ZERO_14653
    );
  Inst_Pantalla_RGB_cmp_le0000_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0000_LOGIC_ZERO_14653,
      IB => Inst_Pantalla_RGB_cmp_le0000_LOGIC_ZERO_14653,
      SEL => Inst_Pantalla_RGB_cmp_le0000_CYSELF_14645,
      O => Inst_Pantalla_RGB_cmp_le0000_CYMUXF2_14640
    );
  Inst_Pantalla_RGB_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(10),
      O => Inst_Pantalla_RGB_cmp_le0000_CYSELF_14645
    );
  Inst_Pantalla_RGB_cmp_le0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0000_CYMUXFAST_14644,
      O => Inst_Pantalla_RGB_cmp_le0000
    );
  Inst_Pantalla_RGB_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_CYMUXFAST_14615,
      O => Inst_Pantalla_RGB_cmp_le0000_FASTCARRY_14642
    );
  Inst_Pantalla_RGB_cmp_le0000_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0000_CYSELG_14630,
      I1 => Inst_Pantalla_RGB_cmp_le0000_CYSELF_14645,
      O => Inst_Pantalla_RGB_cmp_le0000_CYAND_14643
    );
  Inst_Pantalla_RGB_cmp_le0000_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0000_CYMUXG2_14641,
      IB => Inst_Pantalla_RGB_cmp_le0000_FASTCARRY_14642,
      SEL => Inst_Pantalla_RGB_cmp_le0000_CYAND_14643,
      O => Inst_Pantalla_RGB_cmp_le0000_CYMUXFAST_14644
    );
  Inst_Pantalla_RGB_cmp_le0000_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0000_CY0G_14639,
      IB => Inst_Pantalla_RGB_cmp_le0000_CYMUXF2_14640,
      SEL => Inst_Pantalla_RGB_cmp_le0000_CYSELG_14630,
      O => Inst_Pantalla_RGB_cmp_le0000_CYMUXG2_14641
    );
  Inst_Pantalla_RGB_cmp_le0000_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0000_CY0G_14639
    );
  Inst_Pantalla_RGB_cmp_le0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(11),
      O => Inst_Pantalla_RGB_cmp_le0000_CYSELG_14630
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_4
    );
  Inst_Pantalla_hPos_1_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ONE_14668
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ZERO_14683
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ZERO_14683,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYINIT_14682,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELF_14673,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_4
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_BXINV_14671,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYINIT_14682
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_4,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELF_14673
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_BXINV_14671
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_LOGIC_ONE_14668,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_4,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELG_14659,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYMUXG_14670
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYSELG_14659
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_4
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_4_14689
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ONE_14698
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ZERO_14714
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ZERO_14714,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ZERO_14714,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELF_14704,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXF2_14699
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_4,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELF_14704
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_4_CYMUXG_14670,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_FASTCARRY_14701
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELG_14690,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELF_14704,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYAND_14702
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXG2_14700,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_FASTCARRY_14701,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYAND_14702,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXFAST_14703
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_LOGIC_ONE_14698,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXF2_14699,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELG_14690,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXG2_14700
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_4_14689,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYSELG_14690
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_2_14737
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_4_14721
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ONE_14730
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ZERO_14745
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ZERO_14745,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ZERO_14745,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELF_14736,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXF2_14731
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_2_14737,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELF_14736
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_4_CYMUXFAST_14703,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_FASTCARRY_14733
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELG_14722,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELF_14736,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYAND_14734
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXG2_14732,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_FASTCARRY_14733,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYAND_14734,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXFAST_14735
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_LOGIC_ONE_14730,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXF2_14731,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELG_14722,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXG2_14732
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_4_14721,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYSELG_14722
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO_15821
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO_15821,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO_15821,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELF_15827,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXF2_15822
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_2_15828,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELF_15827
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYMUXG_15792,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_FASTCARRY_15824
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELG_15812,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELF_15827,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYAND_15825
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXG2_15823,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_FASTCARRY_15824,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYAND_15825,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXFAST_15826
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_LOGIC_ZERO_15821,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXF2_15822,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELG_15812,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXG2_15823
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_2,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYSELG_15812
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO_15882
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO_15882,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO_15882,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELF_15888,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXF2_15883
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_2_15889,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELF_15888
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXFAST_15853,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_FASTCARRY_15885
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELG_15876,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELF_15888,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYAND_15886
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXG2_15884,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_FASTCARRY_15885,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYAND_15886,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXFAST_15887
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_LOGIC_ZERO_15882,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXF2_15883,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELG_15876,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXG2_15884
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_2_15875,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYSELG_15876
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ONE_15970
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ZERO_15985
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ZERO_15985,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYINIT_15984,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELF_15975,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_3
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_BXINV_15973,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYINIT_15984
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_3,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELF_15975
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_BXINV_15973
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_LOGIC_ONE_15970,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_3,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELG_15962,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYMUXG_15972
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(1),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYSELG_15962
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(1)
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ZERO_15758
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ONE_15773
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ONE_15773,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ONE_15773,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELF_15764,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXF2_15759
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_6_Q_15765,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELF_15764
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXFAST_15763,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXFAST_15732,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_FASTCARRY_15761
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELG_15749,
      I1 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELF_15764,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYAND_15762
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXG2_15760,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_FASTCARRY_15761,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYAND_15762,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXFAST_15763
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_LOGIC_ZERO_15758,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXF2_15759,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELG_15749,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYMUXG2_15760
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_G,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_CYSELG_15749
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO_15912
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO_15912,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO_15912,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELF_15918,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXF2_15913
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_2_15919,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELF_15918
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_2_CYMUXFAST_15887,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_FASTCARRY_15915
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELG_15906,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELF_15918,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYAND_15916
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXG2_15914,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_FASTCARRY_15915,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYAND_15916,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXFAST_15917
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_LOGIC_ZERO_15912,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXF2_15913,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELG_15906,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXG2_15914
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_1_15905,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYSELG_15906
    );
  Inst_Pantalla_RGB_cmp_le0002_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0002_LOGIC_ZERO_15955
    );
  Inst_Pantalla_RGB_cmp_le0002_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0002_LOGIC_ZERO_15955,
      IB => Inst_Pantalla_RGB_cmp_le0002_LOGIC_ZERO_15955,
      SEL => Inst_Pantalla_RGB_cmp_le0002_CYSELF_15945,
      O => Inst_Pantalla_RGB_cmp_le0002_CYMUXF2_15940
    );
  Inst_Pantalla_RGB_cmp_le0002_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_1,
      O => Inst_Pantalla_RGB_cmp_le0002_CYSELF_15945
    );
  Inst_Pantalla_RGB_cmp_le0002_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0002_CYMUXFAST_15944,
      O => Inst_Pantalla_RGB_cmp_le0002
    );
  Inst_Pantalla_RGB_cmp_le0002_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_1_CYMUXFAST_15917,
      O => Inst_Pantalla_RGB_cmp_le0002_FASTCARRY_15942
    );
  Inst_Pantalla_RGB_cmp_le0002_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0002_CYSELG_15930,
      I1 => Inst_Pantalla_RGB_cmp_le0002_CYSELF_15945,
      O => Inst_Pantalla_RGB_cmp_le0002_CYAND_15943
    );
  Inst_Pantalla_RGB_cmp_le0002_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0002_CYMUXG2_15941,
      IB => Inst_Pantalla_RGB_cmp_le0002_FASTCARRY_15942,
      SEL => Inst_Pantalla_RGB_cmp_le0002_CYAND_15943,
      O => Inst_Pantalla_RGB_cmp_le0002_CYMUXFAST_15944
    );
  Inst_Pantalla_RGB_cmp_le0002_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0002_CY0G_15939,
      IB => Inst_Pantalla_RGB_cmp_le0002_CYMUXF2_15940,
      SEL => Inst_Pantalla_RGB_cmp_le0002_CYSELG_15930,
      O => Inst_Pantalla_RGB_cmp_le0002_CYMUXG2_15941
    );
  Inst_Pantalla_RGB_cmp_le0002_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0002_CY0G_15939
    );
  Inst_Pantalla_RGB_cmp_le0002_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_1,
      O => Inst_Pantalla_RGB_cmp_le0002_CYSELG_15930
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_1
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ZERO_15848
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ONE_15864
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ONE_15864,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ONE_15864,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELF_15854,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXF2_15849
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_9_rt_15855,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELF_15854
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_2_CYMUXFAST_15826,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_FASTCARRY_15851
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELG_15842,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELF_15854,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYAND_15852
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXG2_15850,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_FASTCARRY_15851,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYAND_15852,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXFAST_15853
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_LOGIC_ZERO_15848,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXF2_15849,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELG_15842,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYMUXG2_15850
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_2_15841,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_2_CYSELG_15842
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_2_15841
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_3_16008
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_3 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_3_15993
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ONE_16001
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ZERO_16016
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ZERO_16016,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ZERO_16016,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELF_16007,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXF2_16002
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_3_16008,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELF_16007
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_3_CYMUXG_15972,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_FASTCARRY_16004
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELG_15994,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELF_16007,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYAND_16005
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXG2_16003,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_FASTCARRY_16004,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYAND_16005,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXFAST_16006
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_LOGIC_ONE_16001,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXF2_16002,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELG_15994,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXG2_16003
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_3_15993,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYSELG_15994
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_2
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_1_15905
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_2_15875
    );
  Inst_digital_clock_top_count_17_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_G
    );
  Inst_Pantalla_hPos_3_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ONE_15790
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ZERO_15803
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ZERO_15803,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYINIT_15802,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELF_15795,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_2
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_BXINV_15793,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYINIT_15802
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_2_15794,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELF_15795
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_BXINV_15793
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_LOGIC_ONE_15790,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_2,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELG_15781,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYMUXG_15792
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_2_CYSELG_15781
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_4_14800
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_3_14786
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO_14793
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO_14793,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO_14793,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELF_14799,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXF2_14794
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_4_14800,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELF_14799
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXFAST_14768,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_FASTCARRY_14796
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELG_14787,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELF_14799,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYAND_14797
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXG2_14795,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_FASTCARRY_14796,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYAND_14797,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXFAST_14798
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_LOGIC_ZERO_14793,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXF2_14794,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELG_14787,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXG2_14795
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_3_14786,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYSELG_14787
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_15 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_15_14965
    );
  Inst_Pantalla_hPos_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ONE_14958
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ZERO_14973
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ZERO_14973,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ZERO_14973,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELF_14964,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXF2_14959
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_15_14965,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELF_14964
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXFAST_14931,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_FASTCARRY_14961
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELG_14949,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELF_14964,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYAND_14962
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXG2_14960,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_FASTCARRY_14961,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYAND_14962,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXFAST_14963
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_LOGIC_ONE_14958,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXF2_14959,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELG_14949,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXG2_14960
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYSELG_14949
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_15_14998
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_14_14984
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO_14991
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO_14991,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO_14991,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELF_14997,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXF2_14992
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_15_14998,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELF_14997
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_15_CYMUXFAST_14963,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_FASTCARRY_14994
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELG_14985,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELF_14997,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYAND_14995
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXG2_14993,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_FASTCARRY_14994,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYAND_14995,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXFAST_14996
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_LOGIC_ZERO_14991,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXF2_14992,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELG_14985,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXG2_14993
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_14_14984,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYSELG_14985
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_9_15014
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_14_15028
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO_15021
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO_15021,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO_15021,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELF_15027,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXF2_15022
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_14_15028,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELF_15027
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_14_CYMUXFAST_14996,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_FASTCARRY_15024
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELG_15015,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELF_15027,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYAND_15025
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXG2_15023,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_FASTCARRY_15024,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYAND_15025,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXFAST_15026
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_LOGIC_ZERO_15021,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXF2_15022,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELG_15015,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXG2_15023
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_9_15014,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYSELG_15015
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_15
    );
  Inst_Pantalla_hPos_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_4_rt_14885
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ONE_14895
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ZERO_14911
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ZERO_14911,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ZERO_14911,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELF_14901,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXF2_14896
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_15,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELF_14901
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYMUXG_14868,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_FASTCARRY_14898
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELG_14886,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELF_14901,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYAND_14899
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXG2_14897,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_FASTCARRY_14898,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYAND_14899,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXFAST_14900
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_LOGIC_ONE_14895,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXF2_14896,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELG_14886,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXG2_14897
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_4_rt_14885,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYSELG_14886
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_15 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_15_14870
    );
  Inst_Pantalla_hPos_2_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_2_rt_14856
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ONE_14866
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ZERO_14880
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ZERO_14880,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYINIT_14879,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELF_14871,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_15
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_BXINV_14869,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYINIT_14879
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_15_14870,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELF_14871
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_BXINV_14869
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_LOGIC_ONE_14866,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_15,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELG_14857,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYMUXG_14868
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_2_rt_14856,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_15_CYSELG_14857
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(12)
    );
  Inst_Pantalla_RGB_cmp_le0007_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0007_CY0F_14849,
      IB => Inst_Pantalla_RGB_cmp_le0007_CYINIT_14850,
      SEL => Inst_Pantalla_RGB_cmp_le0007_CYSELF_14840,
      O => Inst_Pantalla_RGB_cmp_le0007
    );
  Inst_Pantalla_RGB_cmp_le0007_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXFAST_14828,
      O => Inst_Pantalla_RGB_cmp_le0007_CYINIT_14850
    );
  Inst_Pantalla_RGB_cmp_le0007_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0007_CY0F_14849
    );
  Inst_Pantalla_RGB_cmp_le0007_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(12),
      O => Inst_Pantalla_RGB_cmp_le0007_CYSELF_14840
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_4_14770
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_4_14756
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO_14763
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO_14763,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO_14763,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELF_14769,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXF2_14764
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_4_14770,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELF_14769
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_4_CYMUXFAST_14735,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_FASTCARRY_14766
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELG_14757,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELF_14769,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYAND_14767
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXG2_14765,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_FASTCARRY_14766,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYAND_14767,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXFAST_14768
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_LOGIC_ZERO_14763,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXF2_14764,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELG_14757,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYMUXG2_14765
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_4_14756,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_4_CYSELG_14757
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_2_14814
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_3_14830
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO_14823
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO_14823,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO_14823,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELF_14829,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXF2_14824
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_3_14830,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELF_14829
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_3_CYMUXFAST_14798,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_FASTCARRY_14826
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELG_14815,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELF_14829,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYAND_14827
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXG2_14825,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_FASTCARRY_14826,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYAND_14827,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXFAST_14828
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_LOGIC_ZERO_14823,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXF2_14824,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELG_14815,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYMUXG2_14825
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_2_14814,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_CYSELG_14815
    );
  Inst_Pantalla_hPos_6_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_6_rt_14916
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_12
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ONE_14926
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ZERO_14942
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ZERO_14942,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ZERO_14942,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELF_14932,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXF2_14927
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_12,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELF_14932
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_15_CYMUXFAST_14900,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_FASTCARRY_14929
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELG_14917,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELF_14932,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYAND_14930
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXG2_14928,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_FASTCARRY_14929,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYAND_14930,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXFAST_14931
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_LOGIC_ONE_14926,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXF2_14927,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELG_14917,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYMUXG2_14928
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_6_rt_14916,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_15_CYSELG_14917
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_1
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_2_15133
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_2_15119
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO_15126
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO_15126,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO_15126,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELF_15132,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXF2_15127
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_2_15133,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELF_15132
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYMUXG_15095,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_FASTCARRY_15129
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELG_15120,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELF_15132,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYAND_15130
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXG2_15128,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_FASTCARRY_15129,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYAND_15130,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXFAST_15131
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_LOGIC_ZERO_15126,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXF2_15127,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELG_15120,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXG2_15128
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_2_15119,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYSELG_15120
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_2_15163
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_2_15149
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO_15156
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO_15156,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO_15156,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELF_15162,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXF2_15157
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_2_15163,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELF_15162
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_2_CYMUXFAST_15131,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_FASTCARRY_15159
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELG_15150,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELF_15162,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYAND_15160
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXG2_15158,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_FASTCARRY_15159,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYAND_15160,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXFAST_15161
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_LOGIC_ZERO_15156,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXF2_15157,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELG_15150,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXG2_15158
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_2_15149,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYSELG_15150
    );
  Inst_digital_clock_top_Mcount_refresh_count_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcount_refresh_count_lut(0)
    );
  Inst_digital_clock_top_refresh_count_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_DYMUX_15239,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_0_CLKINV_15222,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_0_SRINV_15223,
      O => Inst_digital_clock_top_refresh_count(1)
    );
  Inst_digital_clock_top_refresh_count_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_DXMUX_15259,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_0_CLKINV_15222,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_0_SRINV_15223,
      O => Inst_digital_clock_top_refresh_count(0)
    );
  Inst_digital_clock_top_refresh_count_0_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_0_LOGIC_ZERO_15234
    );
  Inst_digital_clock_top_refresh_count_0_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_refresh_count_0_LOGIC_ONE_15256
    );
  Inst_digital_clock_top_refresh_count_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_XORF_15257,
      O => Inst_digital_clock_top_refresh_count_0_DXMUX_15259
    );
  Inst_digital_clock_top_refresh_count_0_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_0_CYINIT_15255,
      I1 => Inst_digital_clock_top_Mcount_refresh_count_lut(0),
      O => Inst_digital_clock_top_refresh_count_0_XORF_15257
    );
  Inst_digital_clock_top_refresh_count_0_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_0_LOGIC_ONE_15256,
      IB => Inst_digital_clock_top_refresh_count_0_CYINIT_15255,
      SEL => Inst_digital_clock_top_refresh_count_0_CYSELF_15246,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(0)
    );
  Inst_digital_clock_top_refresh_count_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_BXINV_15244,
      O => Inst_digital_clock_top_refresh_count_0_CYINIT_15255
    );
  Inst_digital_clock_top_refresh_count_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_lut(0),
      O => Inst_digital_clock_top_refresh_count_0_CYSELF_15246
    );
  Inst_digital_clock_top_refresh_count_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Inst_digital_clock_top_refresh_count_0_BXINV_15244
    );
  Inst_digital_clock_top_refresh_count_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_XORG_15237,
      O => Inst_digital_clock_top_refresh_count_0_DYMUX_15239
    );
  Inst_digital_clock_top_refresh_count_0_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(0),
      I1 => Inst_digital_clock_top_refresh_count_0_G,
      O => Inst_digital_clock_top_refresh_count_0_XORG_15237
    );
  Inst_digital_clock_top_refresh_count_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_CYMUXG_15236,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(1)
    );
  Inst_digital_clock_top_refresh_count_0_CYMUXG : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_0_LOGIC_ZERO_15234,
      IB => Inst_digital_clock_top_Mcount_refresh_count_cy(0),
      SEL => Inst_digital_clock_top_refresh_count_0_CYSELG_15225,
      O => Inst_digital_clock_top_refresh_count_0_CYMUXG_15236
    );
  Inst_digital_clock_top_refresh_count_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_0_G,
      O => Inst_digital_clock_top_refresh_count_0_CYSELG_15225
    );
  Inst_digital_clock_top_refresh_count_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_0_SRINV_15223
    );
  Inst_digital_clock_top_refresh_count_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_0_CLKINV_15222
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_2_15889
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_3
    );
  Inst_digital_clock_top_refresh_count_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_DXMUX_15311,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_2_CLKINV_15272,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_2_SRINV_15273,
      O => Inst_digital_clock_top_refresh_count(2)
    );
  Inst_digital_clock_top_refresh_count_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_DYMUX_15294,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_2_CLKINV_15272,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_2_SRINV_15273,
      O => Inst_digital_clock_top_refresh_count(3)
    );
  Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284
    );
  Inst_digital_clock_top_refresh_count_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_XORF_15309,
      O => Inst_digital_clock_top_refresh_count_2_DXMUX_15311
    );
  Inst_digital_clock_top_refresh_count_2_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_2_CYINIT_15308,
      I1 => Inst_digital_clock_top_refresh_count_2_F,
      O => Inst_digital_clock_top_refresh_count_2_XORF_15309
    );
  Inst_digital_clock_top_refresh_count_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284,
      IB => Inst_digital_clock_top_refresh_count_2_CYINIT_15308,
      SEL => Inst_digital_clock_top_refresh_count_2_CYSELF_15290,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(2)
    );
  Inst_digital_clock_top_refresh_count_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284,
      IB => Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284,
      SEL => Inst_digital_clock_top_refresh_count_2_CYSELF_15290,
      O => Inst_digital_clock_top_refresh_count_2_CYMUXF2_15285
    );
  Inst_digital_clock_top_refresh_count_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(1),
      O => Inst_digital_clock_top_refresh_count_2_CYINIT_15308
    );
  Inst_digital_clock_top_refresh_count_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_F,
      O => Inst_digital_clock_top_refresh_count_2_CYSELF_15290
    );
  Inst_digital_clock_top_refresh_count_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_XORG_15292,
      O => Inst_digital_clock_top_refresh_count_2_DYMUX_15294
    );
  Inst_digital_clock_top_refresh_count_2_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(2),
      I1 => Inst_digital_clock_top_refresh_count_2_G,
      O => Inst_digital_clock_top_refresh_count_2_XORG_15292
    );
  Inst_digital_clock_top_refresh_count_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_CYMUXFAST_15289,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(3)
    );
  Inst_digital_clock_top_refresh_count_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(1),
      O => Inst_digital_clock_top_refresh_count_2_FASTCARRY_15287
    );
  Inst_digital_clock_top_refresh_count_2_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_2_CYSELG_15275,
      I1 => Inst_digital_clock_top_refresh_count_2_CYSELF_15290,
      O => Inst_digital_clock_top_refresh_count_2_CYAND_15288
    );
  Inst_digital_clock_top_refresh_count_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_2_CYMUXG2_15286,
      IB => Inst_digital_clock_top_refresh_count_2_FASTCARRY_15287,
      SEL => Inst_digital_clock_top_refresh_count_2_CYAND_15288,
      O => Inst_digital_clock_top_refresh_count_2_CYMUXFAST_15289
    );
  Inst_digital_clock_top_refresh_count_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_2_LOGIC_ZERO_15284,
      IB => Inst_digital_clock_top_refresh_count_2_CYMUXF2_15285,
      SEL => Inst_digital_clock_top_refresh_count_2_CYSELG_15275,
      O => Inst_digital_clock_top_refresh_count_2_CYMUXG2_15286
    );
  Inst_digital_clock_top_refresh_count_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_2_G,
      O => Inst_digital_clock_top_refresh_count_2_CYSELG_15275
    );
  Inst_digital_clock_top_refresh_count_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_2_SRINV_15273
    );
  Inst_digital_clock_top_refresh_count_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_2_CLKINV_15272
    );
  Inst_Pantalla_hPos_9_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_9_rt_15855
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => Inst_Pantalla_hPos(6),
      ADR3 => Inst_Pantalla_hPos(7),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_2_15828
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_2_15177
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_2_15193
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO_15186
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO_15186,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO_15186,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELF_15192,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXF2_15187
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_2_15193,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELF_15192
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_2_CYMUXFAST_15161,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_FASTCARRY_15189
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELG_15178,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELF_15192,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYAND_15190
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXG2_15188,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_FASTCARRY_15189,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYAND_15190,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXFAST_15191
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_LOGIC_ZERO_15186,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXF2_15187,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELG_15178,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXG2_15188
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_2_15177,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYSELG_15178
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_2
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => Inst_Pantalla_vPos(7),
      ADR2 => Inst_Pantalla_vPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(1)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ONE_15093
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ZERO_15108
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ZERO_15108,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYINIT_15107,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELF_15098,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_2
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_BXINV_15096,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYINIT_15107
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_2,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELF_15098
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_BXINV_15096
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_LOGIC_ONE_15093,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_2,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELG_15086,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYMUXG_15095
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(1),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_2_CYSELG_15086
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(15),
      ADR1 => Inst_digital_clock_top_count(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_6_Q_15765
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_2 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_2_15794
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_2_15919
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_2
    );
  Inst_Pantalla_videoOn_cmp_le0001_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_videoOn_cmp_le0001_CY0F_15212,
      IB => Inst_Pantalla_videoOn_cmp_le0001_CYINIT_15213,
      SEL => Inst_Pantalla_videoOn_cmp_le0001_CYSELF_15203,
      O => Inst_Pantalla_videoOn_cmp_le0001
    );
  Inst_Pantalla_videoOn_cmp_le0001_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_2_CYMUXFAST_15191,
      O => Inst_Pantalla_videoOn_cmp_le0001_CYINIT_15213
    );
  Inst_Pantalla_videoOn_cmp_le0001_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_videoOn_cmp_le0001_CY0F_15212
    );
  Inst_Pantalla_videoOn_cmp_le0001_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_2,
      O => Inst_Pantalla_videoOn_cmp_le0001_CYSELF_15203
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_14_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(14)
    );
  Inst_Pantalla_RGB_cmp_le0027_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0027_CY0F_15077,
      IB => Inst_Pantalla_RGB_cmp_le0027_CYINIT_15078,
      SEL => Inst_Pantalla_RGB_cmp_le0027_CYSELF_15068,
      O => Inst_Pantalla_RGB_cmp_le0027
    );
  Inst_Pantalla_RGB_cmp_le0027_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXFAST_15056,
      O => Inst_Pantalla_RGB_cmp_le0027_CYINIT_15078
    );
  Inst_Pantalla_RGB_cmp_le0027_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0027_CY0F_15077
    );
  Inst_Pantalla_RGB_cmp_le0027_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(14),
      O => Inst_Pantalla_RGB_cmp_le0027_CYSELF_15068
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_6_15058
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(13)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO_15051
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO_15051,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO_15051,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELF_15057,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXF2_15052
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_6_15058,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELF_15057
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_6_CYMUXFAST_15026,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_FASTCARRY_15054
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELG_15042,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELF_15057,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYAND_15055
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXG2_15053,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_FASTCARRY_15054,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYAND_15055,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXFAST_15056
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_LOGIC_ZERO_15051,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXF2_15052,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELG_15042,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYMUXG2_15053
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_13_CYSELG_15042
    );
  Inst_digital_clock_top_refresh_count_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_DXMUX_15415,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_6_CLKINV_15376,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_6_SRINV_15377,
      O => Inst_digital_clock_top_refresh_count(6)
    );
  Inst_digital_clock_top_refresh_count_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_DYMUX_15398,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_6_CLKINV_15376,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_6_SRINV_15377,
      O => Inst_digital_clock_top_refresh_count(7)
    );
  Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388
    );
  Inst_digital_clock_top_refresh_count_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_XORF_15413,
      O => Inst_digital_clock_top_refresh_count_6_DXMUX_15415
    );
  Inst_digital_clock_top_refresh_count_6_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_6_CYINIT_15412,
      I1 => Inst_digital_clock_top_refresh_count_6_F,
      O => Inst_digital_clock_top_refresh_count_6_XORF_15413
    );
  Inst_digital_clock_top_refresh_count_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388,
      IB => Inst_digital_clock_top_refresh_count_6_CYINIT_15412,
      SEL => Inst_digital_clock_top_refresh_count_6_CYSELF_15394,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(6)
    );
  Inst_digital_clock_top_refresh_count_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388,
      IB => Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388,
      SEL => Inst_digital_clock_top_refresh_count_6_CYSELF_15394,
      O => Inst_digital_clock_top_refresh_count_6_CYMUXF2_15389
    );
  Inst_digital_clock_top_refresh_count_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(5),
      O => Inst_digital_clock_top_refresh_count_6_CYINIT_15412
    );
  Inst_digital_clock_top_refresh_count_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_F,
      O => Inst_digital_clock_top_refresh_count_6_CYSELF_15394
    );
  Inst_digital_clock_top_refresh_count_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_XORG_15396,
      O => Inst_digital_clock_top_refresh_count_6_DYMUX_15398
    );
  Inst_digital_clock_top_refresh_count_6_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(6),
      I1 => Inst_digital_clock_top_refresh_count_6_G,
      O => Inst_digital_clock_top_refresh_count_6_XORG_15396
    );
  Inst_digital_clock_top_refresh_count_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_CYMUXFAST_15393,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(7)
    );
  Inst_digital_clock_top_refresh_count_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(5),
      O => Inst_digital_clock_top_refresh_count_6_FASTCARRY_15391
    );
  Inst_digital_clock_top_refresh_count_6_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_6_CYSELG_15379,
      I1 => Inst_digital_clock_top_refresh_count_6_CYSELF_15394,
      O => Inst_digital_clock_top_refresh_count_6_CYAND_15392
    );
  Inst_digital_clock_top_refresh_count_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_6_CYMUXG2_15390,
      IB => Inst_digital_clock_top_refresh_count_6_FASTCARRY_15391,
      SEL => Inst_digital_clock_top_refresh_count_6_CYAND_15392,
      O => Inst_digital_clock_top_refresh_count_6_CYMUXFAST_15393
    );
  Inst_digital_clock_top_refresh_count_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_6_LOGIC_ZERO_15388,
      IB => Inst_digital_clock_top_refresh_count_6_CYMUXF2_15389,
      SEL => Inst_digital_clock_top_refresh_count_6_CYSELG_15379,
      O => Inst_digital_clock_top_refresh_count_6_CYMUXG2_15390
    );
  Inst_digital_clock_top_refresh_count_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_6_G,
      O => Inst_digital_clock_top_refresh_count_6_CYSELG_15379
    );
  Inst_digital_clock_top_refresh_count_6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_6_SRINV_15377
    );
  Inst_digital_clock_top_refresh_count_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_6_CLKINV_15376
    );
  Inst_digital_clock_top_refresh_count_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_DYMUX_15450,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_8_CLKINV_15428,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_8_SRINV_15429,
      O => Inst_digital_clock_top_refresh_count(9)
    );
  Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440
    );
  Inst_digital_clock_top_refresh_count_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_XORF_15465,
      O => Inst_digital_clock_top_refresh_count_8_DXMUX_15467
    );
  Inst_digital_clock_top_refresh_count_8_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_8_CYINIT_15464,
      I1 => Inst_digital_clock_top_refresh_count_8_F,
      O => Inst_digital_clock_top_refresh_count_8_XORF_15465
    );
  Inst_digital_clock_top_refresh_count_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440,
      IB => Inst_digital_clock_top_refresh_count_8_CYINIT_15464,
      SEL => Inst_digital_clock_top_refresh_count_8_CYSELF_15446,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(8)
    );
  Inst_digital_clock_top_refresh_count_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440,
      IB => Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440,
      SEL => Inst_digital_clock_top_refresh_count_8_CYSELF_15446,
      O => Inst_digital_clock_top_refresh_count_8_CYMUXF2_15441
    );
  Inst_digital_clock_top_refresh_count_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(7),
      O => Inst_digital_clock_top_refresh_count_8_CYINIT_15464
    );
  Inst_digital_clock_top_refresh_count_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_F,
      O => Inst_digital_clock_top_refresh_count_8_CYSELF_15446
    );
  Inst_digital_clock_top_refresh_count_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_XORG_15448,
      O => Inst_digital_clock_top_refresh_count_8_DYMUX_15450
    );
  Inst_digital_clock_top_refresh_count_8_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(8),
      I1 => Inst_digital_clock_top_refresh_count_8_G,
      O => Inst_digital_clock_top_refresh_count_8_XORG_15448
    );
  Inst_digital_clock_top_refresh_count_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_CYMUXFAST_15445,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(9)
    );
  Inst_digital_clock_top_refresh_count_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(7),
      O => Inst_digital_clock_top_refresh_count_8_FASTCARRY_15443
    );
  Inst_digital_clock_top_refresh_count_8_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_8_CYSELG_15431,
      I1 => Inst_digital_clock_top_refresh_count_8_CYSELF_15446,
      O => Inst_digital_clock_top_refresh_count_8_CYAND_15444
    );
  Inst_digital_clock_top_refresh_count_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_8_CYMUXG2_15442,
      IB => Inst_digital_clock_top_refresh_count_8_FASTCARRY_15443,
      SEL => Inst_digital_clock_top_refresh_count_8_CYAND_15444,
      O => Inst_digital_clock_top_refresh_count_8_CYMUXFAST_15445
    );
  Inst_digital_clock_top_refresh_count_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_8_LOGIC_ZERO_15440,
      IB => Inst_digital_clock_top_refresh_count_8_CYMUXF2_15441,
      SEL => Inst_digital_clock_top_refresh_count_8_CYSELG_15431,
      O => Inst_digital_clock_top_refresh_count_8_CYMUXG2_15442
    );
  Inst_digital_clock_top_refresh_count_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_G,
      O => Inst_digital_clock_top_refresh_count_8_CYSELG_15431
    );
  Inst_digital_clock_top_refresh_count_8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_8_SRINV_15429
    );
  Inst_digital_clock_top_refresh_count_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_8_CLKINV_15428
    );
  Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492
    );
  Inst_digital_clock_top_refresh_count_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_XORF_15517,
      O => Inst_digital_clock_top_refresh_count_10_DXMUX_15519
    );
  Inst_digital_clock_top_refresh_count_10_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_10_CYINIT_15516,
      I1 => Inst_digital_clock_top_refresh_count_10_F,
      O => Inst_digital_clock_top_refresh_count_10_XORF_15517
    );
  Inst_digital_clock_top_refresh_count_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492,
      IB => Inst_digital_clock_top_refresh_count_10_CYINIT_15516,
      SEL => Inst_digital_clock_top_refresh_count_10_CYSELF_15498,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(10)
    );
  Inst_digital_clock_top_refresh_count_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492,
      IB => Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492,
      SEL => Inst_digital_clock_top_refresh_count_10_CYSELF_15498,
      O => Inst_digital_clock_top_refresh_count_10_CYMUXF2_15493
    );
  Inst_digital_clock_top_refresh_count_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(9),
      O => Inst_digital_clock_top_refresh_count_10_CYINIT_15516
    );
  Inst_digital_clock_top_refresh_count_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_F,
      O => Inst_digital_clock_top_refresh_count_10_CYSELF_15498
    );
  Inst_digital_clock_top_refresh_count_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_XORG_15500,
      O => Inst_digital_clock_top_refresh_count_10_DYMUX_15502
    );
  Inst_digital_clock_top_refresh_count_10_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(10),
      I1 => Inst_digital_clock_top_refresh_count_10_G,
      O => Inst_digital_clock_top_refresh_count_10_XORG_15500
    );
  Inst_digital_clock_top_refresh_count_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_CYMUXFAST_15497,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(11)
    );
  Inst_digital_clock_top_refresh_count_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(9),
      O => Inst_digital_clock_top_refresh_count_10_FASTCARRY_15495
    );
  Inst_digital_clock_top_refresh_count_10_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_10_CYSELG_15483,
      I1 => Inst_digital_clock_top_refresh_count_10_CYSELF_15498,
      O => Inst_digital_clock_top_refresh_count_10_CYAND_15496
    );
  Inst_digital_clock_top_refresh_count_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_10_CYMUXG2_15494,
      IB => Inst_digital_clock_top_refresh_count_10_FASTCARRY_15495,
      SEL => Inst_digital_clock_top_refresh_count_10_CYAND_15496,
      O => Inst_digital_clock_top_refresh_count_10_CYMUXFAST_15497
    );
  Inst_digital_clock_top_refresh_count_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_10_LOGIC_ZERO_15492,
      IB => Inst_digital_clock_top_refresh_count_10_CYMUXF2_15493,
      SEL => Inst_digital_clock_top_refresh_count_10_CYSELG_15483,
      O => Inst_digital_clock_top_refresh_count_10_CYMUXG2_15494
    );
  Inst_digital_clock_top_refresh_count_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_G,
      O => Inst_digital_clock_top_refresh_count_10_CYSELG_15483
    );
  Inst_digital_clock_top_refresh_count_10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_10_SRINV_15481
    );
  Inst_digital_clock_top_refresh_count_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_10_CLKINV_15480
    );
  Inst_digital_clock_top_refresh_count_12 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_DXMUX_15571,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_12_CLKINV_15532,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_12_SRINV_15533,
      O => Inst_digital_clock_top_refresh_count(12)
    );
  Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544
    );
  Inst_digital_clock_top_refresh_count_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_XORF_15569,
      O => Inst_digital_clock_top_refresh_count_12_DXMUX_15571
    );
  Inst_digital_clock_top_refresh_count_12_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_12_CYINIT_15568,
      I1 => Inst_digital_clock_top_refresh_count_12_F,
      O => Inst_digital_clock_top_refresh_count_12_XORF_15569
    );
  Inst_digital_clock_top_refresh_count_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544,
      IB => Inst_digital_clock_top_refresh_count_12_CYINIT_15568,
      SEL => Inst_digital_clock_top_refresh_count_12_CYSELF_15550,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(12)
    );
  Inst_digital_clock_top_refresh_count_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544,
      IB => Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544,
      SEL => Inst_digital_clock_top_refresh_count_12_CYSELF_15550,
      O => Inst_digital_clock_top_refresh_count_12_CYMUXF2_15545
    );
  Inst_digital_clock_top_refresh_count_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(11),
      O => Inst_digital_clock_top_refresh_count_12_CYINIT_15568
    );
  Inst_digital_clock_top_refresh_count_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_F,
      O => Inst_digital_clock_top_refresh_count_12_CYSELF_15550
    );
  Inst_digital_clock_top_refresh_count_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_XORG_15552,
      O => Inst_digital_clock_top_refresh_count_12_DYMUX_15554
    );
  Inst_digital_clock_top_refresh_count_12_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(12),
      I1 => Inst_digital_clock_top_refresh_count_12_G,
      O => Inst_digital_clock_top_refresh_count_12_XORG_15552
    );
  Inst_digital_clock_top_refresh_count_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_CYMUXFAST_15549,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(13)
    );
  Inst_digital_clock_top_refresh_count_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(11),
      O => Inst_digital_clock_top_refresh_count_12_FASTCARRY_15547
    );
  Inst_digital_clock_top_refresh_count_12_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_12_CYSELG_15535,
      I1 => Inst_digital_clock_top_refresh_count_12_CYSELF_15550,
      O => Inst_digital_clock_top_refresh_count_12_CYAND_15548
    );
  Inst_digital_clock_top_refresh_count_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_12_CYMUXG2_15546,
      IB => Inst_digital_clock_top_refresh_count_12_FASTCARRY_15547,
      SEL => Inst_digital_clock_top_refresh_count_12_CYAND_15548,
      O => Inst_digital_clock_top_refresh_count_12_CYMUXFAST_15549
    );
  Inst_digital_clock_top_refresh_count_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_12_LOGIC_ZERO_15544,
      IB => Inst_digital_clock_top_refresh_count_12_CYMUXF2_15545,
      SEL => Inst_digital_clock_top_refresh_count_12_CYSELG_15535,
      O => Inst_digital_clock_top_refresh_count_12_CYMUXG2_15546
    );
  Inst_digital_clock_top_refresh_count_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_G,
      O => Inst_digital_clock_top_refresh_count_12_CYSELG_15535
    );
  Inst_digital_clock_top_refresh_count_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_12_SRINV_15533
    );
  Inst_digital_clock_top_refresh_count_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_12_CLKINV_15532
    );
  Inst_digital_clock_top_refresh_count_14 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_DXMUX_15623,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_14_CLKINV_15584,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_14_SRINV_15585,
      O => Inst_digital_clock_top_refresh_count(14)
    );
  Inst_digital_clock_top_refresh_count_15 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_DYMUX_15606,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_14_CLKINV_15584,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_14_SRINV_15585,
      O => Inst_digital_clock_top_refresh_count(15)
    );
  Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596
    );
  Inst_digital_clock_top_refresh_count_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_XORF_15621,
      O => Inst_digital_clock_top_refresh_count_14_DXMUX_15623
    );
  Inst_digital_clock_top_refresh_count_14_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_14_CYINIT_15620,
      I1 => Inst_digital_clock_top_refresh_count_14_F,
      O => Inst_digital_clock_top_refresh_count_14_XORF_15621
    );
  Inst_digital_clock_top_refresh_count_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596,
      IB => Inst_digital_clock_top_refresh_count_14_CYINIT_15620,
      SEL => Inst_digital_clock_top_refresh_count_14_CYSELF_15602,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(14)
    );
  Inst_digital_clock_top_refresh_count_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596,
      IB => Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596,
      SEL => Inst_digital_clock_top_refresh_count_14_CYSELF_15602,
      O => Inst_digital_clock_top_refresh_count_14_CYMUXF2_15597
    );
  Inst_digital_clock_top_refresh_count_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(13),
      O => Inst_digital_clock_top_refresh_count_14_CYINIT_15620
    );
  Inst_digital_clock_top_refresh_count_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_F,
      O => Inst_digital_clock_top_refresh_count_14_CYSELF_15602
    );
  Inst_digital_clock_top_refresh_count_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_XORG_15604,
      O => Inst_digital_clock_top_refresh_count_14_DYMUX_15606
    );
  Inst_digital_clock_top_refresh_count_14_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(14),
      I1 => Inst_digital_clock_top_refresh_count_14_G,
      O => Inst_digital_clock_top_refresh_count_14_XORG_15604
    );
  Inst_digital_clock_top_refresh_count_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(13),
      O => Inst_digital_clock_top_refresh_count_14_FASTCARRY_15599
    );
  Inst_digital_clock_top_refresh_count_14_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_14_CYSELG_15587,
      I1 => Inst_digital_clock_top_refresh_count_14_CYSELF_15602,
      O => Inst_digital_clock_top_refresh_count_14_CYAND_15600
    );
  Inst_digital_clock_top_refresh_count_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_14_CYMUXG2_15598,
      IB => Inst_digital_clock_top_refresh_count_14_FASTCARRY_15599,
      SEL => Inst_digital_clock_top_refresh_count_14_CYAND_15600,
      O => Inst_digital_clock_top_refresh_count_14_CYMUXFAST_15601
    );
  Inst_digital_clock_top_refresh_count_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_14_LOGIC_ZERO_15596,
      IB => Inst_digital_clock_top_refresh_count_14_CYMUXF2_15597,
      SEL => Inst_digital_clock_top_refresh_count_14_CYSELG_15587,
      O => Inst_digital_clock_top_refresh_count_14_CYMUXG2_15598
    );
  Inst_digital_clock_top_refresh_count_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_G,
      O => Inst_digital_clock_top_refresh_count_14_CYSELG_15587
    );
  Inst_digital_clock_top_refresh_count_14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_14_SRINV_15585
    );
  Inst_digital_clock_top_refresh_count_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_14_CLKINV_15584
    );
  Inst_digital_clock_top_refresh_count_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_8_DXMUX_15467,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_8_CLKINV_15428,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_8_SRINV_15429,
      O => Inst_digital_clock_top_refresh_count(8)
    );
  Inst_digital_clock_top_refresh_count_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_DXMUX_15363,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_4_CLKINV_15324,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_4_SRINV_15325,
      O => Inst_digital_clock_top_refresh_count(4)
    );
  Inst_digital_clock_top_refresh_count_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_DYMUX_15346,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_4_CLKINV_15324,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_4_SRINV_15325,
      O => Inst_digital_clock_top_refresh_count(5)
    );
  Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336
    );
  Inst_digital_clock_top_refresh_count_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_XORF_15361,
      O => Inst_digital_clock_top_refresh_count_4_DXMUX_15363
    );
  Inst_digital_clock_top_refresh_count_4_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_4_CYINIT_15360,
      I1 => Inst_digital_clock_top_refresh_count_4_F,
      O => Inst_digital_clock_top_refresh_count_4_XORF_15361
    );
  Inst_digital_clock_top_refresh_count_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336,
      IB => Inst_digital_clock_top_refresh_count_4_CYINIT_15360,
      SEL => Inst_digital_clock_top_refresh_count_4_CYSELF_15342,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(4)
    );
  Inst_digital_clock_top_refresh_count_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336,
      IB => Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336,
      SEL => Inst_digital_clock_top_refresh_count_4_CYSELF_15342,
      O => Inst_digital_clock_top_refresh_count_4_CYMUXF2_15337
    );
  Inst_digital_clock_top_refresh_count_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(3),
      O => Inst_digital_clock_top_refresh_count_4_CYINIT_15360
    );
  Inst_digital_clock_top_refresh_count_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_F,
      O => Inst_digital_clock_top_refresh_count_4_CYSELF_15342
    );
  Inst_digital_clock_top_refresh_count_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_XORG_15344,
      O => Inst_digital_clock_top_refresh_count_4_DYMUX_15346
    );
  Inst_digital_clock_top_refresh_count_4_XORG : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_Mcount_refresh_count_cy(4),
      I1 => Inst_digital_clock_top_refresh_count_4_G,
      O => Inst_digital_clock_top_refresh_count_4_XORG_15344
    );
  Inst_digital_clock_top_refresh_count_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_CYMUXFAST_15341,
      O => Inst_digital_clock_top_Mcount_refresh_count_cy(5)
    );
  Inst_digital_clock_top_refresh_count_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcount_refresh_count_cy(3),
      O => Inst_digital_clock_top_refresh_count_4_FASTCARRY_15339
    );
  Inst_digital_clock_top_refresh_count_4_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_4_CYSELG_15327,
      I1 => Inst_digital_clock_top_refresh_count_4_CYSELF_15342,
      O => Inst_digital_clock_top_refresh_count_4_CYAND_15340
    );
  Inst_digital_clock_top_refresh_count_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_4_CYMUXG2_15338,
      IB => Inst_digital_clock_top_refresh_count_4_FASTCARRY_15339,
      SEL => Inst_digital_clock_top_refresh_count_4_CYAND_15340,
      O => Inst_digital_clock_top_refresh_count_4_CYMUXFAST_15341
    );
  Inst_digital_clock_top_refresh_count_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_refresh_count_4_LOGIC_ZERO_15336,
      IB => Inst_digital_clock_top_refresh_count_4_CYMUXF2_15337,
      SEL => Inst_digital_clock_top_refresh_count_4_CYSELG_15327,
      O => Inst_digital_clock_top_refresh_count_4_CYMUXG2_15338
    );
  Inst_digital_clock_top_refresh_count_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_4_G,
      O => Inst_digital_clock_top_refresh_count_4_CYSELG_15327
    );
  Inst_digital_clock_top_refresh_count_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_4_SRINV_15325
    );
  Inst_digital_clock_top_refresh_count_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_4_CLKINV_15324
    );
  Inst_digital_clock_top_refresh_count_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_DXMUX_15519,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_10_CLKINV_15480,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_10_SRINV_15481,
      O => Inst_digital_clock_top_refresh_count(10)
    );
  Inst_digital_clock_top_refresh_count_13 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_12_DYMUX_15554,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_12_CLKINV_15532,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_12_SRINV_15533,
      O => Inst_digital_clock_top_refresh_count(13)
    );
  Inst_digital_clock_top_refresh_count_11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_10_DYMUX_15502,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_10_CLKINV_15480,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_10_SRINV_15481,
      O => Inst_digital_clock_top_refresh_count(11)
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(12),
      ADR1 => Inst_digital_clock_top_count(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_4_Q_15734
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ZERO_15727
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ONE_15742
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ONE_15742,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ONE_15742,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELF_15733,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXF2_15728
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_4_Q_15734,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELF_15733
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXFAST_15701,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_FASTCARRY_15730
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELG_15718,
      I1 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELF_15733,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYAND_15731
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXG2_15729,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_FASTCARRY_15730,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYAND_15731,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXFAST_15732
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_LOGIC_ZERO_15727,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXF2_15728,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELG_15718,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYMUXG2_15729
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_14_rt,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_5_CYSELG_15718
    );
  Inst_digital_clock_top_count_8_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_8_rt
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(4),
      ADR1 => Inst_digital_clock_top_count(5),
      ADR2 => Inst_digital_clock_top_count(6),
      ADR3 => Inst_digital_clock_top_count(7),
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_0_Q_15673
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_LOGIC_ZERO_15669
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_LOGIC_ZERO_15669,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYINIT_15680,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELF_15674,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_0_Q
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_BXINV_15672,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYINIT_15680
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_0_Q_15673,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELF_15674
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_BXINV_15672
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_LOGIC_ZERO_15669,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_0_Q,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELG_15660,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYMUXG_15671
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_8_rt,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYSELG_15660
    );
  Inst_digital_clock_top_count_14_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_14_rt
    );
  Inst_digital_clock_top_count_11_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_11_rt
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(9),
      ADR1 => Inst_digital_clock_top_count(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_2_Q_15703
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ZERO_15696
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ONE_15711
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ONE_15711,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ONE_15711,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELF_15702,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXF2_15697
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_lut_2_Q_15703,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELF_15702
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_1_CYMUXG_15671,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_FASTCARRY_15699
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELG_15687,
      I1 => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELF_15702,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYAND_15700
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXG2_15698,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_FASTCARRY_15699,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYAND_15700,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXFAST_15701
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_LOGIC_ZERO_15696,
      IB => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXF2_15697,
      SEL => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELG_15687,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYMUXG2_15698
    );
  Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_count_11_rt,
      O => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_3_CYSELG_15687
    );
  Inst_digital_clock_top_refresh_count_16_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_16_rt_15642
    );
  Inst_digital_clock_top_refresh_count_16 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_16_DXMUX_15647,
      CE => VCC,
      CLK => Inst_digital_clock_top_refresh_count_16_CLKINV_15633,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_refresh_count_16_SRINV_15634,
      O => Inst_digital_clock_top_refresh_count(16)
    );
  Inst_digital_clock_top_refresh_count_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_16_XORF_15645,
      O => Inst_digital_clock_top_refresh_count_16_DXMUX_15647
    );
  Inst_digital_clock_top_refresh_count_16_XORF : X_XOR2
    port map (
      I0 => Inst_digital_clock_top_refresh_count_16_CYINIT_15644,
      I1 => Inst_digital_clock_top_refresh_count_16_rt_15642,
      O => Inst_digital_clock_top_refresh_count_16_XORF_15645
    );
  Inst_digital_clock_top_refresh_count_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_count_14_CYMUXFAST_15601,
      O => Inst_digital_clock_top_refresh_count_16_CYINIT_15644
    );
  Inst_digital_clock_top_refresh_count_16_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_count_16_SRINV_15634
    );
  Inst_digital_clock_top_refresh_count_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_count_16_CLKINV_15633
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO_17168
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO_17168,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO_17168,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELF_17174,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXF2_17169
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_10_17175,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELF_17174
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXFAST_17143,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_FASTCARRY_17171
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELG_17159,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELF_17174,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYAND_17172
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXG2_17170,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_FASTCARRY_17171,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYAND_17172,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXFAST_17173
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_LOGIC_ZERO_17168,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXF2_17169,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELG_17159,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXG2_17170
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_9,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYSELG_17159
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ONE_17044
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ZERO_17059
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ZERO_17059,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYINIT_17058,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELF_17049,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_BXINV_17047,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYINIT_17058
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_10,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELF_17049
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_BXINV_17047
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_LOGIC_ONE_17044,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_10,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELG_17037,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYMUXG_17046
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_3_17036,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYSELG_17037
    );
  Inst_Pantalla_RGB_cmp_le0017_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0017_CY0F_17194,
      IB => Inst_Pantalla_RGB_cmp_le0017_CYINIT_17195,
      SEL => Inst_Pantalla_RGB_cmp_le0017_CYSELF_17185,
      O => Inst_Pantalla_RGB_cmp_le0017
    );
  Inst_Pantalla_RGB_cmp_le0017_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_9_CYMUXFAST_17173,
      O => Inst_Pantalla_RGB_cmp_le0017_CYINIT_17195
    );
  Inst_Pantalla_RGB_cmp_le0017_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0017_CY0F_17194
    );
  Inst_Pantalla_RGB_cmp_le0017_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_9,
      O => Inst_Pantalla_RGB_cmp_le0017_CYSELF_17185
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ONE_17077
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ZERO_17090
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ZERO_17090,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ZERO_17090,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELF_17083,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXF2_17078
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_10_17084,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELF_17083
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_10_CYMUXG_17046,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_FASTCARRY_17080
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELG_17068,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELF_17083,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYAND_17081
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXG2_17079,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_FASTCARRY_17080,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYAND_17081,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXFAST_17082
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_LOGIC_ONE_17077,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXF2_17078,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELG_17068,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXG2_17079
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYSELG_17068
    );
  Inst_Pantalla_Result_0_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_0_1_LOGIC_ZERO_17212
    );
  Inst_Pantalla_Result_0_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Result_0_1_LOGIC_ONE_17229
    );
  Inst_Pantalla_Result_0_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_1_XORF_17230,
      O => Inst_Pantalla_Result_0_1
    );
  Inst_Pantalla_Result_0_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_0_1_CYINIT_17228,
      I1 => Inst_Pantalla_Mcount_vPos_lut(0),
      O => Inst_Pantalla_Result_0_1_XORF_17230
    );
  Inst_Pantalla_Result_0_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_0_1_LOGIC_ONE_17229,
      IB => Inst_Pantalla_Result_0_1_CYINIT_17228,
      SEL => Inst_Pantalla_Result_0_1_CYSELF_17219,
      O => Inst_Pantalla_Mcount_vPos_cy_0_Q
    );
  Inst_Pantalla_Result_0_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_1_BXINV_17217,
      O => Inst_Pantalla_Result_0_1_CYINIT_17228
    );
  Inst_Pantalla_Result_0_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_lut(0),
      O => Inst_Pantalla_Result_0_1_CYSELF_17219
    );
  Inst_Pantalla_Result_0_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Inst_Pantalla_Result_0_1_BXINV_17217
    );
  Inst_Pantalla_Result_0_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_1_XORG_17215,
      O => Inst_Pantalla_Result_1_1
    );
  Inst_Pantalla_Result_0_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_0_Q,
      I1 => Inst_Pantalla_Result_0_1_G,
      O => Inst_Pantalla_Result_0_1_XORG_17215
    );
  Inst_Pantalla_Result_0_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_1_CYMUXG_17214,
      O => Inst_Pantalla_Mcount_vPos_cy_1_Q
    );
  Inst_Pantalla_Result_0_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_0_1_LOGIC_ZERO_17212,
      IB => Inst_Pantalla_Mcount_vPos_cy_0_Q,
      SEL => Inst_Pantalla_Result_0_1_CYSELG_17203,
      O => Inst_Pantalla_Result_0_1_CYMUXG_17214
    );
  Inst_Pantalla_Result_0_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_1_G,
      O => Inst_Pantalla_Result_0_1_CYSELG_17203
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO_17138
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO_17138,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO_17138,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELF_17144,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXF2_17139
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_10_17145,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELF_17144
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXFAST_17113,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_FASTCARRY_17141
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELG_17132,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELF_17144,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYAND_17142
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXG2_17140,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_FASTCARRY_17141,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYAND_17142,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXFAST_17143
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_LOGIC_ZERO_17138,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXF2_17139,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELG_17132,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYMUXG2_17140
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_10_17131,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_10_CYSELG_17132
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO_17002
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO_17002,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO_17002,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELF_17008,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXF2_17003
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_9_17009,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELF_17008
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXFAST_16977,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_FASTCARRY_17005
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELG_16994,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELF_17008,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYAND_17006
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXG2_17004,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_FASTCARRY_17005,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYAND_17006,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXFAST_17007
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_LOGIC_ZERO_17002,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXF2_17003,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELG_16994,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXG2_17004
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_8_16993,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYSELG_16994
    );
  Inst_Pantalla_Result_2_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248
    );
  Inst_Pantalla_Result_2_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_1_XORF_17268,
      O => Inst_Pantalla_Result_2_1
    );
  Inst_Pantalla_Result_2_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_2_1_CYINIT_17267,
      I1 => Inst_Pantalla_Result_2_1_F,
      O => Inst_Pantalla_Result_2_1_XORF_17268
    );
  Inst_Pantalla_Result_2_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248,
      IB => Inst_Pantalla_Result_2_1_CYINIT_17267,
      SEL => Inst_Pantalla_Result_2_1_CYSELF_17254,
      O => Inst_Pantalla_Mcount_vPos_cy_2_Q
    );
  Inst_Pantalla_Result_2_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248,
      IB => Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248,
      SEL => Inst_Pantalla_Result_2_1_CYSELF_17254,
      O => Inst_Pantalla_Result_2_1_CYMUXF2_17249
    );
  Inst_Pantalla_Result_2_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_1_Q,
      O => Inst_Pantalla_Result_2_1_CYINIT_17267
    );
  Inst_Pantalla_Result_2_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_1_F,
      O => Inst_Pantalla_Result_2_1_CYSELF_17254
    );
  Inst_Pantalla_Result_2_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_1_XORG_17256,
      O => Inst_Pantalla_Result_3_1
    );
  Inst_Pantalla_Result_2_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_2_Q,
      I1 => Inst_Pantalla_Result_2_1_G,
      O => Inst_Pantalla_Result_2_1_XORG_17256
    );
  Inst_Pantalla_Result_2_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_1_CYMUXFAST_17253,
      O => Inst_Pantalla_Mcount_vPos_cy_3_Q
    );
  Inst_Pantalla_Result_2_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_1_Q,
      O => Inst_Pantalla_Result_2_1_FASTCARRY_17251
    );
  Inst_Pantalla_Result_2_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_2_1_CYSELG_17239,
      I1 => Inst_Pantalla_Result_2_1_CYSELF_17254,
      O => Inst_Pantalla_Result_2_1_CYAND_17252
    );
  Inst_Pantalla_Result_2_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_1_CYMUXG2_17250,
      IB => Inst_Pantalla_Result_2_1_FASTCARRY_17251,
      SEL => Inst_Pantalla_Result_2_1_CYAND_17252,
      O => Inst_Pantalla_Result_2_1_CYMUXFAST_17253
    );
  Inst_Pantalla_Result_2_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_1_LOGIC_ZERO_17248,
      IB => Inst_Pantalla_Result_2_1_CYMUXF2_17249,
      SEL => Inst_Pantalla_Result_2_1_CYSELG_17239,
      O => Inst_Pantalla_Result_2_1_CYMUXG2_17250
    );
  Inst_Pantalla_Result_2_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_1_G,
      O => Inst_Pantalla_Result_2_1_CYSELG_17239
    );
  Inst_Pantalla_RGB_cmp_le0014_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0014_CY0F_17028,
      IB => Inst_Pantalla_RGB_cmp_le0014_CYINIT_17029,
      SEL => Inst_Pantalla_RGB_cmp_le0014_CYSELF_17019,
      O => Inst_Pantalla_RGB_cmp_le0014
    );
  Inst_Pantalla_RGB_cmp_le0014_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_8_CYMUXFAST_17007,
      O => Inst_Pantalla_RGB_cmp_le0014_CYINIT_17029
    );
  Inst_Pantalla_RGB_cmp_le0014_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0014_CY0F_17028
    );
  Inst_Pantalla_RGB_cmp_le0014_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_8,
      O => Inst_Pantalla_RGB_cmp_le0014_CYSELF_17019
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO_17108
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO_17108,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO_17108,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELF_17114,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXF2_17109
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_7_17115,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELF_17114
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_CYMUXFAST_17082,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_FASTCARRY_17111
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELG_17102,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELF_17114,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYAND_17112
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXG2_17110,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_FASTCARRY_17111,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYAND_17112,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXFAST_17113
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_LOGIC_ZERO_17108,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXF2_17109,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELG_17102,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYMUXG2_17110
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_8_17101,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_10_CYSELG_17102
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_1_16041
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_3_16027
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO_16034
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO_16034,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO_16034,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELF_16040,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXF2_16035
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_1_16041,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELF_16040
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_3_CYMUXFAST_16006,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_FASTCARRY_16037
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELG_16028,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELF_16040,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYAND_16038
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXG2_16036,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_FASTCARRY_16037,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYAND_16038,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXFAST_16039
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_LOGIC_ZERO_16034,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXF2_16035,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELG_16028,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXG2_16036
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_3_16027,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYSELG_16028
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_5_16238
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_5_16224
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO_16231
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO_16231,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO_16231,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELF_16237,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXF2_16232
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_5_16238,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELF_16237
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXFAST_16202,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_FASTCARRY_16234
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELG_16225,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELF_16237,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYAND_16235
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXG2_16233,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_FASTCARRY_16234,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYAND_16235,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXFAST_16236
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_LOGIC_ZERO_16231,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXF2_16232,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELG_16225,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXG2_16233
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_5_16224,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYSELG_16225
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_3_16057
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_3_16071
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO_16064
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO_16064,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO_16064,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELF_16070,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXF2_16065
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_3_16071,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELF_16070
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_3_CYMUXFAST_16039,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_FASTCARRY_16067
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELG_16058,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELF_16070,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYAND_16068
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXG2_16066,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_FASTCARRY_16067,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYAND_16068,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXFAST_16069
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_LOGIC_ZERO_16064,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXF2_16065,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELG_16058,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXG2_16066
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_3_16057,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYSELG_16058
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_4_16254
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_5_16268
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO_16261
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO_16261,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO_16261,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELF_16267,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXF2_16262
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_5_16268,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELF_16267
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_5_CYMUXFAST_16236,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_FASTCARRY_16264
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELG_16255,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELF_16267,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYAND_16265
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXG2_16263,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_FASTCARRY_16264,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYAND_16265,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXFAST_16266
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_LOGIC_ZERO_16261,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXF2_16262,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELG_16255,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXG2_16263
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_4_16254,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYSELG_16255
    );
  Inst_Pantalla_hPos_8_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_8_rt_16187
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_3
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ONE_16197
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ZERO_16213
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ZERO_16213,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ZERO_16213,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELF_16203,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXF2_16198
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_3,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELF_16203
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXFAST_16171,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_FASTCARRY_16200
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELG_16188,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELF_16203,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYAND_16201
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXG2_16199,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_FASTCARRY_16200,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYAND_16201,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXFAST_16202
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_LOGIC_ONE_16197,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXF2_16198,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELG_16188,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYMUXG2_16199
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_8_rt_16187,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_5_CYSELG_16188
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_1 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => Inst_Pantalla_hPos(3),
      ADR3 => Inst_Pantalla_hPos(4),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_1_16129
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_5
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ONE_16136
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ZERO_16151
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ZERO_16151,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYINIT_16150,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELF_16141,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_5
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_BXINV_16139,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYINIT_16150
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_5,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELF_16141
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_BXINV_16139
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_LOGIC_ONE_16136,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_5,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELG_16130,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYMUXG_16138
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_1_16129,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYSELG_16130
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_5
    );
  Inst_Pantalla_hPos_6_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ONE_16166
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ZERO_16182
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ZERO_16182,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ZERO_16182,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELF_16172,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXF2_16167
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_5,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELF_16172
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_5_CYMUXG_16138,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_FASTCARRY_16169
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELG_16157,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELF_16172,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYAND_16170
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXG2_16168,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_FASTCARRY_16169,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYAND_16170,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXFAST_16171
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_LOGIC_ONE_16166,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXF2_16167,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELG_16157,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYMUXG2_16168
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_5_CYSELG_16157
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_3_16101
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_2 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_2_16086
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO_16094
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO_16094,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO_16094,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELF_16100,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXF2_16095
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_3_16101,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELF_16100
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_3_CYMUXFAST_16069,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_FASTCARRY_16097
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELG_16087,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELF_16100,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYAND_16098
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXG2_16096,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_FASTCARRY_16097,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYAND_16098,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXFAST_16099
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_LOGIC_ZERO_16094,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXF2_16095,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELG_16087,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXG2_16096
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_2_16086,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYSELG_16087
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_2
    );
  Inst_Pantalla_RGB_cmp_le0004_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0004_CY0F_16120,
      IB => Inst_Pantalla_RGB_cmp_le0004_CYINIT_16121,
      SEL => Inst_Pantalla_RGB_cmp_le0004_CYSELF_16111,
      O => Inst_Pantalla_RGB_cmp_le0004
    );
  Inst_Pantalla_RGB_cmp_le0004_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_2_CYMUXFAST_16099,
      O => Inst_Pantalla_RGB_cmp_le0004_CYINIT_16121
    );
  Inst_Pantalla_RGB_cmp_le0004_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0004_CY0F_16120
    );
  Inst_Pantalla_RGB_cmp_le0004_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_2,
      O => Inst_Pantalla_RGB_cmp_le0004_CYSELF_16111
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_3_16282
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_4_16298
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO_16291
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO_16291,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO_16291,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELF_16297,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXF2_16292
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_4_16298,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELF_16297
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_4_CYMUXFAST_16266,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_FASTCARRY_16294
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELG_16283,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELF_16297,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYAND_16295
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXG2_16293,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_FASTCARRY_16294,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYAND_16295,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXFAST_16296
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_LOGIC_ZERO_16291,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXF2_16292,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELG_16283,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXG2_16293
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_3_16282,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYSELG_16283
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_6_16421
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO_16428
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO_16428,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO_16428,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELF_16434,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXF2_16429
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_6_16435,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELF_16434
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXFAST_16400,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_FASTCARRY_16431
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELG_16422,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELF_16434,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYAND_16432
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXG2_16430,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_FASTCARRY_16431,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYAND_16432,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXFAST_16433
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_LOGIC_ZERO_16428,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXF2_16429,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELG_16422,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXG2_16430
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_6_16421,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYSELG_16422
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_1
    );
  Inst_Pantalla_RGB_cmp_le0006_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0006_CY0F_16317,
      IB => Inst_Pantalla_RGB_cmp_le0006_CYINIT_16318,
      SEL => Inst_Pantalla_RGB_cmp_le0006_CYSELF_16308,
      O => Inst_Pantalla_RGB_cmp_le0006
    );
  Inst_Pantalla_RGB_cmp_le0006_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_1_CYMUXFAST_16296,
      O => Inst_Pantalla_RGB_cmp_le0006_CYINIT_16318
    );
  Inst_Pantalla_RGB_cmp_le0006_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0006_CY0F_16317
    );
  Inst_Pantalla_RGB_cmp_le0006_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_1,
      O => Inst_Pantalla_RGB_cmp_le0006_CYSELF_16308
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO_16458
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO_16458,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO_16458,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELF_16464,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXF2_16459
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_6_16465,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELF_16464
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_6_CYMUXFAST_16433,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_FASTCARRY_16461
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELG_16452,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELF_16464,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYAND_16462
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXG2_16460,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_FASTCARRY_16461,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYAND_16462,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXFAST_16463
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_LOGIC_ZERO_16458,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXF2_16459,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELG_16452,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXG2_16460
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_5_16451,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYSELG_16452
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_2
    );
  Inst_Pantalla_RGB_cmp_le0008_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0008_CY0F_16514,
      IB => Inst_Pantalla_RGB_cmp_le0008_CYINIT_16515,
      SEL => Inst_Pantalla_RGB_cmp_le0008_CYSELF_16505,
      O => Inst_Pantalla_RGB_cmp_le0008
    );
  Inst_Pantalla_RGB_cmp_le0008_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXFAST_16493,
      O => Inst_Pantalla_RGB_cmp_le0008_CYINIT_16515
    );
  Inst_Pantalla_RGB_cmp_le0008_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0008_CY0F_16514
    );
  Inst_Pantalla_RGB_cmp_le0008_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_2,
      O => Inst_Pantalla_RGB_cmp_le0008_CYSELF_16505
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ONE_16531
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ZERO_16545
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ZERO_16545,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYINIT_16544,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELF_16536,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_7
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_BXINV_16534,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYINIT_16544
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_7_16535,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELF_16536
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_BXINV_16534
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_LOGIC_ONE_16531,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_7,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELG_16523,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYMUXG_16533
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_2_16522,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYSELG_16523
    );
  Inst_Pantalla_hPos_5_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_6 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_6_16372
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ONE_16365
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ZERO_16379
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ZERO_16379,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ZERO_16379,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELF_16371,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXF2_16366
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_6_16372,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELF_16371
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYMUXG_16335,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_FASTCARRY_16368
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELG_16356,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELF_16371,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYAND_16369
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXG2_16367,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_FASTCARRY_16368,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYAND_16369,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXFAST_16370
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_LOGIC_ONE_16365,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXF2_16366,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELG_16356,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXG2_16367
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYSELG_16356
    );
  Inst_Pantalla_hPos_1_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_6
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ONE_16333
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ZERO_16348
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ZERO_16348,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYINIT_16347,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELF_16338,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_6
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_BXINV_16336,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYINIT_16347
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_6,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELF_16338
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_BXINV_16336
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_LOGIC_ONE_16333,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_6,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELG_16324,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYMUXG_16335
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_6_CYSELG_16324
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_4_16402
    );
  Inst_Pantalla_hPos_8_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ONE_16395
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ZERO_16410
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ZERO_16410,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ZERO_16410,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELF_16401,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXF2_16396
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_4_16402,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELF_16401
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_6_CYMUXFAST_16370,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_FASTCARRY_16398
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELG_16386,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELF_16401,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYAND_16399
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXG2_16397,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_FASTCARRY_16398,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYAND_16399,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXFAST_16400
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_LOGIC_ONE_16395,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXF2_16396,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELG_16386,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYMUXG2_16397
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_6_CYSELG_16386
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_2 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_2_16522
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_7_16535
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_6_16435
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_7_16568
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ONE_16561
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ZERO_16576
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ZERO_16576,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ZERO_16576,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELF_16567,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXF2_16562
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_7_16568,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELF_16567
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_7_CYMUXG_16533,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_FASTCARRY_16564
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELG_16554,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELF_16567,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYAND_16565
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXG2_16563,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_FASTCARRY_16564,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYAND_16565,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXFAST_16566
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_LOGIC_ONE_16561,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXF2_16562,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELG_16554,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXG2_16563
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_5_16553,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYSELG_16554
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_5 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_5_16553
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_5_16451
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_6_16465
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_5_16495
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO_16488
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO_16488,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO_16488,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELF_16494,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXF2_16489
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_5_16495,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELF_16494
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_5_CYMUXFAST_16463,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_FASTCARRY_16491
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELG_16480,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELF_16494,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYAND_16492
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXG2_16490,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_FASTCARRY_16491,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYAND_16492,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXFAST_16493
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_LOGIC_ZERO_16488,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXF2_16489,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELG_16480,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYMUXG2_16490
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_4_16479,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_2_CYSELG_16480
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_4_16479
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_7_16631
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO_16624
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO_16624,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO_16624,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELF_16630,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXF2_16625
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_7_16631,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELF_16630
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXFAST_16599,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_FASTCARRY_16627
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELG_16618,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELF_16630,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYAND_16628
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXG2_16626,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_FASTCARRY_16627,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYAND_16628,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXFAST_16629
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_LOGIC_ZERO_16624,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXF2_16625,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELG_16618,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXG2_16626
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_7_16617,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYSELG_16618
    );
  Inst_Pantalla_hPos_2_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_2_1_9254,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_2_1_rt_16687
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_8 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_0_1_9252,
      ADR1 => Inst_Pantalla_hPos_1_1_9253,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_8_16701
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ONE_16697
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ZERO_16711
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ZERO_16711,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYINIT_16710,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELF_16702,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_8
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_BXINV_16700,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYINIT_16710
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_8_16701,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELF_16702
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_BXINV_16700
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_LOGIC_ONE_16697,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_8,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELG_16688,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYMUXG_16699
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_2_1_rt_16687,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYSELG_16688
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_6_16645
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_7_16661
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO_16654
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO_16654,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO_16654,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELF_16660,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXF2_16655
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_7_16661,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELF_16660
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_7_CYMUXFAST_16629,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_FASTCARRY_16657
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELG_16646,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELF_16660,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYAND_16658
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXG2_16656,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_FASTCARRY_16657,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYAND_16658,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXFAST_16659
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_LOGIC_ZERO_16654,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXF2_16655,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELG_16646,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXG2_16656
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_6_16645,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYSELG_16646
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_5_16601
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO_16594
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO_16594,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO_16594,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELF_16600,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXF2_16595
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_5_16601,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELF_16600
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_7_CYMUXFAST_16566,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_FASTCARRY_16597
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELG_16588,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELF_16600,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYAND_16598
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXG2_16596,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_FASTCARRY_16597,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYAND_16598,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXFAST_16599
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_LOGIC_ZERO_16594,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXF2_16595,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELG_16588,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYMUXG2_16596
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_5_16587,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_7_CYSELG_16588
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => Inst_Pantalla_hPos(6),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_8_16736
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO_16729
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO_16729,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO_16729,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELF_16735,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXF2_16730
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_8_16736,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELF_16735
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_8_CYMUXG_16699,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_FASTCARRY_16732
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELG_16720,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELF_16735,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYAND_16733
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXG2_16731,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_FASTCARRY_16732,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYAND_16733,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXFAST_16734
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_LOGIC_ZERO_16729,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXF2_16730,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELG_16720,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXG2_16731
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_6,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYSELG_16720
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_7_16617
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_5_16587
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_7_16813
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_8_16827
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO_16820
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO_16820,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO_16820,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELF_16826,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXF2_16821
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_8_16827,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELF_16826
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXFAST_16795,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_FASTCARRY_16823
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELG_16814,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELF_16826,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYAND_16824
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXG2_16822,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_FASTCARRY_16823,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYAND_16824,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXFAST_16825
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_LOGIC_ZERO_16820,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXF2_16821,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELG_16814,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXG2_16822
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_7_16813,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYSELG_16814
    );
  Inst_Pantalla_RGB_cmp_le0010_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0010_CY0F_16680,
      IB => Inst_Pantalla_RGB_cmp_le0010_CYINIT_16681,
      SEL => Inst_Pantalla_RGB_cmp_le0010_CYSELF_16671,
      O => Inst_Pantalla_RGB_cmp_le0010
    );
  Inst_Pantalla_RGB_cmp_le0010_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_6_CYMUXFAST_16659,
      O => Inst_Pantalla_RGB_cmp_le0010_CYINIT_16681
    );
  Inst_Pantalla_RGB_cmp_le0010_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0010_CY0F_16680
    );
  Inst_Pantalla_RGB_cmp_le0010_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_6,
      O => Inst_Pantalla_RGB_cmp_le0010_CYSELF_16671
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_61_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_6
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_6
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_8_16783
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_8_16797
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO_16790
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO_16790,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO_16790,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELF_16796,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXF2_16791
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_8_16797,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELF_16796
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXFAST_16761,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_FASTCARRY_16793
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELG_16784,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELF_16796,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYAND_16794
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXG2_16792,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_FASTCARRY_16793,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYAND_16794,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXFAST_16795
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_LOGIC_ZERO_16790,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXF2_16791,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELG_16784,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYMUXG2_16792
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_8_16783,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_8_CYSELG_16784
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_6_16749
    );
  Inst_Pantalla_hPos_8_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ZERO_16756
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ONE_16772
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ONE_16772,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ONE_16772,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELF_16762,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXF2_16757
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_F,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELF_16762
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_8_CYMUXFAST_16734,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_FASTCARRY_16759
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELG_16750,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELF_16762,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYAND_16760
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXG2_16758,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_FASTCARRY_16759,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYAND_16760,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXFAST_16761
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_LOGIC_ZERO_16756,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXF2_16757,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELG_16750,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYMUXG2_16758
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_6_16749,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_8_CYSELG_16750
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ONE_16909
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ZERO_16924
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ZERO_16924,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ZERO_16924,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELF_16915,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXF2_16910
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_9_16916,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELF_16915
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYMUXG_16883,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_FASTCARRY_16912
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELG_16901,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELF_16915,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYAND_16913
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXG2_16911,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_FASTCARRY_16912,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYAND_16913,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXFAST_16914
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_LOGIC_ONE_16909,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXF2_16910,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELG_16901,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXG2_16911
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_7_16900,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYSELG_16901
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO_16972
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO_16972,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO_16972,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELF_16978,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXF2_16973
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_9_16979,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELF_16978
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXFAST_16947,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_FASTCARRY_16975
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELG_16966,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELF_16978,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYAND_16976
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXG2_16974,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_FASTCARRY_16975,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYAND_16976,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXFAST_16977
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_LOGIC_ZERO_16972,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXF2_16973,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELG_16966,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYMUXG2_16974
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_9_16965,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_9_CYSELG_16966
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_51_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_5
    );
  Inst_Pantalla_RGB_cmp_le0011_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0011_LOGIC_ZERO_16863
    );
  Inst_Pantalla_RGB_cmp_le0011_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0011_LOGIC_ZERO_16863,
      IB => Inst_Pantalla_RGB_cmp_le0011_LOGIC_ZERO_16863,
      SEL => Inst_Pantalla_RGB_cmp_le0011_CYSELF_16854,
      O => Inst_Pantalla_RGB_cmp_le0011_CYMUXF2_16849
    );
  Inst_Pantalla_RGB_cmp_le0011_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_7_16855,
      O => Inst_Pantalla_RGB_cmp_le0011_CYSELF_16854
    );
  Inst_Pantalla_RGB_cmp_le0011_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0011_CYMUXFAST_16853,
      O => Inst_Pantalla_RGB_cmp_le0011
    );
  Inst_Pantalla_RGB_cmp_le0011_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_7_CYMUXFAST_16825,
      O => Inst_Pantalla_RGB_cmp_le0011_FASTCARRY_16851
    );
  Inst_Pantalla_RGB_cmp_le0011_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0011_CYSELG_16839,
      I1 => Inst_Pantalla_RGB_cmp_le0011_CYSELF_16854,
      O => Inst_Pantalla_RGB_cmp_le0011_CYAND_16852
    );
  Inst_Pantalla_RGB_cmp_le0011_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0011_CYMUXG2_16850,
      IB => Inst_Pantalla_RGB_cmp_le0011_FASTCARRY_16851,
      SEL => Inst_Pantalla_RGB_cmp_le0011_CYAND_16852,
      O => Inst_Pantalla_RGB_cmp_le0011_CYMUXFAST_16853
    );
  Inst_Pantalla_RGB_cmp_le0011_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0011_CY0G_16848,
      IB => Inst_Pantalla_RGB_cmp_le0011_CYMUXF2_16849,
      SEL => Inst_Pantalla_RGB_cmp_le0011_CYSELG_16839,
      O => Inst_Pantalla_RGB_cmp_le0011_CYMUXG2_16850
    );
  Inst_Pantalla_RGB_cmp_le0011_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0011_CY0G_16848
    );
  Inst_Pantalla_RGB_cmp_le0011_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_5,
      O => Inst_Pantalla_RGB_cmp_le0011_CYSELG_16839
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ONE_16881
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ZERO_16893
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ZERO_16893,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYINIT_16892,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELF_16886,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_9
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_BXINV_16884,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYINIT_16892
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_9_16885,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELF_16886
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_BXINV_16884
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_LOGIC_ONE_16881,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_9,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELG_16872,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYMUXG_16883
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_CYSELG_16872
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO_16942
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO_16942,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO_16942,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELF_16948,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXF2_16943
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_6_16949,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELF_16948
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_9_CYMUXFAST_16914,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_FASTCARRY_16945
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELG_16936,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELF_16948,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYAND_16946
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXG2_16944,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_FASTCARRY_16945,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYAND_16946,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXFAST_16947
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_LOGIC_ZERO_16942,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXF2_16943,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELG_16936,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYMUXG2_16944
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_7_16935,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_9_CYSELG_16936
    );
  Inst_Pantalla_Result_10_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400
    );
  Inst_Pantalla_Result_10_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_1_XORF_17420,
      O => Inst_Pantalla_Result_10_1
    );
  Inst_Pantalla_Result_10_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_10_1_CYINIT_17419,
      I1 => Inst_Pantalla_Result_10_1_F,
      O => Inst_Pantalla_Result_10_1_XORF_17420
    );
  Inst_Pantalla_Result_10_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400,
      IB => Inst_Pantalla_Result_10_1_CYINIT_17419,
      SEL => Inst_Pantalla_Result_10_1_CYSELF_17406,
      O => Inst_Pantalla_Mcount_vPos_cy_10_Q
    );
  Inst_Pantalla_Result_10_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400,
      IB => Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400,
      SEL => Inst_Pantalla_Result_10_1_CYSELF_17406,
      O => Inst_Pantalla_Result_10_1_CYMUXF2_17401
    );
  Inst_Pantalla_Result_10_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_9_Q,
      O => Inst_Pantalla_Result_10_1_CYINIT_17419
    );
  Inst_Pantalla_Result_10_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_1_F,
      O => Inst_Pantalla_Result_10_1_CYSELF_17406
    );
  Inst_Pantalla_Result_10_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_1_XORG_17408,
      O => Inst_Pantalla_Result_11_1
    );
  Inst_Pantalla_Result_10_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_10_Q,
      I1 => Inst_Pantalla_Result_10_1_G,
      O => Inst_Pantalla_Result_10_1_XORG_17408
    );
  Inst_Pantalla_Result_10_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_1_CYMUXFAST_17405,
      O => Inst_Pantalla_Mcount_vPos_cy_11_Q
    );
  Inst_Pantalla_Result_10_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_9_Q,
      O => Inst_Pantalla_Result_10_1_FASTCARRY_17403
    );
  Inst_Pantalla_Result_10_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_10_1_CYSELG_17391,
      I1 => Inst_Pantalla_Result_10_1_CYSELF_17406,
      O => Inst_Pantalla_Result_10_1_CYAND_17404
    );
  Inst_Pantalla_Result_10_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_1_CYMUXG2_17402,
      IB => Inst_Pantalla_Result_10_1_FASTCARRY_17403,
      SEL => Inst_Pantalla_Result_10_1_CYAND_17404,
      O => Inst_Pantalla_Result_10_1_CYMUXFAST_17405
    );
  Inst_Pantalla_Result_10_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_1_LOGIC_ZERO_17400,
      IB => Inst_Pantalla_Result_10_1_CYMUXF2_17401,
      SEL => Inst_Pantalla_Result_10_1_CYSELG_17391,
      O => Inst_Pantalla_Result_10_1_CYMUXG2_17402
    );
  Inst_Pantalla_Result_10_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_1_G,
      O => Inst_Pantalla_Result_10_1_CYSELG_17391
    );
  Inst_Pantalla_Result_6_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324
    );
  Inst_Pantalla_Result_6_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_1_XORF_17344,
      O => Inst_Pantalla_Result_6_1
    );
  Inst_Pantalla_Result_6_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_6_1_CYINIT_17343,
      I1 => Inst_Pantalla_Result_6_1_F,
      O => Inst_Pantalla_Result_6_1_XORF_17344
    );
  Inst_Pantalla_Result_6_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324,
      IB => Inst_Pantalla_Result_6_1_CYINIT_17343,
      SEL => Inst_Pantalla_Result_6_1_CYSELF_17330,
      O => Inst_Pantalla_Mcount_vPos_cy_6_Q
    );
  Inst_Pantalla_Result_6_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324,
      IB => Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324,
      SEL => Inst_Pantalla_Result_6_1_CYSELF_17330,
      O => Inst_Pantalla_Result_6_1_CYMUXF2_17325
    );
  Inst_Pantalla_Result_6_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_5_Q,
      O => Inst_Pantalla_Result_6_1_CYINIT_17343
    );
  Inst_Pantalla_Result_6_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_1_F,
      O => Inst_Pantalla_Result_6_1_CYSELF_17330
    );
  Inst_Pantalla_Result_6_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_1_XORG_17332,
      O => Inst_Pantalla_Result_7_1
    );
  Inst_Pantalla_Result_6_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_6_Q,
      I1 => Inst_Pantalla_Result_6_1_G,
      O => Inst_Pantalla_Result_6_1_XORG_17332
    );
  Inst_Pantalla_Result_6_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_1_CYMUXFAST_17329,
      O => Inst_Pantalla_Mcount_vPos_cy_7_Q
    );
  Inst_Pantalla_Result_6_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_5_Q,
      O => Inst_Pantalla_Result_6_1_FASTCARRY_17327
    );
  Inst_Pantalla_Result_6_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_6_1_CYSELG_17315,
      I1 => Inst_Pantalla_Result_6_1_CYSELF_17330,
      O => Inst_Pantalla_Result_6_1_CYAND_17328
    );
  Inst_Pantalla_Result_6_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_1_CYMUXG2_17326,
      IB => Inst_Pantalla_Result_6_1_FASTCARRY_17327,
      SEL => Inst_Pantalla_Result_6_1_CYAND_17328,
      O => Inst_Pantalla_Result_6_1_CYMUXFAST_17329
    );
  Inst_Pantalla_Result_6_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_1_LOGIC_ZERO_17324,
      IB => Inst_Pantalla_Result_6_1_CYMUXF2_17325,
      SEL => Inst_Pantalla_Result_6_1_CYSELG_17315,
      O => Inst_Pantalla_Result_6_1_CYMUXG2_17326
    );
  Inst_Pantalla_Result_6_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_1_G,
      O => Inst_Pantalla_Result_6_1_CYSELG_17315
    );
  Inst_Pantalla_Result_16_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514
    );
  Inst_Pantalla_Result_16_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_1_XORF_17534,
      O => Inst_Pantalla_Result_16_1
    );
  Inst_Pantalla_Result_16_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_16_1_CYINIT_17533,
      I1 => Inst_Pantalla_Result_16_1_F,
      O => Inst_Pantalla_Result_16_1_XORF_17534
    );
  Inst_Pantalla_Result_16_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514,
      IB => Inst_Pantalla_Result_16_1_CYINIT_17533,
      SEL => Inst_Pantalla_Result_16_1_CYSELF_17520,
      O => Inst_Pantalla_Mcount_vPos_cy_16_Q
    );
  Inst_Pantalla_Result_16_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514,
      IB => Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514,
      SEL => Inst_Pantalla_Result_16_1_CYSELF_17520,
      O => Inst_Pantalla_Result_16_1_CYMUXF2_17515
    );
  Inst_Pantalla_Result_16_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_15_Q,
      O => Inst_Pantalla_Result_16_1_CYINIT_17533
    );
  Inst_Pantalla_Result_16_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_1_F,
      O => Inst_Pantalla_Result_16_1_CYSELF_17520
    );
  Inst_Pantalla_Result_16_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_1_XORG_17522,
      O => Inst_Pantalla_Result_17_1
    );
  Inst_Pantalla_Result_16_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_16_Q,
      I1 => Inst_Pantalla_Result_16_1_G,
      O => Inst_Pantalla_Result_16_1_XORG_17522
    );
  Inst_Pantalla_Result_16_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_1_CYMUXFAST_17519,
      O => Inst_Pantalla_Mcount_vPos_cy_17_Q
    );
  Inst_Pantalla_Result_16_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_15_Q,
      O => Inst_Pantalla_Result_16_1_FASTCARRY_17517
    );
  Inst_Pantalla_Result_16_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_16_1_CYSELG_17505,
      I1 => Inst_Pantalla_Result_16_1_CYSELF_17520,
      O => Inst_Pantalla_Result_16_1_CYAND_17518
    );
  Inst_Pantalla_Result_16_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_1_CYMUXG2_17516,
      IB => Inst_Pantalla_Result_16_1_FASTCARRY_17517,
      SEL => Inst_Pantalla_Result_16_1_CYAND_17518,
      O => Inst_Pantalla_Result_16_1_CYMUXFAST_17519
    );
  Inst_Pantalla_Result_16_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_1_LOGIC_ZERO_17514,
      IB => Inst_Pantalla_Result_16_1_CYMUXF2_17515,
      SEL => Inst_Pantalla_Result_16_1_CYSELG_17505,
      O => Inst_Pantalla_Result_16_1_CYMUXG2_17516
    );
  Inst_Pantalla_Result_16_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_1_G,
      O => Inst_Pantalla_Result_16_1_CYSELG_17505
    );
  Inst_Pantalla_Result_12_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438
    );
  Inst_Pantalla_Result_12_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_1_XORF_17458,
      O => Inst_Pantalla_Result_12_1
    );
  Inst_Pantalla_Result_12_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_12_1_CYINIT_17457,
      I1 => Inst_Pantalla_Result_12_1_F,
      O => Inst_Pantalla_Result_12_1_XORF_17458
    );
  Inst_Pantalla_Result_12_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438,
      IB => Inst_Pantalla_Result_12_1_CYINIT_17457,
      SEL => Inst_Pantalla_Result_12_1_CYSELF_17444,
      O => Inst_Pantalla_Mcount_vPos_cy_12_Q
    );
  Inst_Pantalla_Result_12_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438,
      IB => Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438,
      SEL => Inst_Pantalla_Result_12_1_CYSELF_17444,
      O => Inst_Pantalla_Result_12_1_CYMUXF2_17439
    );
  Inst_Pantalla_Result_12_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_11_Q,
      O => Inst_Pantalla_Result_12_1_CYINIT_17457
    );
  Inst_Pantalla_Result_12_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_1_F,
      O => Inst_Pantalla_Result_12_1_CYSELF_17444
    );
  Inst_Pantalla_Result_12_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_1_XORG_17446,
      O => Inst_Pantalla_Result_13_1
    );
  Inst_Pantalla_Result_12_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_12_Q,
      I1 => Inst_Pantalla_Result_12_1_G,
      O => Inst_Pantalla_Result_12_1_XORG_17446
    );
  Inst_Pantalla_Result_12_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_1_CYMUXFAST_17443,
      O => Inst_Pantalla_Mcount_vPos_cy_13_Q
    );
  Inst_Pantalla_Result_12_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_11_Q,
      O => Inst_Pantalla_Result_12_1_FASTCARRY_17441
    );
  Inst_Pantalla_Result_12_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_12_1_CYSELG_17429,
      I1 => Inst_Pantalla_Result_12_1_CYSELF_17444,
      O => Inst_Pantalla_Result_12_1_CYAND_17442
    );
  Inst_Pantalla_Result_12_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_1_CYMUXG2_17440,
      IB => Inst_Pantalla_Result_12_1_FASTCARRY_17441,
      SEL => Inst_Pantalla_Result_12_1_CYAND_17442,
      O => Inst_Pantalla_Result_12_1_CYMUXFAST_17443
    );
  Inst_Pantalla_Result_12_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_1_LOGIC_ZERO_17438,
      IB => Inst_Pantalla_Result_12_1_CYMUXF2_17439,
      SEL => Inst_Pantalla_Result_12_1_CYSELG_17429,
      O => Inst_Pantalla_Result_12_1_CYMUXG2_17440
    );
  Inst_Pantalla_Result_12_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_1_G,
      O => Inst_Pantalla_Result_12_1_CYSELG_17429
    );
  Inst_Pantalla_Result_4_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286
    );
  Inst_Pantalla_Result_4_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_1_XORF_17306,
      O => Inst_Pantalla_Result_4_1
    );
  Inst_Pantalla_Result_4_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_4_1_CYINIT_17305,
      I1 => Inst_Pantalla_Result_4_1_F,
      O => Inst_Pantalla_Result_4_1_XORF_17306
    );
  Inst_Pantalla_Result_4_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286,
      IB => Inst_Pantalla_Result_4_1_CYINIT_17305,
      SEL => Inst_Pantalla_Result_4_1_CYSELF_17292,
      O => Inst_Pantalla_Mcount_vPos_cy_4_Q
    );
  Inst_Pantalla_Result_4_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286,
      IB => Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286,
      SEL => Inst_Pantalla_Result_4_1_CYSELF_17292,
      O => Inst_Pantalla_Result_4_1_CYMUXF2_17287
    );
  Inst_Pantalla_Result_4_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_3_Q,
      O => Inst_Pantalla_Result_4_1_CYINIT_17305
    );
  Inst_Pantalla_Result_4_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_1_F,
      O => Inst_Pantalla_Result_4_1_CYSELF_17292
    );
  Inst_Pantalla_Result_4_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_1_XORG_17294,
      O => Inst_Pantalla_Result_5_1
    );
  Inst_Pantalla_Result_4_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_4_Q,
      I1 => Inst_Pantalla_Result_4_1_G,
      O => Inst_Pantalla_Result_4_1_XORG_17294
    );
  Inst_Pantalla_Result_4_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_1_CYMUXFAST_17291,
      O => Inst_Pantalla_Mcount_vPos_cy_5_Q
    );
  Inst_Pantalla_Result_4_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_3_Q,
      O => Inst_Pantalla_Result_4_1_FASTCARRY_17289
    );
  Inst_Pantalla_Result_4_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_4_1_CYSELG_17277,
      I1 => Inst_Pantalla_Result_4_1_CYSELF_17292,
      O => Inst_Pantalla_Result_4_1_CYAND_17290
    );
  Inst_Pantalla_Result_4_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_1_CYMUXG2_17288,
      IB => Inst_Pantalla_Result_4_1_FASTCARRY_17289,
      SEL => Inst_Pantalla_Result_4_1_CYAND_17290,
      O => Inst_Pantalla_Result_4_1_CYMUXFAST_17291
    );
  Inst_Pantalla_Result_4_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_1_LOGIC_ZERO_17286,
      IB => Inst_Pantalla_Result_4_1_CYMUXF2_17287,
      SEL => Inst_Pantalla_Result_4_1_CYSELG_17277,
      O => Inst_Pantalla_Result_4_1_CYMUXG2_17288
    );
  Inst_Pantalla_Result_4_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_1_G,
      O => Inst_Pantalla_Result_4_1_CYSELG_17277
    );
  Inst_Pantalla_Result_14_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476
    );
  Inst_Pantalla_Result_14_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_1_XORF_17496,
      O => Inst_Pantalla_Result_14_1
    );
  Inst_Pantalla_Result_14_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_14_1_CYINIT_17495,
      I1 => Inst_Pantalla_Result_14_1_F,
      O => Inst_Pantalla_Result_14_1_XORF_17496
    );
  Inst_Pantalla_Result_14_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476,
      IB => Inst_Pantalla_Result_14_1_CYINIT_17495,
      SEL => Inst_Pantalla_Result_14_1_CYSELF_17482,
      O => Inst_Pantalla_Mcount_vPos_cy_14_Q
    );
  Inst_Pantalla_Result_14_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476,
      IB => Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476,
      SEL => Inst_Pantalla_Result_14_1_CYSELF_17482,
      O => Inst_Pantalla_Result_14_1_CYMUXF2_17477
    );
  Inst_Pantalla_Result_14_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_13_Q,
      O => Inst_Pantalla_Result_14_1_CYINIT_17495
    );
  Inst_Pantalla_Result_14_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_1_F,
      O => Inst_Pantalla_Result_14_1_CYSELF_17482
    );
  Inst_Pantalla_Result_14_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_1_XORG_17484,
      O => Inst_Pantalla_Result_15_1
    );
  Inst_Pantalla_Result_14_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_14_Q,
      I1 => Inst_Pantalla_Result_14_1_G,
      O => Inst_Pantalla_Result_14_1_XORG_17484
    );
  Inst_Pantalla_Result_14_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_1_CYMUXFAST_17481,
      O => Inst_Pantalla_Mcount_vPos_cy_15_Q
    );
  Inst_Pantalla_Result_14_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_13_Q,
      O => Inst_Pantalla_Result_14_1_FASTCARRY_17479
    );
  Inst_Pantalla_Result_14_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_14_1_CYSELG_17467,
      I1 => Inst_Pantalla_Result_14_1_CYSELF_17482,
      O => Inst_Pantalla_Result_14_1_CYAND_17480
    );
  Inst_Pantalla_Result_14_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_1_CYMUXG2_17478,
      IB => Inst_Pantalla_Result_14_1_FASTCARRY_17479,
      SEL => Inst_Pantalla_Result_14_1_CYAND_17480,
      O => Inst_Pantalla_Result_14_1_CYMUXFAST_17481
    );
  Inst_Pantalla_Result_14_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_1_LOGIC_ZERO_17476,
      IB => Inst_Pantalla_Result_14_1_CYMUXF2_17477,
      SEL => Inst_Pantalla_Result_14_1_CYSELG_17467,
      O => Inst_Pantalla_Result_14_1_CYMUXG2_17478
    );
  Inst_Pantalla_Result_14_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_1_G,
      O => Inst_Pantalla_Result_14_1_CYSELG_17467
    );
  Inst_Pantalla_Result_8_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362
    );
  Inst_Pantalla_Result_8_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_1_XORF_17382,
      O => Inst_Pantalla_Result_8_1
    );
  Inst_Pantalla_Result_8_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_8_1_CYINIT_17381,
      I1 => Inst_Pantalla_Result_8_1_F,
      O => Inst_Pantalla_Result_8_1_XORF_17382
    );
  Inst_Pantalla_Result_8_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362,
      IB => Inst_Pantalla_Result_8_1_CYINIT_17381,
      SEL => Inst_Pantalla_Result_8_1_CYSELF_17368,
      O => Inst_Pantalla_Mcount_vPos_cy_8_Q
    );
  Inst_Pantalla_Result_8_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362,
      IB => Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362,
      SEL => Inst_Pantalla_Result_8_1_CYSELF_17368,
      O => Inst_Pantalla_Result_8_1_CYMUXF2_17363
    );
  Inst_Pantalla_Result_8_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_7_Q,
      O => Inst_Pantalla_Result_8_1_CYINIT_17381
    );
  Inst_Pantalla_Result_8_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_1_F,
      O => Inst_Pantalla_Result_8_1_CYSELF_17368
    );
  Inst_Pantalla_Result_8_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_1_XORG_17370,
      O => Inst_Pantalla_Result_9_1
    );
  Inst_Pantalla_Result_8_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_8_Q,
      I1 => Inst_Pantalla_Result_8_1_G,
      O => Inst_Pantalla_Result_8_1_XORG_17370
    );
  Inst_Pantalla_Result_8_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_1_CYMUXFAST_17367,
      O => Inst_Pantalla_Mcount_vPos_cy_9_Q
    );
  Inst_Pantalla_Result_8_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_7_Q,
      O => Inst_Pantalla_Result_8_1_FASTCARRY_17365
    );
  Inst_Pantalla_Result_8_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_8_1_CYSELG_17353,
      I1 => Inst_Pantalla_Result_8_1_CYSELF_17368,
      O => Inst_Pantalla_Result_8_1_CYAND_17366
    );
  Inst_Pantalla_Result_8_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_1_CYMUXG2_17364,
      IB => Inst_Pantalla_Result_8_1_FASTCARRY_17365,
      SEL => Inst_Pantalla_Result_8_1_CYAND_17366,
      O => Inst_Pantalla_Result_8_1_CYMUXFAST_17367
    );
  Inst_Pantalla_Result_8_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_1_LOGIC_ZERO_17362,
      IB => Inst_Pantalla_Result_8_1_CYMUXF2_17363,
      SEL => Inst_Pantalla_Result_8_1_CYSELG_17353,
      O => Inst_Pantalla_Result_8_1_CYMUXG2_17364
    );
  Inst_Pantalla_Result_8_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_1_G,
      O => Inst_Pantalla_Result_8_1_CYSELG_17353
    );
  Inst_Pantalla_Result_28_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742
    );
  Inst_Pantalla_Result_28_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_1_XORF_17762,
      O => Inst_Pantalla_Result_28_1
    );
  Inst_Pantalla_Result_28_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_28_1_CYINIT_17761,
      I1 => Inst_Pantalla_Result_28_1_F,
      O => Inst_Pantalla_Result_28_1_XORF_17762
    );
  Inst_Pantalla_Result_28_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742,
      IB => Inst_Pantalla_Result_28_1_CYINIT_17761,
      SEL => Inst_Pantalla_Result_28_1_CYSELF_17748,
      O => Inst_Pantalla_Mcount_vPos_cy_28_Q
    );
  Inst_Pantalla_Result_28_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742,
      IB => Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742,
      SEL => Inst_Pantalla_Result_28_1_CYSELF_17748,
      O => Inst_Pantalla_Result_28_1_CYMUXF2_17743
    );
  Inst_Pantalla_Result_28_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_27_Q,
      O => Inst_Pantalla_Result_28_1_CYINIT_17761
    );
  Inst_Pantalla_Result_28_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_1_F,
      O => Inst_Pantalla_Result_28_1_CYSELF_17748
    );
  Inst_Pantalla_Result_28_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_1_XORG_17750,
      O => Inst_Pantalla_Result_29_1
    );
  Inst_Pantalla_Result_28_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_28_Q,
      I1 => Inst_Pantalla_Result_28_1_G,
      O => Inst_Pantalla_Result_28_1_XORG_17750
    );
  Inst_Pantalla_Result_28_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_27_Q,
      O => Inst_Pantalla_Result_28_1_FASTCARRY_17745
    );
  Inst_Pantalla_Result_28_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_28_1_CYSELG_17733,
      I1 => Inst_Pantalla_Result_28_1_CYSELF_17748,
      O => Inst_Pantalla_Result_28_1_CYAND_17746
    );
  Inst_Pantalla_Result_28_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_1_CYMUXG2_17744,
      IB => Inst_Pantalla_Result_28_1_FASTCARRY_17745,
      SEL => Inst_Pantalla_Result_28_1_CYAND_17746,
      O => Inst_Pantalla_Result_28_1_CYMUXFAST_17747
    );
  Inst_Pantalla_Result_28_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_1_LOGIC_ZERO_17742,
      IB => Inst_Pantalla_Result_28_1_CYMUXF2_17743,
      SEL => Inst_Pantalla_Result_28_1_CYSELG_17733,
      O => Inst_Pantalla_Result_28_1_CYMUXG2_17744
    );
  Inst_Pantalla_Result_28_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_1_G,
      O => Inst_Pantalla_Result_28_1_CYSELG_17733
    );
  Inst_Pantalla_Result_30_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_30_1_LOGIC_ZERO_17792
    );
  Inst_Pantalla_Result_30_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_1_XORF_17793,
      O => Inst_Pantalla_Result_30_1
    );
  Inst_Pantalla_Result_30_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_30_1_CYINIT_17791,
      I1 => Inst_Pantalla_Result_30_1_F,
      O => Inst_Pantalla_Result_30_1_XORF_17793
    );
  Inst_Pantalla_Result_30_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_30_1_LOGIC_ZERO_17792,
      IB => Inst_Pantalla_Result_30_1_CYINIT_17791,
      SEL => Inst_Pantalla_Result_30_1_CYSELF_17782,
      O => Inst_Pantalla_Mcount_vPos_cy_30_Q
    );
  Inst_Pantalla_Result_30_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_1_CYMUXFAST_17747,
      O => Inst_Pantalla_Result_30_1_CYINIT_17791
    );
  Inst_Pantalla_Result_30_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_1_F,
      O => Inst_Pantalla_Result_30_1_CYSELF_17782
    );
  Inst_Pantalla_Result_30_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_1_XORG_17779,
      O => Inst_Pantalla_Result_31_1
    );
  Inst_Pantalla_Result_30_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_30_Q,
      I1 => Inst_Pantalla_vPos_31_rt_17776,
      O => Inst_Pantalla_Result_30_1_XORG_17779
    );
  Inst_Pantalla_Result_22_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628
    );
  Inst_Pantalla_Result_22_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_1_XORF_17648,
      O => Inst_Pantalla_Result_22_1
    );
  Inst_Pantalla_Result_22_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_22_1_CYINIT_17647,
      I1 => Inst_Pantalla_Result_22_1_F,
      O => Inst_Pantalla_Result_22_1_XORF_17648
    );
  Inst_Pantalla_Result_22_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628,
      IB => Inst_Pantalla_Result_22_1_CYINIT_17647,
      SEL => Inst_Pantalla_Result_22_1_CYSELF_17634,
      O => Inst_Pantalla_Mcount_vPos_cy_22_Q
    );
  Inst_Pantalla_Result_22_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628,
      IB => Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628,
      SEL => Inst_Pantalla_Result_22_1_CYSELF_17634,
      O => Inst_Pantalla_Result_22_1_CYMUXF2_17629
    );
  Inst_Pantalla_Result_22_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_21_Q,
      O => Inst_Pantalla_Result_22_1_CYINIT_17647
    );
  Inst_Pantalla_Result_22_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_1_F,
      O => Inst_Pantalla_Result_22_1_CYSELF_17634
    );
  Inst_Pantalla_Result_22_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_1_XORG_17636,
      O => Inst_Pantalla_Result_23_1
    );
  Inst_Pantalla_Result_22_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_22_Q,
      I1 => Inst_Pantalla_Result_22_1_G,
      O => Inst_Pantalla_Result_22_1_XORG_17636
    );
  Inst_Pantalla_Result_22_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_1_CYMUXFAST_17633,
      O => Inst_Pantalla_Mcount_vPos_cy_23_Q
    );
  Inst_Pantalla_Result_22_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_21_Q,
      O => Inst_Pantalla_Result_22_1_FASTCARRY_17631
    );
  Inst_Pantalla_Result_22_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_22_1_CYSELG_17619,
      I1 => Inst_Pantalla_Result_22_1_CYSELF_17634,
      O => Inst_Pantalla_Result_22_1_CYAND_17632
    );
  Inst_Pantalla_Result_22_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_1_CYMUXG2_17630,
      IB => Inst_Pantalla_Result_22_1_FASTCARRY_17631,
      SEL => Inst_Pantalla_Result_22_1_CYAND_17632,
      O => Inst_Pantalla_Result_22_1_CYMUXFAST_17633
    );
  Inst_Pantalla_Result_22_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_1_LOGIC_ZERO_17628,
      IB => Inst_Pantalla_Result_22_1_CYMUXF2_17629,
      SEL => Inst_Pantalla_Result_22_1_CYSELG_17619,
      O => Inst_Pantalla_Result_22_1_CYMUXG2_17630
    );
  Inst_Pantalla_Result_22_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_1_G,
      O => Inst_Pantalla_Result_22_1_CYSELG_17619
    );
  Inst_Pantalla_Result_26_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704
    );
  Inst_Pantalla_Result_26_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_1_XORF_17724,
      O => Inst_Pantalla_Result_26_1
    );
  Inst_Pantalla_Result_26_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_26_1_CYINIT_17723,
      I1 => Inst_Pantalla_Result_26_1_F,
      O => Inst_Pantalla_Result_26_1_XORF_17724
    );
  Inst_Pantalla_Result_26_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704,
      IB => Inst_Pantalla_Result_26_1_CYINIT_17723,
      SEL => Inst_Pantalla_Result_26_1_CYSELF_17710,
      O => Inst_Pantalla_Mcount_vPos_cy_26_Q
    );
  Inst_Pantalla_Result_26_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704,
      IB => Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704,
      SEL => Inst_Pantalla_Result_26_1_CYSELF_17710,
      O => Inst_Pantalla_Result_26_1_CYMUXF2_17705
    );
  Inst_Pantalla_Result_26_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_25_Q,
      O => Inst_Pantalla_Result_26_1_CYINIT_17723
    );
  Inst_Pantalla_Result_26_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_1_F,
      O => Inst_Pantalla_Result_26_1_CYSELF_17710
    );
  Inst_Pantalla_Result_26_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_1_XORG_17712,
      O => Inst_Pantalla_Result_27_1
    );
  Inst_Pantalla_Result_26_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_26_Q,
      I1 => Inst_Pantalla_Result_26_1_G,
      O => Inst_Pantalla_Result_26_1_XORG_17712
    );
  Inst_Pantalla_Result_26_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_1_CYMUXFAST_17709,
      O => Inst_Pantalla_Mcount_vPos_cy_27_Q
    );
  Inst_Pantalla_Result_26_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_25_Q,
      O => Inst_Pantalla_Result_26_1_FASTCARRY_17707
    );
  Inst_Pantalla_Result_26_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_26_1_CYSELG_17695,
      I1 => Inst_Pantalla_Result_26_1_CYSELF_17710,
      O => Inst_Pantalla_Result_26_1_CYAND_17708
    );
  Inst_Pantalla_Result_26_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_1_CYMUXG2_17706,
      IB => Inst_Pantalla_Result_26_1_FASTCARRY_17707,
      SEL => Inst_Pantalla_Result_26_1_CYAND_17708,
      O => Inst_Pantalla_Result_26_1_CYMUXFAST_17709
    );
  Inst_Pantalla_Result_26_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_1_LOGIC_ZERO_17704,
      IB => Inst_Pantalla_Result_26_1_CYMUXF2_17705,
      SEL => Inst_Pantalla_Result_26_1_CYSELG_17695,
      O => Inst_Pantalla_Result_26_1_CYMUXG2_17706
    );
  Inst_Pantalla_Result_26_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_1_G,
      O => Inst_Pantalla_Result_26_1_CYSELG_17695
    );
  Inst_Pantalla_Result_24_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666
    );
  Inst_Pantalla_Result_24_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_1_XORF_17686,
      O => Inst_Pantalla_Result_24_1
    );
  Inst_Pantalla_Result_24_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_24_1_CYINIT_17685,
      I1 => Inst_Pantalla_Result_24_1_F,
      O => Inst_Pantalla_Result_24_1_XORF_17686
    );
  Inst_Pantalla_Result_24_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666,
      IB => Inst_Pantalla_Result_24_1_CYINIT_17685,
      SEL => Inst_Pantalla_Result_24_1_CYSELF_17672,
      O => Inst_Pantalla_Mcount_vPos_cy_24_Q
    );
  Inst_Pantalla_Result_24_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666,
      IB => Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666,
      SEL => Inst_Pantalla_Result_24_1_CYSELF_17672,
      O => Inst_Pantalla_Result_24_1_CYMUXF2_17667
    );
  Inst_Pantalla_Result_24_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_23_Q,
      O => Inst_Pantalla_Result_24_1_CYINIT_17685
    );
  Inst_Pantalla_Result_24_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_1_F,
      O => Inst_Pantalla_Result_24_1_CYSELF_17672
    );
  Inst_Pantalla_Result_24_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_1_XORG_17674,
      O => Inst_Pantalla_Result_25_1
    );
  Inst_Pantalla_Result_24_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_24_Q,
      I1 => Inst_Pantalla_Result_24_1_G,
      O => Inst_Pantalla_Result_24_1_XORG_17674
    );
  Inst_Pantalla_Result_24_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_1_CYMUXFAST_17671,
      O => Inst_Pantalla_Mcount_vPos_cy_25_Q
    );
  Inst_Pantalla_Result_24_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_23_Q,
      O => Inst_Pantalla_Result_24_1_FASTCARRY_17669
    );
  Inst_Pantalla_Result_24_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_24_1_CYSELG_17657,
      I1 => Inst_Pantalla_Result_24_1_CYSELF_17672,
      O => Inst_Pantalla_Result_24_1_CYAND_17670
    );
  Inst_Pantalla_Result_24_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_1_CYMUXG2_17668,
      IB => Inst_Pantalla_Result_24_1_FASTCARRY_17669,
      SEL => Inst_Pantalla_Result_24_1_CYAND_17670,
      O => Inst_Pantalla_Result_24_1_CYMUXFAST_17671
    );
  Inst_Pantalla_Result_24_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_1_LOGIC_ZERO_17666,
      IB => Inst_Pantalla_Result_24_1_CYMUXF2_17667,
      SEL => Inst_Pantalla_Result_24_1_CYSELG_17657,
      O => Inst_Pantalla_Result_24_1_CYMUXG2_17668
    );
  Inst_Pantalla_Result_24_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_1_G,
      O => Inst_Pantalla_Result_24_1_CYSELG_17657
    );
  Inst_Pantalla_Result_20_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590
    );
  Inst_Pantalla_Result_20_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_1_XORF_17610,
      O => Inst_Pantalla_Result_20_1
    );
  Inst_Pantalla_Result_20_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_20_1_CYINIT_17609,
      I1 => Inst_Pantalla_Result_20_1_F,
      O => Inst_Pantalla_Result_20_1_XORF_17610
    );
  Inst_Pantalla_Result_20_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590,
      IB => Inst_Pantalla_Result_20_1_CYINIT_17609,
      SEL => Inst_Pantalla_Result_20_1_CYSELF_17596,
      O => Inst_Pantalla_Mcount_vPos_cy_20_Q
    );
  Inst_Pantalla_Result_20_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590,
      IB => Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590,
      SEL => Inst_Pantalla_Result_20_1_CYSELF_17596,
      O => Inst_Pantalla_Result_20_1_CYMUXF2_17591
    );
  Inst_Pantalla_Result_20_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_19_Q,
      O => Inst_Pantalla_Result_20_1_CYINIT_17609
    );
  Inst_Pantalla_Result_20_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_1_F,
      O => Inst_Pantalla_Result_20_1_CYSELF_17596
    );
  Inst_Pantalla_Result_20_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_1_XORG_17598,
      O => Inst_Pantalla_Result_21_1
    );
  Inst_Pantalla_Result_20_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_20_Q,
      I1 => Inst_Pantalla_Result_20_1_G,
      O => Inst_Pantalla_Result_20_1_XORG_17598
    );
  Inst_Pantalla_Result_20_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_1_CYMUXFAST_17595,
      O => Inst_Pantalla_Mcount_vPos_cy_21_Q
    );
  Inst_Pantalla_Result_20_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_19_Q,
      O => Inst_Pantalla_Result_20_1_FASTCARRY_17593
    );
  Inst_Pantalla_Result_20_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_20_1_CYSELG_17581,
      I1 => Inst_Pantalla_Result_20_1_CYSELF_17596,
      O => Inst_Pantalla_Result_20_1_CYAND_17594
    );
  Inst_Pantalla_Result_20_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_1_CYMUXG2_17592,
      IB => Inst_Pantalla_Result_20_1_FASTCARRY_17593,
      SEL => Inst_Pantalla_Result_20_1_CYAND_17594,
      O => Inst_Pantalla_Result_20_1_CYMUXFAST_17595
    );
  Inst_Pantalla_Result_20_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_1_LOGIC_ZERO_17590,
      IB => Inst_Pantalla_Result_20_1_CYMUXF2_17591,
      SEL => Inst_Pantalla_Result_20_1_CYSELG_17581,
      O => Inst_Pantalla_Result_20_1_CYMUXG2_17592
    );
  Inst_Pantalla_Result_20_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_1_G,
      O => Inst_Pantalla_Result_20_1_CYSELG_17581
    );
  Inst_Pantalla_Result_18_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552
    );
  Inst_Pantalla_Result_18_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_1_XORF_17572,
      O => Inst_Pantalla_Result_18_1
    );
  Inst_Pantalla_Result_18_1_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_18_1_CYINIT_17571,
      I1 => Inst_Pantalla_Result_18_1_F,
      O => Inst_Pantalla_Result_18_1_XORF_17572
    );
  Inst_Pantalla_Result_18_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552,
      IB => Inst_Pantalla_Result_18_1_CYINIT_17571,
      SEL => Inst_Pantalla_Result_18_1_CYSELF_17558,
      O => Inst_Pantalla_Mcount_vPos_cy_18_Q
    );
  Inst_Pantalla_Result_18_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552,
      IB => Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552,
      SEL => Inst_Pantalla_Result_18_1_CYSELF_17558,
      O => Inst_Pantalla_Result_18_1_CYMUXF2_17553
    );
  Inst_Pantalla_Result_18_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_17_Q,
      O => Inst_Pantalla_Result_18_1_CYINIT_17571
    );
  Inst_Pantalla_Result_18_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_1_F,
      O => Inst_Pantalla_Result_18_1_CYSELF_17558
    );
  Inst_Pantalla_Result_18_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_1_XORG_17560,
      O => Inst_Pantalla_Result_19_1
    );
  Inst_Pantalla_Result_18_1_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_vPos_cy_18_Q,
      I1 => Inst_Pantalla_Result_18_1_G,
      O => Inst_Pantalla_Result_18_1_XORG_17560
    );
  Inst_Pantalla_Result_18_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_1_CYMUXFAST_17557,
      O => Inst_Pantalla_Mcount_vPos_cy_19_Q
    );
  Inst_Pantalla_Result_18_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_cy_17_Q,
      O => Inst_Pantalla_Result_18_1_FASTCARRY_17555
    );
  Inst_Pantalla_Result_18_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_18_1_CYSELG_17543,
      I1 => Inst_Pantalla_Result_18_1_CYSELF_17558,
      O => Inst_Pantalla_Result_18_1_CYAND_17556
    );
  Inst_Pantalla_Result_18_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_1_CYMUXG2_17554,
      IB => Inst_Pantalla_Result_18_1_FASTCARRY_17555,
      SEL => Inst_Pantalla_Result_18_1_CYAND_17556,
      O => Inst_Pantalla_Result_18_1_CYMUXFAST_17557
    );
  Inst_Pantalla_Result_18_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_1_LOGIC_ZERO_17552,
      IB => Inst_Pantalla_Result_18_1_CYMUXF2_17553,
      SEL => Inst_Pantalla_Result_18_1_CYSELG_17543,
      O => Inst_Pantalla_Result_18_1_CYMUXG2_17554
    );
  Inst_Pantalla_Result_18_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_1_G,
      O => Inst_Pantalla_Result_18_1_CYSELG_17543
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_9 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_9_18045
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ONE_18038
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ZERO_18052
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ZERO_18052,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ZERO_18052,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELF_18044,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXF2_18039
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_9_18045,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELF_18044
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXFAST_18010,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_FASTCARRY_18041
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELG_18029,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELF_18044,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYAND_18042
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXG2_18040,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_FASTCARRY_18041,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYAND_18042,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXFAST_18043
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_LOGIC_ONE_18038,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXF2_18039,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELG_18029,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXG2_18040
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYSELG_18029
    );
  Inst_Pantalla_RGB_cmp_le0019_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0019_CY0F_17959,
      IB => Inst_Pantalla_RGB_cmp_le0019_CYINIT_17960,
      SEL => Inst_Pantalla_RGB_cmp_le0019_CYSELF_17950,
      O => Inst_Pantalla_RGB_cmp_le0019
    );
  Inst_Pantalla_RGB_cmp_le0019_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXFAST_17938,
      O => Inst_Pantalla_RGB_cmp_le0019_CYINIT_17960
    );
  Inst_Pantalla_RGB_cmp_le0019_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0019_CY0F_17959
    );
  Inst_Pantalla_RGB_cmp_le0019_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_10,
      O => Inst_Pantalla_RGB_cmp_le0019_CYSELF_17950
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ONE_18005
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ZERO_18021
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ZERO_18021,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ZERO_18021,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELF_18011,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXF2_18006
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_12,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELF_18011
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYMUXG_17977,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_FASTCARRY_18008
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELG_17997,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELF_18011,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYAND_18009
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXG2_18007,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_FASTCARRY_18008,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYAND_18009,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXFAST_18010
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_LOGIC_ONE_18005,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXF2_18006,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELG_17997,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYMUXG2_18007
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_8_17996,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_12_CYSELG_17997
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO_17903
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO_17903,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO_17903,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELF_17909,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXF2_17904
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_11_17910,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELF_17909
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXFAST_17878,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_FASTCARRY_17906
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELG_17897,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELF_17909,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYAND_17907
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXG2_17905,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_FASTCARRY_17906,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYAND_17907,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXFAST_17908
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_LOGIC_ZERO_17903,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXF2_17904,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELG_17897,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXG2_17905
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_11_17896,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYSELG_17897
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO_17873
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO_17873,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO_17873,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELF_17879,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXF2_17874
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_8_17880,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELF_17879
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXFAST_17846,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_FASTCARRY_17876
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELG_17867,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELF_17879,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYAND_17877
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXG2_17875,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_FASTCARRY_17876,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYAND_17877,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXFAST_17878
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_LOGIC_ZERO_17873,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXF2_17874,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELG_17867,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYMUXG2_17875
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_9_17866,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_11_CYSELG_17867
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ONE_17841
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ZERO_17855
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ZERO_17855,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ZERO_17855,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELF_17847,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXF2_17842
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_11_17848,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELF_17847
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYMUXG_17814,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_FASTCARRY_17844
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELG_17832,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELF_17847,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYAND_17845
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXG2_17843,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_FASTCARRY_17844,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYAND_17845,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXFAST_17846
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_LOGIC_ONE_17841,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXF2_17842,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELG_17832,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYMUXG2_17843
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_CYSELG_17832
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO_17933
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO_17933,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO_17933,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELF_17939,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXF2_17934
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_11_17940,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELF_17939
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_11_CYMUXFAST_17908,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_FASTCARRY_17936
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELG_17924,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELF_17939,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYAND_17937
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXG2_17935,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_FASTCARRY_17936,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYAND_17937,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXFAST_17938
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_LOGIC_ZERO_17933,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXF2_17934,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELG_17924,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYMUXG2_17935
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_10,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_10_CYSELG_17924
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ONE_17975
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ZERO_17990
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ZERO_17990,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYINIT_17989,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELF_17980,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_12
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_BXINV_17978,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYINIT_17989
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_12,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELF_17980
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_BXINV_17978
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_LOGIC_ONE_17975,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_12,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELG_17967,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYMUXG_17977
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_5_17966,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_12_CYSELG_17967
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ONE_17812
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ZERO_17824
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ZERO_17824,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYINIT_17823,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELF_17817,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_11
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_BXINV_17815,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYINIT_17823
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_11_17816,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELF_17817
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_BXINV_17815
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_LOGIC_ONE_17812,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_11,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELG_17804,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYMUXG_17814
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_4_17803,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_11_CYSELG_17804
    );
  Inst_Pantalla_RGB_cmp_le0022_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0022_CY0F_18156,
      IB => Inst_Pantalla_RGB_cmp_le0022_CYINIT_18157,
      SEL => Inst_Pantalla_RGB_cmp_le0022_CYSELF_18147,
      O => Inst_Pantalla_RGB_cmp_le0022
    );
  Inst_Pantalla_RGB_cmp_le0022_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXFAST_18135,
      O => Inst_Pantalla_RGB_cmp_le0022_CYINIT_18157
    );
  Inst_Pantalla_RGB_cmp_le0022_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0022_CY0F_18156
    );
  Inst_Pantalla_RGB_cmp_le0022_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_3,
      O => Inst_Pantalla_RGB_cmp_le0022_CYSELF_18147
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_3
    );
  Inst_Pantalla_hPos_3_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_13_18177
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ONE_18173
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ZERO_18187
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ZERO_18187,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYINIT_18186,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELF_18178,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_13
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_BXINV_18176,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYINIT_18186
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_13_18177,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELF_18178
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_BXINV_18176
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_LOGIC_ONE_18173,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_13,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELG_18164,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYMUXG_18175
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYSELG_18164
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_13_18304
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO_18297
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO_18297,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO_18297,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELF_18303,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXF2_18298
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_13_18304,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELF_18303
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXFAST_18272,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_FASTCARRY_18300
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELG_18291,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELF_18303,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYAND_18301
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXG2_18299,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_FASTCARRY_18300,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYAND_18301,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXFAST_18302
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_LOGIC_ZERO_18297,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXF2_18298,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELG_18291,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXG2_18299
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_12_18290,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYSELG_18291
    );
  Inst_Pantalla_hPos_6_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_13_18210
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ONE_18203
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ZERO_18218
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ZERO_18218,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ZERO_18218,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELF_18209,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXF2_18204
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_13_18210,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELF_18209
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_13_CYMUXG_18175,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_FASTCARRY_18206
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELG_18194,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELF_18209,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYAND_18207
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXG2_18205,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_FASTCARRY_18206,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYAND_18207,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXFAST_18208
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_LOGIC_ONE_18203,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXF2_18204,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELG_18194,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXG2_18205
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYSELG_18194
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_12_18107
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO_18100
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO_18100,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO_18100,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELF_18106,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXF2_18101
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_12_18107,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELF_18106
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXFAST_18075,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_FASTCARRY_18103
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELG_18094,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELF_18106,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYAND_18104
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXG2_18102,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_FASTCARRY_18103,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYAND_18104,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXFAST_18105
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_LOGIC_ZERO_18100,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXF2_18101,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELG_18094,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXG2_18102
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_11_18093,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYSELG_18094
    );
  Inst_Pantalla_hPos_9_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_10 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_10_18241
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ONE_18234
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ZERO_18249
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ZERO_18249,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ZERO_18249,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELF_18240,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXF2_18235
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_10_18241,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELF_18240
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_13_CYMUXFAST_18208,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_FASTCARRY_18237
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELG_18225,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELF_18240,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYAND_18238
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXG2_18236,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_FASTCARRY_18237,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYAND_18238,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXFAST_18239
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_LOGIC_ONE_18234,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXF2_18235,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELG_18225,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXG2_18236
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYSELG_18225
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_13_18274
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO_18267
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO_18267,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO_18267,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELF_18273,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXF2_18268
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_13_18274,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELF_18273
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_13_CYMUXFAST_18239,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_FASTCARRY_18270
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELG_18261,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELF_18273,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYAND_18271
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXG2_18269,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_FASTCARRY_18270,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYAND_18271,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXFAST_18272
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_LOGIC_ZERO_18267,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXF2_18268,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELG_18261,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYMUXG2_18269
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_13_18260,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_13_CYSELG_18261
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_13_18260
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_12_18063
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_12_18077
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO_18070
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO_18070,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO_18070,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELF_18076,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXF2_18071
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_12_18077,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELF_18076
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_CYMUXFAST_18043,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_FASTCARRY_18073
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELG_18064,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELF_18076,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYAND_18074
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXG2_18072,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_FASTCARRY_18073,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYAND_18074,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXFAST_18075
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_LOGIC_ZERO_18070,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXF2_18071,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELG_18064,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYMUXG2_18072
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_12_18063,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_12_CYSELG_18064
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_12_18290
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_11_18137
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO_18130
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO_18130,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO_18130,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELF_18136,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXF2_18131
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_11_18137,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELF_18136
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_11_CYMUXFAST_18105,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_FASTCARRY_18133
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELG_18121,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELF_18136,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYAND_18134
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXG2_18132,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_FASTCARRY_18133,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYAND_18134,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXFAST_18135
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_LOGIC_ZERO_18130,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXF2_18131,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELG_18121,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYMUXG2_18132
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_6,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_3_CYSELG_18121
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_12_18334
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO_18327
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO_18327,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO_18327,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELF_18333,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXF2_18328
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_12_18334,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELF_18333
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_12_CYMUXFAST_18302,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_FASTCARRY_18330
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELG_18318,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELF_18333,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYAND_18331
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXG2_18329,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_FASTCARRY_18330,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYAND_18331,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXFAST_18332
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_LOGIC_ZERO_18327,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXF2_18328,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELG_18318,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXG2_18329
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_7,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYSELG_18318
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_7
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_11_18093
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_6
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_41_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_4
    );
  Inst_Pantalla_RGB_cmp_le0023_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0023_CY0F_18353,
      IB => Inst_Pantalla_RGB_cmp_le0023_CYINIT_18354,
      SEL => Inst_Pantalla_RGB_cmp_le0023_CYSELF_18344,
      O => Inst_Pantalla_RGB_cmp_le0023
    );
  Inst_Pantalla_RGB_cmp_le0023_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_4_CYMUXFAST_18332,
      O => Inst_Pantalla_RGB_cmp_le0023_CYINIT_18354
    );
  Inst_Pantalla_RGB_cmp_le0023_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0023_CY0F_18353
    );
  Inst_Pantalla_RGB_cmp_le0023_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_4,
      O => Inst_Pantalla_RGB_cmp_le0023_CYSELF_18344
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_6 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => Inst_Pantalla_hPos(3),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_6_18361
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_14
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ONE_18369
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ZERO_18384
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ZERO_18384,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYINIT_18383,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELF_18374,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_14
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_BXINV_18372,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYINIT_18383
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_14,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELF_18374
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_BXINV_18372
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_LOGIC_ONE_18369,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_14,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELG_18362,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYMUXG_18371
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_6_18361,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYSELG_18362
    );
  Inst_Pantalla_hPos_6_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_14_18407
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ONE_18400
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ZERO_18415
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ZERO_18415,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ZERO_18415,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELF_18406,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXF2_18401
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_14_18407,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELF_18406
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_14_CYMUXG_18371,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_FASTCARRY_18403
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELG_18391,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELF_18406,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYAND_18404
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXG2_18402,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_FASTCARRY_18403,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYAND_18404,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXFAST_18405
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_LOGIC_ONE_18400,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXF2_18401,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELG_18391,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXG2_18402
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYSELG_18391
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_11 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_11_18438
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ONE_18431
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ZERO_18446
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ZERO_18446,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ZERO_18446,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELF_18437,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXF2_18432
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_11_18438,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELF_18437
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_14_CYMUXFAST_18405,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_FASTCARRY_18434
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELG_18422,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELF_18437,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYAND_18435
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXG2_18433,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_FASTCARRY_18434,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYAND_18435,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXFAST_18436
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_LOGIC_ONE_18431,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXF2_18432,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELG_18422,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXG2_18433
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYSELG_18422
    );
  Inst_Pantalla_hPos_9_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_14_18457
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_14_18471
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO_18464
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO_18464,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO_18464,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELF_18470,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXF2_18465
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_14_18471,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELF_18470
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_14_CYMUXFAST_18436,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_FASTCARRY_18467
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELG_18458,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELF_18470,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYAND_18468
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXG2_18466,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_FASTCARRY_18467,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYAND_18468,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXFAST_18469
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_LOGIC_ZERO_18464,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXF2_18465,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELG_18458,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXG2_18466
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_14_18457,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYSELG_18458
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ONE_19476
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ZERO_19489
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ZERO_19489,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYINIT_19488,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELF_19481,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_24
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_BXINV_19479,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYINIT_19488
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_24_19480,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELF_19481
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_BXINV_19479
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_LOGIC_ONE_19476,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_24,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELG_19467,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYMUXG_19478
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYSELG_19467
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO_19598
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO_19598,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO_19598,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELF_19604,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXF2_19599
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_24_19605,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELF_19604
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXFAST_19573,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_FASTCARRY_19601
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELG_19589,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELF_19604,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYAND_19602
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXG2_19600,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_FASTCARRY_19601,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYAND_19602,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXFAST_19603
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_LOGIC_ZERO_19598,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXF2_19599,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELG_19589,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXG2_19600
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_22,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYSELG_19589
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO_19704
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO_19704,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO_19704,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELF_19710,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXF2_19705
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_14_19711,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELF_19710
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXFAST_19676,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_FASTCARRY_19707
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELG_19698,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELF_19710,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYAND_19708
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXG2_19706,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_FASTCARRY_19707,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYAND_19708,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXFAST_19709
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_LOGIC_ZERO_19704,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXF2_19705,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELG_19698,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXG2_19706
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_10_19697,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYSELG_19698
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ONE_19671
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ZERO_19686
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ZERO_19686,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ZERO_19686,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELF_19677,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXF2_19672
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_17_19678,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELF_19677
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYMUXG_19643,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_FASTCARRY_19674
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELG_19662,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELF_19677,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYAND_19675
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXG2_19673,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_FASTCARRY_19674,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYAND_19675,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXFAST_19676
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_LOGIC_ONE_19671,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXF2_19672,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELG_19662,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYMUXG2_19673
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_CYSELG_19662
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO_19568
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO_19568,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO_19568,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELF_19574,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXF2_19569
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_24_19575,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELF_19574
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXFAST_19543,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_FASTCARRY_19571
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELG_19562,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELF_19574,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYAND_19572
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXG2_19570,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_FASTCARRY_19571,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYAND_19572,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXFAST_19573
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_LOGIC_ZERO_19568,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXF2_19569,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELG_19562,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYMUXG2_19570
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_23_19561,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_24_CYSELG_19562
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ONE_19504
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ZERO_19520
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ZERO_19520,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ZERO_19520,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELF_19510,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXF2_19505
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_22,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELF_19510
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_CYMUXG_19478,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_FASTCARRY_19507
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELG_19495,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELF_19510,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYAND_19508
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXG2_19506,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_FASTCARRY_19507,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYAND_19508,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXFAST_19509
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_LOGIC_ONE_19504,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXF2_19505,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELG_19495,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXG2_19506
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYSELG_19495
    );
  Inst_Pantalla_HSYNC_cmp_le0000_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_HSYNC_cmp_le0000_CY0F_19624,
      IB => Inst_Pantalla_HSYNC_cmp_le0000_CYINIT_19625,
      SEL => Inst_Pantalla_HSYNC_cmp_le0000_CYSELF_19615,
      O => Inst_Pantalla_HSYNC_cmp_le0000
    );
  Inst_Pantalla_HSYNC_cmp_le0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_22_CYMUXFAST_19603,
      O => Inst_Pantalla_HSYNC_cmp_le0000_CYINIT_19625
    );
  Inst_Pantalla_HSYNC_cmp_le0000_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_HSYNC_cmp_le0000_CY0F_19624
    );
  Inst_Pantalla_HSYNC_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_22,
      O => Inst_Pantalla_HSYNC_cmp_le0000_CYSELF_19615
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CY0F_19458,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYINIT_19459,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYSELF_19449,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXFAST_19437,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYINIT_19459
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CY0F_19458
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_21,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14_CYSELF_19449
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ONE_19641
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ZERO_19655
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ZERO_19655,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYINIT_19654,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELF_19646,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_17
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_BXINV_19644,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYINIT_19654
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_17_19645,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELF_19646
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_BXINV_19644
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_LOGIC_ONE_19641,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_17,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELG_19633,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYMUXG_19643
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_8_19632,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_17_CYSELG_19633
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO_19538
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO_19538,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO_19538,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELF_19544,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXF2_19539
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_19_19545,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELF_19544
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_CYMUXFAST_19509,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_FASTCARRY_19541
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELG_19532,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELF_19544,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYAND_19542
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXG2_19540,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_FASTCARRY_19541,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYAND_19542,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXFAST_19543
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_LOGIC_ZERO_19538,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXF2_19539,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELG_19532,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYMUXG2_19540
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_16_19531,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_24_CYSELG_19532
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_71_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_7
    );
  Inst_Pantalla_RGB_cmp_le0029_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0029_CY0F_18747,
      IB => Inst_Pantalla_RGB_cmp_le0029_CYINIT_18748,
      SEL => Inst_Pantalla_RGB_cmp_le0029_CYSELF_18738,
      O => Inst_Pantalla_RGB_cmp_le0029
    );
  Inst_Pantalla_RGB_cmp_le0029_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXFAST_18726,
      O => Inst_Pantalla_RGB_cmp_le0029_CYINIT_18748
    );
  Inst_Pantalla_RGB_cmp_le0029_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0029_CY0F_18747
    );
  Inst_Pantalla_RGB_cmp_le0029_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_7,
      O => Inst_Pantalla_RGB_cmp_le0029_CYSELF_18738
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_1_1_9253,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_16
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_7 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_3_1_9347,
      ADR1 => Inst_Pantalla_hPos_2_1_9254,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_7_18557
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ONE_18566
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ZERO_18581
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ZERO_18581,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYINIT_18580,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELF_18571,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_16
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_BXINV_18569,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYINIT_18580
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_16,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELF_18571
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_BXINV_18569
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_LOGIC_ONE_18566,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_16,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELG_18558,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYMUXG_18568
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_7_18557,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYSELG_18558
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_13_18531
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_8
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO_18524
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO_18524,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO_18524,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELF_18530,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXF2_18525
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_13_18531,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELF_18530
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXFAST_18499,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_FASTCARRY_18527
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELG_18515,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELF_18530,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYAND_18528
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXG2_18526,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_FASTCARRY_18527,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYAND_18528,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXFAST_18529
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_LOGIC_ZERO_18524,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXF2_18525,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELG_18515,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXG2_18526
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_8,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYSELG_18515
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_7_1_9352,
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_13_18635
    );
  Inst_Pantalla_hPos_9_rt_7 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ONE_18628
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ZERO_18643
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ZERO_18643,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ZERO_18643,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELF_18634,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXF2_18629
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_13_18635,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELF_18634
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXFAST_18601,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_FASTCARRY_18631
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELG_18619,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELF_18634,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYAND_18632
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXG2_18630,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_FASTCARRY_18631,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYAND_18632,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXFAST_18633
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_LOGIC_ONE_18628,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXF2_18629,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELG_18619,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXG2_18630
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYSELG_18619
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_15_18684
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_16_18698
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO_18691
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO_18691,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO_18691,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELF_18697,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXF2_18692
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_16_18698,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELF_18697
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXFAST_18666,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_FASTCARRY_18694
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELG_18685,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELF_18697,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYAND_18695
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXG2_18693,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_FASTCARRY_18694,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYAND_18695,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXFAST_18696
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_LOGIC_ZERO_18691,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXF2_18692,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELG_18685,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXG2_18693
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_15_18684,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYSELG_18685
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_14_18501
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_13_18487
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO_18494
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO_18494,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO_18494,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELF_18500,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXF2_18495
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_14_18501,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELF_18500
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_14_CYMUXFAST_18469,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_FASTCARRY_18497
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELG_18488,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELF_18500,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYAND_18498
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXG2_18496,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_FASTCARRY_18497,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYAND_18498,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXFAST_18499
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_LOGIC_ZERO_18494,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXF2_18495,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELG_18488,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYMUXG2_18496
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_13_18487,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_13_CYSELG_18488
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_9 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_5_1_9350,
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_9_18587
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_4_1_9349,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_16
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ONE_18596
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ZERO_18612
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ZERO_18612,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ZERO_18612,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELF_18602,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXF2_18597
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_16,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELF_18602
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_16_CYMUXG_18568,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_FASTCARRY_18599
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELG_18588,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELF_18602,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYAND_18600
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXG2_18598,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_FASTCARRY_18599,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYAND_18600,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXFAST_18601
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_LOGIC_ONE_18596,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXF2_18597,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELG_18588,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYMUXG2_18598
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_9_18587,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_16_CYSELG_18588
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_15_18728
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO_18721
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO_18721,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO_18721,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELF_18727,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXF2_18722
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_15_18728,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELF_18727
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_15_CYMUXFAST_18696,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_FASTCARRY_18724
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELG_18712,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELF_18727,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYAND_18725
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXG2_18723,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_FASTCARRY_18724,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYAND_18725,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXFAST_18726
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_LOGIC_ZERO_18721,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXF2_18722,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELG_18712,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYMUXG2_18723
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_10,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_7_CYSELG_18712
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_51_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_5
    );
  Inst_Pantalla_RGB_cmp_le0024_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0024_CY0F_18550,
      IB => Inst_Pantalla_RGB_cmp_le0024_CYINIT_18551,
      SEL => Inst_Pantalla_RGB_cmp_le0024_CYSELF_18541,
      O => Inst_Pantalla_RGB_cmp_le0024
    );
  Inst_Pantalla_RGB_cmp_le0024_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_5_CYMUXFAST_18529,
      O => Inst_Pantalla_RGB_cmp_le0024_CYINIT_18551
    );
  Inst_Pantalla_RGB_cmp_le0024_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0024_CY0F_18550
    );
  Inst_Pantalla_RGB_cmp_le0024_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_5,
      O => Inst_Pantalla_RGB_cmp_le0024_CYSELF_18541
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_15_18654
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_16_18668
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO_18661
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO_18661,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO_18661,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELF_18667,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXF2_18662
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_16_18668,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELF_18667
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_16_CYMUXFAST_18633,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_FASTCARRY_18664
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELG_18655,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELF_18667,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYAND_18665
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXG2_18663,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_FASTCARRY_18664,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYAND_18665,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXFAST_18666
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_LOGIC_ZERO_18661,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXF2_18662,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELG_18655,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYMUXG2_18663
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_15_18654,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_16_CYSELG_18655
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_19_18895
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO_18888
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO_18888,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO_18888,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELF_18894,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXF2_18889
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_19_18895,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELF_18894
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXFAST_18863,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_FASTCARRY_18891
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELG_18882,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELF_18894,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYAND_18892
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXG2_18890,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_FASTCARRY_18891,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYAND_18892,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXFAST_18893
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_LOGIC_ZERO_18888,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXF2_18889,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELG_18882,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXG2_18890
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_18_18881,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYSELG_18882
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_18_18925
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO_18918
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO_18918,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO_18918,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELF_18924,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXF2_18919
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_18_18925,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELF_18924
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_18_CYMUXFAST_18893,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_FASTCARRY_18921
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELG_18911,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELF_18924,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYAND_18922
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXG2_18920,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_FASTCARRY_18921,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYAND_18922,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXFAST_18923
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_LOGIC_ZERO_18918,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXF2_18919,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELG_18911,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXG2_18920
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_12_18910,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYSELG_18911
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_19_18865
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO_18858
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO_18858,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO_18858,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELF_18864,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXF2_18859
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_19_18865,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELF_18864
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXFAST_18829,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_FASTCARRY_18861
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELG_18852,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELF_18864,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYAND_18862
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXG2_18860,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_FASTCARRY_18861,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYAND_18862,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXFAST_18863
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_LOGIC_ZERO_18858,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXF2_18859,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELG_18852,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYMUXG2_18860
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_18_18851,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_19_CYSELG_18852
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_18_18851
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_81_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_8
    );
  Inst_Pantalla_RGB_cmp_le0031_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0031_CY0F_18944,
      IB => Inst_Pantalla_RGB_cmp_le0031_CYINIT_18945,
      SEL => Inst_Pantalla_RGB_cmp_le0031_CYSELF_18935,
      O => Inst_Pantalla_RGB_cmp_le0031
    );
  Inst_Pantalla_RGB_cmp_le0031_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_11_8_CYMUXFAST_18923,
      O => Inst_Pantalla_RGB_cmp_le0031_CYINIT_18945
    );
  Inst_Pantalla_RGB_cmp_le0031_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0031_CY0F_18944
    );
  Inst_Pantalla_RGB_cmp_le0031_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_12_8,
      O => Inst_Pantalla_RGB_cmp_le0031_CYSELF_18935
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_19 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_19_18768
    );
  Inst_Pantalla_hPos_2_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ONE_18764
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ZERO_18778
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ZERO_18778,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYINIT_18777,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELF_18769,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_19
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_BXINV_18767,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYINIT_18777
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_19_18768,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELF_18769
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_BXINV_18767
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_LOGIC_ONE_18764,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_19,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELG_18755,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYMUXG_18766
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYSELG_18755
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_20
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ONE_18990
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ZERO_19006
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ZERO_19006,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ZERO_19006,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELF_18996,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXF2_18991
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_20,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELF_18996
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYMUXG_18964,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_FASTCARRY_18993
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELG_18982,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELF_18996,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYAND_18994
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXG2_18992,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_FASTCARRY_18993,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYAND_18994,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXFAST_18995
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_LOGIC_ONE_18990,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXF2_18991,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELG_18982,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXG2_18992
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_13_18981,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYSELG_18982
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_18_18881
    );
  Inst_Pantalla_hPos_7_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_15
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ONE_18824
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ZERO_18840
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ZERO_18840,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ZERO_18840,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELF_18830,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXF2_18825
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_15,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELF_18830
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXFAST_18798,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_FASTCARRY_18827
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELG_18815,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELF_18830,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYAND_18828
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXG2_18826,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_FASTCARRY_18827,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYAND_18828,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXFAST_18829
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_LOGIC_ONE_18824,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXF2_18825,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELG_18815,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYMUXG2_18826
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_19_CYSELG_18815
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_11 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_11_18954
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_21 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_21_18966
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ONE_18962
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ZERO_18975
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ZERO_18975,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYINIT_18974,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELF_18967,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_21
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_BXINV_18965,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYINIT_18974
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_21_18966,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELF_18967
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_BXINV_18965
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_LOGIC_ONE_18962,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_21,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELG_18955,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYMUXG_18964
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_11_18954,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_21_CYSELG_18955
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_13 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_13_18981
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_17_19031
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO_19024
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO_19024,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO_19024,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELF_19030,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXF2_19025
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_17_19031,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELF_19030
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_21_CYMUXFAST_18995,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_FASTCARRY_19027
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELG_19018,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELF_19030,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYAND_19028
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXG2_19026,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_FASTCARRY_19027,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYAND_19028,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXFAST_19029
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_LOGIC_ZERO_19024,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXF2_19025,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELG_19018,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXG2_19026
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_13_19017,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYSELG_19018
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_18
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_11_18784
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ONE_18793
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ZERO_18809
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ZERO_18809,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ZERO_18809,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELF_18799,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXF2_18794
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_18,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELF_18799
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_19_CYMUXG_18766,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_FASTCARRY_18796
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELG_18785,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELF_18799,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYAND_18797
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXG2_18795,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_FASTCARRY_18796,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYAND_18797,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXFAST_18798
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_LOGIC_ONE_18793,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXF2_18794,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELG_18785,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYMUXG2_18795
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_11_18784,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_19_CYSELG_18785
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_12 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_12_18910
    );
  Inst_Pantalla_RGB_cmp_le0034_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0034_CY0F_19110,
      IB => Inst_Pantalla_RGB_cmp_le0034_CYINIT_19111,
      SEL => Inst_Pantalla_RGB_cmp_le0034_CYSELF_19101,
      O => Inst_Pantalla_RGB_cmp_le0034
    );
  Inst_Pantalla_RGB_cmp_le0034_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXFAST_19089,
      O => Inst_Pantalla_RGB_cmp_le0034_CYINIT_19111
    );
  Inst_Pantalla_RGB_cmp_le0034_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0034_CY0F_19110
    );
  Inst_Pantalla_RGB_cmp_le0034_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_19,
      O => Inst_Pantalla_RGB_cmp_le0034_CYSELF_19101
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ZERO_19155
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ONE_19171
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ONE_19171,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ONE_19171,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELF_19161,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXF2_19156
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_F,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELF_19161
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYMUXG_19131,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_FASTCARRY_19158
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELG_19146,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELF_19161,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYAND_19159
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXG2_19157,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_FASTCARRY_19158,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYAND_19159,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXFAST_19160
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_LOGIC_ZERO_19155,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXF2_19156,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELG_19146,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXG2_19157
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_14,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYSELG_19146
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ZERO_19186
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ONE_19202
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ONE_19202,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ONE_19202,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELF_19192,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXF2_19187
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_F,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELF_19192
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_CYMUXFAST_19160,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_FASTCARRY_19189
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELG_19180,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELF_19192,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYAND_19190
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXG2_19188,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_FASTCARRY_19189,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYAND_19190,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXFAST_19191
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_LOGIC_ZERO_19186,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXF2_19187,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELG_19180,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXG2_19188
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_14_19179,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYSELG_19180
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_LOGIC_ZERO_19129
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_LOGIC_ZERO_19129,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYINIT_19140,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELF_19134,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_22
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_BXINV_19132,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYINIT_19140
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_22_19133,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELF_19134
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_BXINV_19132
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_LOGIC_ZERO_19129,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_22,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELG_19121,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYMUXG_19131
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_12_19120,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_22_CYSELG_19121
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO_19250
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO_19250,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO_19250,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELF_19256,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXF2_19251
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_22_19257,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELF_19256
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXFAST_19225,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_FASTCARRY_19253
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELG_19244,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELF_19256,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYAND_19254
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXG2_19252,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_FASTCARRY_19253,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYAND_19254,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXFAST_19255
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_LOGIC_ZERO_19250,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXF2_19251,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELG_19244,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXG2_19252
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_20_19243,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYSELG_19244
    );
  Inst_Pantalla_RGB_cmp_le0036_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0036_LOGIC_ZERO_19293
    );
  Inst_Pantalla_RGB_cmp_le0036_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0036_LOGIC_ZERO_19293,
      IB => Inst_Pantalla_RGB_cmp_le0036_LOGIC_ZERO_19293,
      SEL => Inst_Pantalla_RGB_cmp_le0036_CYSELF_19284,
      O => Inst_Pantalla_RGB_cmp_le0036_CYMUXF2_19279
    );
  Inst_Pantalla_RGB_cmp_le0036_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_20_19285,
      O => Inst_Pantalla_RGB_cmp_le0036_CYSELF_19284
    );
  Inst_Pantalla_RGB_cmp_le0036_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0036_CYMUXFAST_19283,
      O => Inst_Pantalla_RGB_cmp_le0036
    );
  Inst_Pantalla_RGB_cmp_le0036_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_20_CYMUXFAST_19255,
      O => Inst_Pantalla_RGB_cmp_le0036_FASTCARRY_19281
    );
  Inst_Pantalla_RGB_cmp_le0036_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0036_CYSELG_19269,
      I1 => Inst_Pantalla_RGB_cmp_le0036_CYSELF_19284,
      O => Inst_Pantalla_RGB_cmp_le0036_CYAND_19282
    );
  Inst_Pantalla_RGB_cmp_le0036_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0036_CYMUXG2_19280,
      IB => Inst_Pantalla_RGB_cmp_le0036_FASTCARRY_19281,
      SEL => Inst_Pantalla_RGB_cmp_le0036_CYAND_19282,
      O => Inst_Pantalla_RGB_cmp_le0036_CYMUXFAST_19283
    );
  Inst_Pantalla_RGB_cmp_le0036_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0036_CY0G_19278,
      IB => Inst_Pantalla_RGB_cmp_le0036_CYMUXF2_19279,
      SEL => Inst_Pantalla_RGB_cmp_le0036_CYSELG_19269,
      O => Inst_Pantalla_RGB_cmp_le0036_CYMUXG2_19280
    );
  Inst_Pantalla_RGB_cmp_le0036_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0036_CY0G_19278
    );
  Inst_Pantalla_RGB_cmp_le0036_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_13,
      O => Inst_Pantalla_RGB_cmp_le0036_CYSELG_19269
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO_19220
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO_19220,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO_19220,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELF_19226,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXF2_19221
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_22_19227,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELF_19226
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_CYMUXFAST_19191,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_FASTCARRY_19223
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELG_19214,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELF_19226,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYAND_19224
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXG2_19222,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_FASTCARRY_19223,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYAND_19224,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXFAST_19225
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_LOGIC_ZERO_19220,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXF2_19221,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELG_19214,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYMUXG2_19222
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_21_19213,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_22_CYSELG_19214
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_13_19017
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_20_19047
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_21_19061
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO_19054
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO_19054,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO_19054,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELF_19060,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXF2_19055
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_21_19061,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELF_19060
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_21_CYMUXFAST_19029,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_FASTCARRY_19057
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELG_19048,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELF_19060,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYAND_19058
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXG2_19056,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_FASTCARRY_19057,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYAND_19058,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXFAST_19059
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_LOGIC_ZERO_19054,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXF2_19055,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELG_19048,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXG2_19056
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_20_19047,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYSELG_19048
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO_19084
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO_19084,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO_19084,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELF_19090,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXF2_19085
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_21_19091,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELF_19090
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_21_CYMUXFAST_19059,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_FASTCARRY_19087
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELG_19076,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELF_19090,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYAND_19088
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXG2_19086,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_FASTCARRY_19087,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYAND_19088,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXFAST_19089
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_LOGIC_ZERO_19084,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXF2_19085,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELG_19076,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYMUXG2_19086
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_19_19075,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_19_CYSELG_19076
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO_19432
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO_19432,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO_19432,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELF_19438,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXF2_19433
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_23_19439,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELF_19438
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXFAST_19407,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_FASTCARRY_19435
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELG_19423,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELF_19438,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYAND_19436
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXG2_19434,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_FASTCARRY_19435,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYAND_19436,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXFAST_19437
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_LOGIC_ZERO_19432,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXF2_19433,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELG_19423,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYMUXG2_19434
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_21,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_21_CYSELG_19423
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ONE_19308
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ZERO_19323
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ZERO_19323,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYINIT_19322,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELF_19313,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_23
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_BXINV_19311,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYINIT_19322
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_23,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELF_19313
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_BXINV_19311
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_LOGIC_ONE_19308,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_23,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELG_19301,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYMUXG_19310
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_13_19300,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYSELG_19301
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO_19402
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO_19402,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO_19402,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELF_19408,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXF2_19403
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_23_19409,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELF_19408
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXFAST_19377,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_FASTCARRY_19405
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELG_19396,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELF_19408,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYAND_19406
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXG2_19404,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_FASTCARRY_19405,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYAND_19406,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXFAST_19407
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_LOGIC_ZERO_19402,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXF2_19403,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELG_19396,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYMUXG2_19404
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_22_19395,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_23_CYSELG_19396
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ONE_19338
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ZERO_19354
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ZERO_19354,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ZERO_19354,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELF_19344,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXF2_19339
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_21,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELF_19344
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_23_CYMUXG_19310,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_FASTCARRY_19341
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELG_19329,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELF_19344,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYAND_19342
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXG2_19340,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_FASTCARRY_19341,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYAND_19342,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXFAST_19343
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_LOGIC_ONE_19338,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXF2_19339,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELG_19329,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXG2_19340
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYSELG_19329
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO_19372
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO_19372,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO_19372,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELF_19378,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXF2_19373
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_18_19379,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELF_19378
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_CYMUXFAST_19343,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_FASTCARRY_19375
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELG_19366,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELF_19378,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYAND_19376
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXG2_19374,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_FASTCARRY_19375,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYAND_19376,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXFAST_19377
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_LOGIC_ZERO_19372,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXF2_19373,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELG_19366,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYMUXG2_19374
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_15_19365,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_23_CYSELG_19366
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE_20460
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE_20460,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE_20460,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELF_20466,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXF2_20461
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_6_20467,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELF_20466
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXFAST_20435,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_FASTCARRY_20463
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELG_20453,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELF_20466,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYAND_20464
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXG2_20462,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_FASTCARRY_20463,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYAND_20464,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXFAST_20465
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_LOGIC_ONE_20460,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXF2_20461,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELG_20453,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXG2_20462
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_5_20452,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYSELG_20453
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ONE_20533
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ZERO_20548
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ZERO_20548,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ZERO_20548,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELF_20539,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXF2_20534
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_6_20540,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELF_20539
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYMUXG_20504,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_FASTCARRY_20536
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELG_20525,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELF_20539,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYAND_20537
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXG2_20535,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_FASTCARRY_20536,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYAND_20537,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXFAST_20538
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_LOGIC_ONE_20533,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXF2_20534,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELG_20525,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXG2_20535
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_7_20524,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYSELG_20525
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ONE_20564
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ZERO_20579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ZERO_20579,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ZERO_20579,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELF_20570,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXF2_20565
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_6_20571,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELF_20570
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_8_CYMUXFAST_20538,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_FASTCARRY_20567
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELG_20558,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELF_20570,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYAND_20568
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXG2_20566,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_FASTCARRY_20567,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYAND_20568,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXFAST_20569
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_LOGIC_ONE_20564,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXF2_20565,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELG_20558,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXG2_20566
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_8_20557,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYSELG_20558
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ONE_20502
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ZERO_20517
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ZERO_20517,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYINIT_20516,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELF_20507,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_BXINV_20505,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYINIT_20516
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELF_20507
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_BXINV_20505
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_LOGIC_ONE_20502,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_8,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELG_20493,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYMUXG_20504
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_8,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_CYSELG_20493
    );
  Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ZERO_20307
    );
  Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ONE_20322
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ONE_20322,
      IB => Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ONE_20322,
      SEL => Inst_Pantalla_RGB_cmp_ge0006_CYSELF_20313,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYMUXF2_20308
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_1_20314,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYSELF_20313
    );
  Inst_Pantalla_RGB_cmp_ge0006_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0006_CYMUXFAST_20312,
      O => Inst_Pantalla_RGB_cmp_ge0006
    );
  Inst_Pantalla_RGB_cmp_ge0006_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXFAST_20284,
      O => Inst_Pantalla_RGB_cmp_ge0006_FASTCARRY_20310
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0006_CYSELG_20298,
      I1 => Inst_Pantalla_RGB_cmp_ge0006_CYSELF_20313,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYAND_20311
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0006_CYMUXG2_20309,
      IB => Inst_Pantalla_RGB_cmp_ge0006_FASTCARRY_20310,
      SEL => Inst_Pantalla_RGB_cmp_ge0006_CYAND_20311,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYMUXFAST_20312
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0006_LOGIC_ZERO_20307,
      IB => Inst_Pantalla_RGB_cmp_ge0006_CYMUXF2_20308,
      SEL => Inst_Pantalla_RGB_cmp_ge0006_CYSELG_20298,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYMUXG2_20309
    );
  Inst_Pantalla_RGB_cmp_ge0006_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_1,
      O => Inst_Pantalla_RGB_cmp_ge0006_CYSELG_20298
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO_20370
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO_20370,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO_20370,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELF_20376,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXF2_20371
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_5_20377,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELF_20376
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYMUXG_20339,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_FASTCARRY_20373
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELG_20361,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELF_20376,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYAND_20374
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXG2_20372,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_FASTCARRY_20373,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYAND_20374,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXFAST_20375
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_LOGIC_ZERO_20370,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXF2_20371,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELG_20361,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXG2_20372
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_G,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYSELG_20361
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE_20430
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE_20430,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE_20430,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELF_20436,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXF2_20431
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_5_20437,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELF_20436
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXFAST_20405,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_FASTCARRY_20433
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELG_20424,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELF_20436,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYAND_20434
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXG2_20432,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_FASTCARRY_20433,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYAND_20434,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXFAST_20435
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_LOGIC_ONE_20430,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXF2_20431,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELG_20424,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYMUXG2_20432
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_7_20423,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_6_CYSELG_20424
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ONE_20337
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ZERO_20352
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ZERO_20352,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYINIT_20351,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELF_20342,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_BXINV_20340,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYINIT_20351
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_1_1_rt_20341,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELF_20342
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_BXINV_20340
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_LOGIC_ONE_20337,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_7,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELG_20328,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYMUXG_20339
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_7,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_7_CYSELG_20328
    );
  Inst_Pantalla_RGB_cmp_ge0012_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0012_LOGIC_ZERO_20487
    );
  Inst_Pantalla_RGB_cmp_ge0012_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0012_LOGIC_ZERO_20487,
      IB => Inst_Pantalla_RGB_cmp_ge0012_CYINIT_20486,
      SEL => Inst_Pantalla_RGB_cmp_ge0012_CYSELF_20477,
      O => Inst_Pantalla_RGB_cmp_ge0012
    );
  Inst_Pantalla_RGB_cmp_ge0012_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_2_CYMUXFAST_20465,
      O => Inst_Pantalla_RGB_cmp_ge0012_CYINIT_20486
    );
  Inst_Pantalla_RGB_cmp_ge0012_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_2,
      O => Inst_Pantalla_RGB_cmp_ge0012_CYSELF_20477
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE_20400
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE_20400,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE_20400,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELF_20406,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXF2_20401
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_5_20407,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELF_20406
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_CYMUXFAST_20375,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_FASTCARRY_20403
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELG_20394,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELF_20406,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYAND_20404
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXG2_20402,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_FASTCARRY_20403,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYAND_20404,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXFAST_20405
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_LOGIC_ONE_20400,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXF2_20401,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELG_20394,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYMUXG2_20402
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_7_20393,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_7_CYSELG_20394
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ONE_20715
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ZERO_20731
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ZERO_20731,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ZERO_20731,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELF_20721,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXF2_20716
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELF_20721
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYMUXG_20688,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_FASTCARRY_20718
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELG_20707,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELF_20721,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYAND_20719
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXG2_20717,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_FASTCARRY_20718,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYAND_20719,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXFAST_20720
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_LOGIC_ONE_20715,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXF2_20716,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELG_20707,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXG2_20717
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_8_20706,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYSELG_20707
    );
  Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ZERO_20838
    );
  Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ONE_20853
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ONE_20853,
      IB => Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ONE_20853,
      SEL => Inst_Pantalla_RGB_cmp_ge0014_CYSELF_20844,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYMUXF2_20839
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_4_20845,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYSELF_20844
    );
  Inst_Pantalla_RGB_cmp_ge0014_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0014_CYMUXFAST_20843,
      O => Inst_Pantalla_RGB_cmp_ge0014
    );
  Inst_Pantalla_RGB_cmp_ge0014_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXFAST_20815,
      O => Inst_Pantalla_RGB_cmp_ge0014_FASTCARRY_20841
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0014_CYSELG_20829,
      I1 => Inst_Pantalla_RGB_cmp_ge0014_CYSELF_20844,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYAND_20842
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0014_CYMUXG2_20840,
      IB => Inst_Pantalla_RGB_cmp_ge0014_FASTCARRY_20841,
      SEL => Inst_Pantalla_RGB_cmp_ge0014_CYAND_20842,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYMUXFAST_20843
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0014_LOGIC_ZERO_20838,
      IB => Inst_Pantalla_RGB_cmp_ge0014_CYMUXF2_20839,
      SEL => Inst_Pantalla_RGB_cmp_ge0014_CYSELG_20829,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYMUXG2_20840
    );
  Inst_Pantalla_RGB_cmp_ge0014_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_3,
      O => Inst_Pantalla_RGB_cmp_ge0014_CYSELG_20829
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE_20780
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE_20780,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE_20780,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELF_20786,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXF2_20781
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_7_20787,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELF_20786
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXFAST_20751,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_FASTCARRY_20783
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELG_20774,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELF_20786,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYAND_20784
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXG2_20782,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_FASTCARRY_20783,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYAND_20784,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXFAST_20785
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_LOGIC_ONE_20780,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXF2_20781,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELG_20774,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXG2_20782
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_9_20773,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYSELG_20774
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE_20597
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE_20597,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE_20597,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELF_20603,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXF2_20598
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_6_20604,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELF_20603
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_8_CYMUXFAST_20569,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_FASTCARRY_20600
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELG_20591,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELF_20603,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYAND_20601
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXG2_20599,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_FASTCARRY_20600,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYAND_20601,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXFAST_20602
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_LOGIC_ONE_20597,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXF2_20598,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELG_20591,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXG2_20599
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_8_20590,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYSELG_20591
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE_20627
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE_20627,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE_20627,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELF_20633,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXF2_20628
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_7_20634,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELF_20633
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_7_CYMUXFAST_20602,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_FASTCARRY_20630
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELG_20621,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELF_20633,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYAND_20631
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXG2_20629,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_FASTCARRY_20630,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYAND_20631,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXFAST_20632
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_LOGIC_ONE_20627,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXF2_20628,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELG_20621,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXG2_20629
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_6_20620,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYSELG_20621
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE_20810
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE_20810,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE_20810,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELF_20816,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXF2_20811
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_8_20817,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELF_20816
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_8_CYMUXFAST_20785,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_FASTCARRY_20813
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELG_20804,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELF_20816,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYAND_20814
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXG2_20812,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_FASTCARRY_20813,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYAND_20814,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXFAST_20815
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_LOGIC_ONE_20810,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXF2_20811,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELG_20804,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYMUXG2_20812
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_7_20803,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_4_CYSELG_20804
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ONE_20686
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ZERO_20700
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ZERO_20700,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYINIT_20699,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELF_20691,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_BXINV_20689,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYINIT_20699
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_4_20690,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELF_20691
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_BXINV_20689
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_LOGIC_ONE_20686,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_9,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELG_20677,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYMUXG_20688
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_9,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_9_CYSELG_20677
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ONE_20746
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ZERO_20762
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ZERO_20762,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ZERO_20762,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELF_20752,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXF2_20747
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELF_20752
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_CYMUXFAST_20720,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_FASTCARRY_20749
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELG_20740,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELF_20752,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYAND_20750
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXG2_20748,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_FASTCARRY_20749,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYAND_20750,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXFAST_20751
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_LOGIC_ONE_20746,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXF2_20747,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELG_20740,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYMUXG2_20748
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_9_20739,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_CYSELG_20740
    );
  Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ZERO_20655
    );
  Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ONE_20670
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ONE_20670,
      IB => Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ONE_20670,
      SEL => Inst_Pantalla_RGB_cmp_ge0011_CYSELF_20661,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYMUXF2_20656
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_3_20662,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYSELF_20661
    );
  Inst_Pantalla_RGB_cmp_ge0011_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0011_CYMUXFAST_20660,
      O => Inst_Pantalla_RGB_cmp_ge0011
    );
  Inst_Pantalla_RGB_cmp_ge0011_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_3_CYMUXFAST_20632,
      O => Inst_Pantalla_RGB_cmp_ge0011_FASTCARRY_20658
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0011_CYSELG_20646,
      I1 => Inst_Pantalla_RGB_cmp_ge0011_CYSELF_20661,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYAND_20659
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0011_CYMUXG2_20657,
      IB => Inst_Pantalla_RGB_cmp_ge0011_FASTCARRY_20658,
      SEL => Inst_Pantalla_RGB_cmp_ge0011_CYAND_20659,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYMUXFAST_20660
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0011_LOGIC_ZERO_20655,
      IB => Inst_Pantalla_RGB_cmp_ge0011_CYMUXF2_20656,
      SEL => Inst_Pantalla_RGB_cmp_ge0011_CYSELG_20646,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYMUXG2_20657
    );
  Inst_Pantalla_RGB_cmp_ge0011_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_2,
      O => Inst_Pantalla_RGB_cmp_ge0011_CYSELG_20646
    );
  Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ZERO_21020
    );
  Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ONE_21036
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ONE_21036,
      IB => Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ONE_21036,
      SEL => Inst_Pantalla_RGB_cmp_ge0019_CYSELF_21026,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYMUXF2_21021
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_5,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYSELF_21026
    );
  Inst_Pantalla_RGB_cmp_ge0019_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0019_CYMUXFAST_21025,
      O => Inst_Pantalla_RGB_cmp_ge0019
    );
  Inst_Pantalla_RGB_cmp_ge0019_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXFAST_20998,
      O => Inst_Pantalla_RGB_cmp_ge0019_FASTCARRY_21023
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0019_CYSELG_21011,
      I1 => Inst_Pantalla_RGB_cmp_ge0019_CYSELF_21026,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYAND_21024
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0019_CYMUXG2_21022,
      IB => Inst_Pantalla_RGB_cmp_ge0019_FASTCARRY_21023,
      SEL => Inst_Pantalla_RGB_cmp_ge0019_CYAND_21024,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYMUXFAST_21025
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0019_LOGIC_ZERO_21020,
      IB => Inst_Pantalla_RGB_cmp_ge0019_CYMUXF2_21021,
      SEL => Inst_Pantalla_RGB_cmp_ge0019_CYSELG_21011,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYMUXG2_21022
    );
  Inst_Pantalla_RGB_cmp_ge0019_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_4,
      O => Inst_Pantalla_RGB_cmp_ge0019_CYSELG_21011
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE_20963
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE_20963,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE_20963,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELF_20969,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXF2_20964
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_9_20970,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELF_20969
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXFAST_20934,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_FASTCARRY_20966
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELG_20957,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELF_20969,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYAND_20967
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXG2_20965,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_FASTCARRY_20966,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYAND_20967,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXFAST_20968
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_LOGIC_ONE_20963,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXF2_20964,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELG_20957,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXG2_20965
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_11_20956,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYSELG_20957
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ONE_21081
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ZERO_21097
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ZERO_21097,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ZERO_21097,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELF_21087,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXF2_21082
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELF_21087
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYMUXG_21053,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_FASTCARRY_21084
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELG_21072,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELF_21087,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYAND_21085
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXG2_21083,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_FASTCARRY_21084,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYAND_21085,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXFAST_21086
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_LOGIC_ONE_21081,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXF2_21082,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELG_21072,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXG2_21083
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_11,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYSELG_21072
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE_20993
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE_20993,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE_20993,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELF_20999,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXF2_20994
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_10_21000,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELF_20999
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_10_CYMUXFAST_20968,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_FASTCARRY_20996
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELG_20987,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELF_20999,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYAND_20997
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXG2_20995,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_FASTCARRY_20996,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYAND_20997,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXFAST_20998
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_LOGIC_ONE_20993,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXF2_20994,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELG_20987,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYMUXG2_20995
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_9_20986,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_5_CYSELG_20987
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ONE_21051
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ZERO_21066
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ZERO_21066,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYINIT_21065,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELF_21056,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_12
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_BXINV_21054,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYINIT_21065
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_0_rt_21055,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELF_21056
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_BXINV_21054
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_LOGIC_ONE_21051,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_12,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELG_21042,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYMUXG_21053
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_12,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_12_CYSELG_21042
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ONE_20871
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ZERO_20883
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ZERO_20883,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYINIT_20882,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELF_20876,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_BXINV_20874,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYINIT_20882
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_6_20875,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELF_20876
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_BXINV_20874
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_LOGIC_ONE_20871,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_11,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELG_20862,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYMUXG_20873
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_11,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYSELG_20862
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ONE_20898
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ZERO_20914
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ZERO_20914,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ZERO_20914,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELF_20904,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXF2_20899
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELF_20904
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_11_CYMUXG_20873,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_FASTCARRY_20901
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELG_20891,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELF_20904,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYAND_20902
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXG2_20900,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_FASTCARRY_20901,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYAND_20902,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXFAST_20903
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_LOGIC_ONE_20898,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXF2_20899,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELG_20891,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXG2_20900
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_10_20890,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYSELG_20891
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ONE_20929
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ZERO_20945
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ZERO_20945,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ZERO_20945,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELF_20935,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXF2_20930
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELF_20935
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_CYMUXFAST_20903,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_FASTCARRY_20932
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELG_20923,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELF_20935,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYAND_20933
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXG2_20931,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_FASTCARRY_20932,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYAND_20933,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXFAST_20934
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_LOGIC_ONE_20929,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXF2_20930,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELG_20923,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYMUXG2_20931
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_11_20922,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_CYSELG_20923
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE_21207
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE_21207,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE_21207,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELF_21213,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXF2_21208
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_6_21214,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELF_21213
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXFAST_21182,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_FASTCARRY_21210
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELG_21201,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELF_21213,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYAND_21211
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXG2_21209,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_FASTCARRY_21210,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYAND_21211,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXFAST_21212
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_LOGIC_ONE_21207,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXF2_21208,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELG_21201,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXG2_21209
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_5_21200,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYSELG_21201
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ONE_21143
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ZERO_21159
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ZERO_21159,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ZERO_21159,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELF_21149,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXF2_21144
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELF_21149
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXFAST_21118,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_FASTCARRY_21146
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELG_21137,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELF_21149,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYAND_21147
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXG2_21145,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_FASTCARRY_21146,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYAND_21147,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXFAST_21148
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_LOGIC_ONE_21143,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXF2_21144,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELG_21137,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXG2_21145
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_12_21136,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYSELG_21137
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ONE_21326
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ZERO_21342
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ZERO_21342,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ZERO_21342,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELF_21332,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXF2_21327
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELF_21332
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXFAST_21300,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_FASTCARRY_21329
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELG_21320,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELF_21332,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYAND_21330
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXG2_21328,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_FASTCARRY_21329,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYAND_21330,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXFAST_21331
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_LOGIC_ONE_21326,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXF2_21327,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELG_21320,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXG2_21328
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_13_21319,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYSELG_21320
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ONE_21267
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ZERO_21280
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ZERO_21280,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYINIT_21279,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELF_21272,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_13
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_BXINV_21270,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYINIT_21279
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_7_21271,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELF_21272
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_BXINV_21270
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_LOGIC_ONE_21267,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_13,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELG_21259,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYMUXG_21269
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_13_21258,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYSELG_21259
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE_21360
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE_21360,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE_21360,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELF_21366,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXF2_21361
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_10_21367,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELF_21366
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_CYMUXFAST_21331,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_FASTCARRY_21363
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELG_21354,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELF_21366,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYAND_21364
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXG2_21362,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_FASTCARRY_21363,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYAND_21364,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXFAST_21365
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_LOGIC_ONE_21360,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXF2_21361,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELG_21354,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXG2_21362
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_13_21353,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYSELG_21354
    );
  Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ZERO_21234
    );
  Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ONE_21250
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ONE_21250,
      IB => Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ONE_21250,
      SEL => Inst_Pantalla_RGB_cmp_ge0022_CYSELF_21240,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYMUXF2_21235
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_2,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYSELF_21240
    );
  Inst_Pantalla_RGB_cmp_ge0022_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0022_CYMUXFAST_21239,
      O => Inst_Pantalla_RGB_cmp_ge0022
    );
  Inst_Pantalla_RGB_cmp_ge0022_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_2_CYMUXFAST_21212,
      O => Inst_Pantalla_RGB_cmp_ge0022_FASTCARRY_21237
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0022_CYSELG_21225,
      I1 => Inst_Pantalla_RGB_cmp_ge0022_CYSELF_21240,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYAND_21238
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0022_CYMUXG2_21236,
      IB => Inst_Pantalla_RGB_cmp_ge0022_FASTCARRY_21237,
      SEL => Inst_Pantalla_RGB_cmp_ge0022_CYAND_21238,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYMUXFAST_21239
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0022_LOGIC_ZERO_21234,
      IB => Inst_Pantalla_RGB_cmp_ge0022_CYMUXF2_21235,
      SEL => Inst_Pantalla_RGB_cmp_ge0022_CYSELG_21225,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYMUXG2_21236
    );
  Inst_Pantalla_RGB_cmp_ge0022_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_2,
      O => Inst_Pantalla_RGB_cmp_ge0022_CYSELG_21225
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE_21177
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE_21177,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE_21177,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELF_21183,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXF2_21178
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_11_21184,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELF_21183
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_CYMUXFAST_21148,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_FASTCARRY_21180
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELG_21171,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELF_21183,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYAND_21181
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXG2_21179,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_FASTCARRY_21180,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYAND_21181,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXFAST_21182
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_LOGIC_ONE_21177,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXF2_21178,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELG_21171,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYMUXG2_21179
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_10_21170,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_6_CYSELG_21171
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ONE_21295
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ZERO_21311
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ZERO_21311,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ZERO_21311,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELF_21301,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXF2_21296
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELF_21301
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_13_CYMUXG_21269,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_FASTCARRY_21298
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELG_21287,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELF_21301,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYAND_21299
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXG2_21297,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_FASTCARRY_21298,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYAND_21299,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXFAST_21300
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_LOGIC_ONE_21295,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXF2_21296,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELG_21287,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYMUXG2_21297
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_12_21286,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_CYSELG_21287
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ONE_21113
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ZERO_21128
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ZERO_21128,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ZERO_21128,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELF_21119,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXF2_21114
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_8_21120,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELF_21119
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_CYMUXFAST_21086,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_FASTCARRY_21116
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELG_21106,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELF_21119,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYAND_21117
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXG2_21115,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_FASTCARRY_21116,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYAND_21117,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXFAST_21118
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_LOGIC_ONE_21113,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXF2_21114,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELG_21106,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYMUXG2_21115
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_12_21105,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_12_CYSELG_21106
    );
  Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ZERO_21600
    );
  Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ONE_21616
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ONE_21616,
      IB => Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ONE_21616,
      SEL => Inst_Pantalla_RGB_cmp_ge0023_CYSELF_21606,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYMUXF2_21601
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_8,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYSELF_21606
    );
  Inst_Pantalla_RGB_cmp_ge0023_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0023_CYMUXFAST_21605,
      O => Inst_Pantalla_RGB_cmp_ge0023
    );
  Inst_Pantalla_RGB_cmp_ge0023_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXFAST_21578,
      O => Inst_Pantalla_RGB_cmp_ge0023_FASTCARRY_21603
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0023_CYSELG_21591,
      I1 => Inst_Pantalla_RGB_cmp_ge0023_CYSELF_21606,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYAND_21604
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0023_CYMUXG2_21602,
      IB => Inst_Pantalla_RGB_cmp_ge0023_FASTCARRY_21603,
      SEL => Inst_Pantalla_RGB_cmp_ge0023_CYAND_21604,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYMUXFAST_21605
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0023_LOGIC_ZERO_21600,
      IB => Inst_Pantalla_RGB_cmp_ge0023_CYMUXF2_21601,
      SEL => Inst_Pantalla_RGB_cmp_ge0023_CYSELG_21591,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYMUXG2_21602
    );
  Inst_Pantalla_RGB_cmp_ge0023_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_7,
      O => Inst_Pantalla_RGB_cmp_ge0023_CYSELG_21591
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ONE_21509
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ZERO_21525
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ZERO_21525,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ZERO_21525,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELF_21515,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXF2_21510
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELF_21515
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXFAST_21483,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_FASTCARRY_21512
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELG_21503,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELF_21515,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYAND_21513
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXG2_21511,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_FASTCARRY_21512,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYAND_21513,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXFAST_21514
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_LOGIC_ONE_21509,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXF2_21510,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELG_21503,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXG2_21511
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_14_21502,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYSELG_21503
    );
  Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ZERO_21417
    );
  Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ONE_21433
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ONE_21433,
      IB => Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ONE_21433,
      SEL => Inst_Pantalla_RGB_cmp_ge0024_CYSELF_21423,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYMUXF2_21418
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_7,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYSELF_21423
    );
  Inst_Pantalla_RGB_cmp_ge0024_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0024_CYMUXFAST_21422,
      O => Inst_Pantalla_RGB_cmp_ge0024
    );
  Inst_Pantalla_RGB_cmp_ge0024_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXFAST_21395,
      O => Inst_Pantalla_RGB_cmp_ge0024_FASTCARRY_21420
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0024_CYSELG_21408,
      I1 => Inst_Pantalla_RGB_cmp_ge0024_CYSELF_21423,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYAND_21421
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0024_CYMUXG2_21419,
      IB => Inst_Pantalla_RGB_cmp_ge0024_FASTCARRY_21420,
      SEL => Inst_Pantalla_RGB_cmp_ge0024_CYAND_21421,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYMUXFAST_21422
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0024_LOGIC_ZERO_21417,
      IB => Inst_Pantalla_RGB_cmp_ge0024_CYMUXF2_21418,
      SEL => Inst_Pantalla_RGB_cmp_ge0024_CYSELG_21408,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYMUXG2_21419
    );
  Inst_Pantalla_RGB_cmp_ge0024_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_6,
      O => Inst_Pantalla_RGB_cmp_ge0024_CYSELG_21408
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ONE_21632
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ZERO_21646
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ZERO_21646,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYINIT_21645,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELF_21637,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_15
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_BXINV_21635,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYINIT_21645
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_8_21636,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELF_21637
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_BXINV_21635
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_LOGIC_ONE_21632,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_15,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELG_21624,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYMUXG_21634
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_15_21623,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYSELG_21624
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ONE_21448
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ZERO_21463
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ZERO_21463,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYINIT_21462,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELF_21453,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_14
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_BXINV_21451,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYINIT_21462
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELF_21453
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_BXINV_21451
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_LOGIC_ONE_21448,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_14,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELG_21440,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYMUXG_21450
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_14_21439,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYSELG_21440
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ONE_21478
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ZERO_21494
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ZERO_21494,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ZERO_21494,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELF_21484,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXF2_21479
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELF_21484
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_CYMUXG_21450,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_FASTCARRY_21481
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELG_21470,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELF_21484,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYAND_21482
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXG2_21480,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_FASTCARRY_21481,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYAND_21482,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXFAST_21483
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_LOGIC_ONE_21478,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXF2_21479,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELG_21470,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYMUXG2_21480
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_13_21469,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_CYSELG_21470
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE_21573
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE_21573,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE_21573,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELF_21579,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXF2_21574
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_13_21580,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELF_21579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXFAST_21548,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_FASTCARRY_21576
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELG_21567,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELF_21579,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYAND_21577
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXG2_21575,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_FASTCARRY_21576,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYAND_21577,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXFAST_21578
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_LOGIC_ONE_21573,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXF2_21574,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELG_21567,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYMUXG2_21575
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_12_21566,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_8_CYSELG_21567
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE_21390
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE_21390,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE_21390,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELF_21396,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXF2_21391
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_12_21397,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELF_21396
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_12_CYMUXFAST_21365,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_FASTCARRY_21393
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELG_21384,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELF_21396,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYAND_21394
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXG2_21392,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_FASTCARRY_21393,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYAND_21394,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXFAST_21395
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_LOGIC_ONE_21390,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXF2_21391,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELG_21384,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYMUXG2_21392
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_11_21383,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_7_CYSELG_21384
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE_21543
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE_21543,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE_21543,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELF_21549,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXF2_21544
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_11_21550,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELF_21549
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_CYMUXFAST_21514,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_FASTCARRY_21546
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELG_21537,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELF_21549,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYAND_21547
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXG2_21545,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_FASTCARRY_21546,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYAND_21547,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXFAST_21548
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_LOGIC_ONE_21543,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXF2_21544,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELG_21537,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYMUXG2_21545
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_14_21536,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_13_CYSELG_21537
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ONE_21875
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ZERO_21891
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ZERO_21891,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ZERO_21891,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELF_21881,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXF2_21876
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELF_21881
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXFAST_21849,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_FASTCARRY_21878
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELG_21867,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELF_21881,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYAND_21879
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXG2_21877,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_FASTCARRY_21878,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYAND_21879,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXFAST_21880
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_LOGIC_ONE_21875,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXF2_21876,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELG_21867,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXG2_21877
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_16_21866,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYSELG_21867
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ONE_21662
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ZERO_21677
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ZERO_21677,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ZERO_21677,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELF_21668,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXF2_21663
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_7_21669,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELF_21668
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_15_CYMUXG_21634,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_FASTCARRY_21665
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELG_21654,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELF_21668,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYAND_21666
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXG2_21664,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_FASTCARRY_21665,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYAND_21666,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXFAST_21667
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_LOGIC_ONE_21662,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXF2_21663,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELG_21654,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXG2_21664
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_14_21653,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYSELG_21654
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ONE_21692
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ZERO_21708
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ZERO_21708,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ZERO_21708,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELF_21698,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXF2_21693
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELF_21698
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_15_CYMUXFAST_21667,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_FASTCARRY_21695
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELG_21686,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELF_21698,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYAND_21696
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXG2_21694,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_FASTCARRY_21695,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYAND_21696,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXFAST_21697
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_LOGIC_ONE_21692,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXF2_21693,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELG_21686,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXG2_21694
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_15_21685,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYSELG_21686
    );
  Inst_Pantalla_hPos_9_rt_17 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_16_21899
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ONE_21906
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ZERO_21922
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ZERO_21922,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ZERO_21922,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELF_21912,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXF2_21907
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELF_21912
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_CYMUXFAST_21880,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_FASTCARRY_21909
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELG_21900,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELF_21912,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYAND_21910
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXG2_21908,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_FASTCARRY_21909,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYAND_21910,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXFAST_21911
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_LOGIC_ONE_21906,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXF2_21907,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELG_21900,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXG2_21908
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_16_21899,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYSELG_21900
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE_21756
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE_21756,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE_21756,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELF_21762,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXF2_21757
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_14_21763,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELF_21762
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXFAST_21731,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_FASTCARRY_21759
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELG_21750,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELF_21762,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYAND_21760
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXG2_21758,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_FASTCARRY_21759,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYAND_21760,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXFAST_21761
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_LOGIC_ONE_21756,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXF2_21757,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELG_21750,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXG2_21758
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_13_21749,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYSELG_21750
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_16 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_16_21866
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_16 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_16_21806
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_9 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_9_21819
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ONE_21815
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ZERO_21829
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ZERO_21829,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYINIT_21828,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELF_21820,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_16
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_BXINV_21818,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYINIT_21828
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_9_21819,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELF_21820
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_BXINV_21818
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_LOGIC_ONE_21815,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_16,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELG_21807,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYMUXG_21817
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_16_21806,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYSELG_21807
    );
  Inst_Pantalla_hPos_6_rt_8 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_16_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE_21726
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE_21726,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE_21726,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELF_21732,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXF2_21727
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_12_21733,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELF_21732
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_CYMUXFAST_21697,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_FASTCARRY_21729
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELG_21720,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELF_21732,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYAND_21730
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXG2_21728,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_FASTCARRY_21729,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYAND_21730,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXFAST_21731
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_LOGIC_ONE_21726,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXF2_21727,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELG_21720,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYMUXG2_21728
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_15_21719,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_14_CYSELG_21720
    );
  Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ZERO_21783
    );
  Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ONE_21799
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ONE_21799,
      IB => Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ONE_21799,
      SEL => Inst_Pantalla_RGB_cmp_ge0028_CYSELF_21789,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYMUXF2_21784
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_9,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYSELF_21789
    );
  Inst_Pantalla_RGB_cmp_ge0028_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0028_CYMUXFAST_21788,
      O => Inst_Pantalla_RGB_cmp_ge0028
    );
  Inst_Pantalla_RGB_cmp_ge0028_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_9_CYMUXFAST_21761,
      O => Inst_Pantalla_RGB_cmp_ge0028_FASTCARRY_21786
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0028_CYSELG_21774,
      I1 => Inst_Pantalla_RGB_cmp_ge0028_CYSELF_21789,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYAND_21787
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0028_CYMUXG2_21785,
      IB => Inst_Pantalla_RGB_cmp_ge0028_FASTCARRY_21786,
      SEL => Inst_Pantalla_RGB_cmp_ge0028_CYAND_21787,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYMUXFAST_21788
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0028_LOGIC_ZERO_21783,
      IB => Inst_Pantalla_RGB_cmp_ge0028_CYMUXF2_21784,
      SEL => Inst_Pantalla_RGB_cmp_ge0028_CYSELG_21774,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYMUXG2_21785
    );
  Inst_Pantalla_RGB_cmp_ge0028_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_8,
      O => Inst_Pantalla_RGB_cmp_ge0028_CYSELG_21774
    );
  Inst_Pantalla_hPos_4_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_15
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ONE_21844
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ZERO_21860
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ZERO_21860,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ZERO_21860,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELF_21850,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXF2_21845
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELF_21850
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_16_CYMUXG_21817,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_FASTCARRY_21847
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELG_21835,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELF_21850,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYAND_21848
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXG2_21846,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_FASTCARRY_21847,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYAND_21848,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXFAST_21849
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_LOGIC_ONE_21844,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXF2_21845,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELG_21835,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYMUXG2_21846
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_15,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_16_CYSELG_21835
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE_22123
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE_22123,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE_22123,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELF_22129,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXF2_22124
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_13_22130,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELF_22129
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXFAST_22094,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_FASTCARRY_22126
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELG_22117,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELF_22129,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYAND_22127
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXG2_22125,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_FASTCARRY_22126,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYAND_22127,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXFAST_22128
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_LOGIC_ONE_22123,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXF2_22124,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELG_22117,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXG2_22125
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_17_22116,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYSELG_22117
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_15_22146
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE_22153
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE_22153,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE_22153,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELF_22159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXF2_22154
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_16_22160,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELF_22159
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_16_CYMUXFAST_22128,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_FASTCARRY_22156
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELG_22147,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELF_22159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYAND_22157
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXG2_22155,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_FASTCARRY_22156,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYAND_22157,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXFAST_22158
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_LOGIC_ONE_22153,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXF2_22154,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELG_22147,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXG2_22155
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_15_22146,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYSELG_22147
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ONE_22029
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ZERO_22043
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ZERO_22043,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYINIT_22042,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELF_22034,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_17
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_BXINV_22032,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYINIT_22042
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_10_22033,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELF_22034
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_BXINV_22032
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_LOGIC_ONE_22029,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_17,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELG_22020,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYMUXG_22031
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_17,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYSELG_22020
    );
  Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ZERO_22180
    );
  Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ONE_22196
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ONE_22196,
      IB => Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ONE_22196,
      SEL => Inst_Pantalla_RGB_cmp_ge0029_CYSELF_22186,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYMUXF2_22181
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_11,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYSELF_22186
    );
  Inst_Pantalla_RGB_cmp_ge0029_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0029_CYMUXFAST_22185,
      O => Inst_Pantalla_RGB_cmp_ge0029
    );
  Inst_Pantalla_RGB_cmp_ge0029_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_11_CYMUXFAST_22158,
      O => Inst_Pantalla_RGB_cmp_ge0029_FASTCARRY_22183
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0029_CYSELG_22171,
      I1 => Inst_Pantalla_RGB_cmp_ge0029_CYSELF_22186,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYAND_22184
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0029_CYMUXG2_22182,
      IB => Inst_Pantalla_RGB_cmp_ge0029_FASTCARRY_22183,
      SEL => Inst_Pantalla_RGB_cmp_ge0029_CYAND_22184,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYMUXFAST_22185
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0029_LOGIC_ZERO_22180,
      IB => Inst_Pantalla_RGB_cmp_ge0029_CYMUXF2_22181,
      SEL => Inst_Pantalla_RGB_cmp_ge0029_CYSELG_22171,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYMUXG2_22182
    );
  Inst_Pantalla_RGB_cmp_ge0029_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_10,
      O => Inst_Pantalla_RGB_cmp_ge0029_CYSELG_22171
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE_21940
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE_21940,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE_21940,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELF_21946,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXF2_21941
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_15_21947,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELF_21946
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_15_CYMUXFAST_21911,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_FASTCARRY_21943
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELG_21934,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELF_21946,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYAND_21944
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXG2_21942,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_FASTCARRY_21943,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYAND_21944,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXFAST_21945
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_LOGIC_ONE_21940,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXF2_21941,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELG_21934,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXG2_21942
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_14_21933,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYSELG_21934
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_101_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_10
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_16 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_7_1_9352,
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_16_22050
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ONE_22059
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ZERO_22074
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ZERO_22074,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ZERO_22074,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELF_22065,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXF2_22060
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_8_22066,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELF_22065
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_17_CYMUXG_22031,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_FASTCARRY_22062
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELG_22051,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELF_22065,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYAND_22063
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXG2_22061,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_FASTCARRY_22062,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYAND_22063,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXFAST_22064
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_LOGIC_ONE_22059,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXF2_22060,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELG_22051,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXG2_22061
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_16_22050,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYSELG_22051
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_14_21933
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_3
    );
  Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ZERO_21997
    );
  Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ONE_22013
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ONE_22013,
      IB => Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ONE_22013,
      SEL => Inst_Pantalla_RGB_cmp_ge0027_CYSELF_22003,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYMUXF2_21998
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_3,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYSELF_22003
    );
  Inst_Pantalla_RGB_cmp_ge0027_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0027_CYMUXFAST_22002,
      O => Inst_Pantalla_RGB_cmp_ge0027
    );
  Inst_Pantalla_RGB_cmp_ge0027_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXFAST_21975,
      O => Inst_Pantalla_RGB_cmp_ge0027_FASTCARRY_22000
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0027_CYSELG_21988,
      I1 => Inst_Pantalla_RGB_cmp_ge0027_CYSELF_22003,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYAND_22001
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0027_CYMUXG2_21999,
      IB => Inst_Pantalla_RGB_cmp_ge0027_FASTCARRY_22000,
      SEL => Inst_Pantalla_RGB_cmp_ge0027_CYAND_22001,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYMUXFAST_22002
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0027_LOGIC_ZERO_21997,
      IB => Inst_Pantalla_RGB_cmp_ge0027_CYMUXF2_21998,
      SEL => Inst_Pantalla_RGB_cmp_ge0027_CYSELG_21988,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYMUXG2_21999
    );
  Inst_Pantalla_RGB_cmp_ge0027_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_3,
      O => Inst_Pantalla_RGB_cmp_ge0027_CYSELG_21988
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_4_1_9349,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_17
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_17_22116
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_17_22082
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ONE_22089
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ZERO_22105
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ZERO_22105,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ZERO_22105,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELF_22095,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXF2_22090
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELF_22095
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_17_CYMUXFAST_22064,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_FASTCARRY_22092
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELG_22083,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELF_22095,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYAND_22093
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXG2_22091,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_FASTCARRY_22092,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYAND_22093,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXFAST_22094
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_LOGIC_ONE_22089,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXF2_22090,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELG_22083,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYMUXG2_22091
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_17_22082,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_CYSELG_22083
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_9_21963
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE_21970
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE_21970,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE_21970,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELF_21976,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXF2_21971
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_10_21977,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELF_21976
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_10_CYMUXFAST_21945,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_FASTCARRY_21973
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELG_21964,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELF_21976,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYAND_21974
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXG2_21972,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_FASTCARRY_21973,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYAND_21974,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXFAST_21975
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_LOGIC_ONE_21970,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXF2_21971,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELG_21964,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYMUXG2_21972
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_9_21963,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_3_CYSELG_21964
    );
  Inst_Pantalla_RGB_cmp_le0028_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0028_CY0F_19790,
      IB => Inst_Pantalla_RGB_cmp_le0028_CYINIT_19791,
      SEL => Inst_Pantalla_RGB_cmp_le0028_CYSELF_19781,
      O => Inst_Pantalla_RGB_cmp_le0028
    );
  Inst_Pantalla_RGB_cmp_le0028_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXFAST_19769,
      O => Inst_Pantalla_RGB_cmp_le0028_CYINIT_19791
    );
  Inst_Pantalla_RGB_cmp_le0028_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0028_CY0F_19790
    );
  Inst_Pantalla_RGB_cmp_le0028_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_16,
      O => Inst_Pantalla_RGB_cmp_le0028_CYSELF_19781
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO_19900
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO_19900,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO_19900,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELF_19906,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXF2_19901
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_18_19907,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELF_19906
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXFAST_19871,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_FASTCARRY_19903
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELG_19894,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELF_19906,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYAND_19904
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXG2_19902,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_FASTCARRY_19903,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYAND_19904,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXFAST_19905
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_LOGIC_ZERO_19900,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXF2_19901,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELG_19894,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXG2_19902
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_17_19893,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYSELG_19894
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ZERO_19835
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ONE_19851
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ONE_19851,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ONE_19851,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELF_19841,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXF2_19836
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_1_rt_19842,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELF_19841
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYMUXG_19811,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_FASTCARRY_19838
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELG_19826,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELF_19841,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYAND_19839
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXG2_19837,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_FASTCARRY_19838,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYAND_19839,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXFAST_19840
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_LOGIC_ZERO_19835,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXF2_19836,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELG_19826,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXG2_19837
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_10,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYSELG_19826
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_16_22160
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_15_21947
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_13_22130
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO_19734
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO_19734,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO_19734,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELF_19740,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXF2_19735
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_17_19741,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELF_19740
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_17_CYMUXFAST_19709,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_FASTCARRY_19737
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELG_19728,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELF_19740,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYAND_19738
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXG2_19736,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_FASTCARRY_19737,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYAND_19738,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXFAST_19739
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_LOGIC_ZERO_19734,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXF2_19735,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELG_19728,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXG2_19736
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_16_19727,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYSELG_19728
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_10_21977
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_10 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_3_1_9347,
      ADR1 => Inst_Pantalla_hPos_2_1_9254,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_10_22033
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_3
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ZERO_19866
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ONE_19882
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ONE_19882,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ONE_19882,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELF_19872,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXF2_19867
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_F,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELF_19872
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_18_CYMUXFAST_19840,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_FASTCARRY_19869
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELG_19860,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELF_19872,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYAND_19870
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXG2_19868,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_FASTCARRY_19869,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYAND_19870,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXFAST_19871
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_LOGIC_ZERO_19866,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXF2_19867,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELG_19860,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYMUXG2_19868
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_11_19859,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_CYSELG_19860
    );
  Inst_Pantalla_hPos_9_rt_18 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_17_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ONE_19991
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ZERO_20003
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ZERO_20003,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYINIT_20002,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELF_19996,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_20
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_BXINV_19994,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYINIT_20002
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_20_19995,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELF_19996
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_BXINV_19994
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_LOGIC_ONE_19991,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_20,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELG_19983,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYMUXG_19993
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_10_19982,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYSELG_19983
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_5_1_9350,
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_8_22066
    );
  Inst_Pantalla_RGB_cmp_le0030_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_le0030_LOGIC_ZERO_19973
    );
  Inst_Pantalla_RGB_cmp_le0030_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0030_LOGIC_ZERO_19973,
      IB => Inst_Pantalla_RGB_cmp_le0030_LOGIC_ZERO_19973,
      SEL => Inst_Pantalla_RGB_cmp_le0030_CYSELF_19963,
      O => Inst_Pantalla_RGB_cmp_le0030_CYMUXF2_19958
    );
  Inst_Pantalla_RGB_cmp_le0030_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_17,
      O => Inst_Pantalla_RGB_cmp_le0030_CYSELF_19963
    );
  Inst_Pantalla_RGB_cmp_le0030_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_le0030_CYMUXFAST_19962,
      O => Inst_Pantalla_RGB_cmp_le0030
    );
  Inst_Pantalla_RGB_cmp_le0030_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXFAST_19935,
      O => Inst_Pantalla_RGB_cmp_le0030_FASTCARRY_19960
    );
  Inst_Pantalla_RGB_cmp_le0030_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_le0030_CYSELG_19948,
      I1 => Inst_Pantalla_RGB_cmp_le0030_CYSELF_19963,
      O => Inst_Pantalla_RGB_cmp_le0030_CYAND_19961
    );
  Inst_Pantalla_RGB_cmp_le0030_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0030_CYMUXG2_19959,
      IB => Inst_Pantalla_RGB_cmp_le0030_FASTCARRY_19960,
      SEL => Inst_Pantalla_RGB_cmp_le0030_CYAND_19961,
      O => Inst_Pantalla_RGB_cmp_le0030_CYMUXFAST_19962
    );
  Inst_Pantalla_RGB_cmp_le0030_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0030_CY0G_19957,
      IB => Inst_Pantalla_RGB_cmp_le0030_CYMUXF2_19958,
      SEL => Inst_Pantalla_RGB_cmp_le0030_CYSELG_19948,
      O => Inst_Pantalla_RGB_cmp_le0030_CYMUXG2_19959
    );
  Inst_Pantalla_RGB_cmp_le0030_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0030_CY0G_19957
    );
  Inst_Pantalla_RGB_cmp_le0030_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_11,
      O => Inst_Pantalla_RGB_cmp_le0030_CYSELG_19948
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO_19930
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO_19930,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO_19930,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELF_19936,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXF2_19931
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_18_19937,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELF_19936
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_18_CYMUXFAST_19905,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_FASTCARRY_19933
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELG_19924,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELF_19936,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYAND_19934
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXG2_19932,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_FASTCARRY_19933,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYAND_19934,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXFAST_19935
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_LOGIC_ZERO_19930,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXF2_19931,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELG_19924,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYMUXG2_19932
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_17_19923,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_17_CYSELG_19924
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO_19764
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO_19764,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO_19764,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELF_19770,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXF2_19765
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_17_19771,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELF_19770
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_17_CYMUXFAST_19739,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_FASTCARRY_19767
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELG_19755,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELF_19770,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYAND_19768
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXG2_19766,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_FASTCARRY_19767,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYAND_19768,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXFAST_19769
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_LOGIC_ZERO_19764,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXF2_19765,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELG_19755,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYMUXG2_19766
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_16,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_9_16_CYSELG_19755
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_LOGIC_ZERO_19809
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_LOGIC_ZERO_19809,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYINIT_19820,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELF_19814,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_18
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_BXINV_19812,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYINIT_19820
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_18_19813,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELF_19814
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_BXINV_19812
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_LOGIC_ZERO_19809,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_0_18,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELG_19802,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYMUXG_19811
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_9_19801,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_18_CYSELG_19802
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO_20021
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO_20021,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO_20021,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELF_20027,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXF2_20022
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_19_20028,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELF_20027
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_20_CYMUXG_19993,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_FASTCARRY_20024
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELG_20015,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELF_20027,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYAND_20025
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXG2_20023,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_FASTCARRY_20024,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYAND_20025,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXFAST_20026
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_LOGIC_ZERO_20021,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXF2_20022,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELG_20015,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXG2_20023
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_12_20014,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYSELG_20015
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ONE_20184
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ZERO_20200
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ZERO_20200,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ZERO_20200,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELF_20190,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXF2_20185
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELF_20190
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXFAST_20158,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_FASTCARRY_20187
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELG_20175,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELF_20190,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYAND_20188
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXG2_20186,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_FASTCARRY_20187,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYAND_20188,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXFAST_20189
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_LOGIC_ONE_20184,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXF2_20185,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELG_20175,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXG2_20186
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_4,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYSELG_20175
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ONE_20215
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ZERO_20231
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ZERO_20231,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ZERO_20231,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELF_20221,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXF2_20216
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELF_20221
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_CYMUXFAST_20189,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_FASTCARRY_20218
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELG_20209,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELF_20221,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYAND_20219
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXG2_20217,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_FASTCARRY_20218,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYAND_20219,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXFAST_20220
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_LOGIC_ONE_20215,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXF2_20216,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELG_20209,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXG2_20217
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_4_20208,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYSELG_20209
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO_20051
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO_20051,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO_20051,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELF_20057,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXF2_20052
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_16_20058,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELF_20057
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_20_CYMUXFAST_20026,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_FASTCARRY_20054
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELG_20045,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELF_20057,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYAND_20055
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXG2_20053,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_FASTCARRY_20054,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYAND_20055,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXFAST_20056
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_LOGIC_ZERO_20051,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXF2_20052,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELG_20045,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXG2_20053
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_12_20044,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYSELG_20045
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ONE_20153
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ZERO_20169
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ZERO_20169,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ZERO_20169,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELF_20159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXF2_20154
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELF_20159
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYMUXG_20125,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_FASTCARRY_20156
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELG_20144,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELF_20159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYAND_20157
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXG2_20155,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_FASTCARRY_20156,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYAND_20157,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXFAST_20158
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_LOGIC_ONE_20153,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXF2_20154,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELG_20144,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYMUXG2_20155
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_4,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_CYSELG_20144
    );
  Inst_Pantalla_RGB_cmp_le0033_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_le0033_CY0F_20107,
      IB => Inst_Pantalla_RGB_cmp_le0033_CYINIT_20108,
      SEL => Inst_Pantalla_RGB_cmp_le0033_CYSELF_20098,
      O => Inst_Pantalla_RGB_cmp_le0033
    );
  Inst_Pantalla_RGB_cmp_le0033_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXFAST_20086,
      O => Inst_Pantalla_RGB_cmp_le0033_CYINIT_20108
    );
  Inst_Pantalla_RGB_cmp_le0033_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_RGB_cmp_le0033_CY0F_20107
    );
  Inst_Pantalla_RGB_cmp_le0033_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_20,
      O => Inst_Pantalla_RGB_cmp_le0033_CYSELF_20098
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE_20249
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE_20249,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE_20249,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELF_20255,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXF2_20250
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_3_20256,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELF_20255
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_CYMUXFAST_20220,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_FASTCARRY_20252
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELG_20243,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELF_20255,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYAND_20253
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXG2_20251,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_FASTCARRY_20252,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYAND_20253,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXFAST_20254
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_LOGIC_ONE_20249,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXF2_20250,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELG_20243,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXG2_20251
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_2_20242,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYSELG_20243
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ONE_20123
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ZERO_20138
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ZERO_20138,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYINIT_20137,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELF_20128,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_4
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_BXINV_20126,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYINIT_20137
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELF_20128
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_BXINV_20126
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_LOGIC_ONE_20123,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_4,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELG_20114,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYMUXG_20125
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_4,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_CYSELG_20114
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO_20081
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO_20081,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO_20081,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELF_20087,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXF2_20082
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_20_20088,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELF_20087
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_20_CYMUXFAST_20056,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_FASTCARRY_20084
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELG_20074,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELF_20087,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYAND_20085
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXG2_20083,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_FASTCARRY_20084,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYAND_20085,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXFAST_20086
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_LOGIC_ZERO_20081,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXF2_20082,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELG_20074,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYMUXG2_20083
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_19_20073,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_20_CYSELG_20074
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE_20279
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE_20279,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE_20279,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELF_20285,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXF2_20280
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_1_20286,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELF_20285
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_1_CYMUXFAST_20254,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_FASTCARRY_20282
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELG_20273,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELF_20285,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYAND_20283
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXG2_20281,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_FASTCARRY_20282,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYAND_20283,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXFAST_20284
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_LOGIC_ONE_20279,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXF2_20280,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELG_20273,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYMUXG2_20281
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_1_20272,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_11_1_CYSELG_20273
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_13 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => Inst_Pantalla_hPos(3),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_13_22217
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_21
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ONE_22213
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ZERO_22226
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ZERO_22226,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYINIT_22225,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELF_22218,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_21
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_BXINV_22216,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYINIT_22225
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_13_22217,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELF_22218
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_BXINV_22216
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_LOGIC_ONE_22213,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_21,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELG_22204,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYMUXG_22215
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_21,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYSELG_22204
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_21_22299
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_17_22313
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE_22306
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE_22306,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE_22306,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELF_22312,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXF2_22307
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_17_22313,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELF_22312
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXFAST_22278,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_FASTCARRY_22309
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELG_22300,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELF_22312,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYAND_22310
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXG2_22308,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_FASTCARRY_22309,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYAND_22310,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXFAST_22311
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_LOGIC_ONE_22306,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXF2_22307,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELG_22300,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXG2_22308
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_21_22299,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYSELG_22300
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_121_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_12
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_14_22371
    );
  Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ZERO_22364
    );
  Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ONE_22379
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ONE_22379,
      IB => Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ONE_22379,
      SEL => Inst_Pantalla_RGB_cmp_ge0034_CYSELF_22370,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYMUXF2_22365
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_14_22371,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYSELF_22370
    );
  Inst_Pantalla_RGB_cmp_ge0034_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0034_CYMUXFAST_22369,
      O => Inst_Pantalla_RGB_cmp_ge0034
    );
  Inst_Pantalla_RGB_cmp_ge0034_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXFAST_22341,
      O => Inst_Pantalla_RGB_cmp_ge0034_FASTCARRY_22367
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0034_CYSELG_22355,
      I1 => Inst_Pantalla_RGB_cmp_ge0034_CYSELF_22370,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYAND_22368
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0034_CYMUXG2_22366,
      IB => Inst_Pantalla_RGB_cmp_ge0034_FASTCARRY_22367,
      SEL => Inst_Pantalla_RGB_cmp_ge0034_CYAND_22368,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYMUXFAST_22369
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0034_LOGIC_ZERO_22364,
      IB => Inst_Pantalla_RGB_cmp_ge0034_CYMUXF2_22365,
      SEL => Inst_Pantalla_RGB_cmp_ge0034_CYSELG_22355,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYMUXG2_22366
    );
  Inst_Pantalla_RGB_cmp_ge0034_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_12,
      O => Inst_Pantalla_RGB_cmp_ge0034_CYSELG_22355
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_11_22280
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_21_22266
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ONE_22273
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ZERO_22288
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ZERO_22288,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ZERO_22288,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELF_22279,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXF2_22274
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_11_22280,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELF_22279
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXFAST_22246,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_FASTCARRY_22276
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELG_22267,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELF_22279,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYAND_22277
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXG2_22275,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_FASTCARRY_22276,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYAND_22277,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXFAST_22278
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_LOGIC_ONE_22273,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXF2_22274,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELG_22267,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYMUXG2_22275
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_21_22266,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_21_CYSELG_22267
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_19_22329
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_20_22343
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE_22336
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE_22336,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE_22336,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELF_22342,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXF2_22337
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_20_22343,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELF_22342
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_20_CYMUXFAST_22311,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_FASTCARRY_22339
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELG_22330,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELF_22342,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYAND_22340
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXG2_22338,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_FASTCARRY_22339,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYAND_22340,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXFAST_22341
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_LOGIC_ONE_22336,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXF2_22337,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELG_22330,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYMUXG2_22338
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_19_22329,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_14_CYSELG_22330
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_22
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_14 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_14_22399
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ONE_22395
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ZERO_22409
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ZERO_22409,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYINIT_22408,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELF_22400,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_22
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_BXINV_22398,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYINIT_22408
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_14_22399,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELF_22400
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_BXINV_22398
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_LOGIC_ONE_22395,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_22,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELG_22386,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYMUXG_22397
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_22,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYSELG_22386
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_11_22432
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_20 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_20_22416
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ONE_22425
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ZERO_22440
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ZERO_22440,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ZERO_22440,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELF_22431,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXF2_22426
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_11_22432,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELF_22431
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_22_CYMUXG_22397,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_FASTCARRY_22428
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELG_22417,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELF_22431,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYAND_22429
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXG2_22427,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_FASTCARRY_22428,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYAND_22429,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXFAST_22430
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_LOGIC_ONE_22425,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXF2_22426,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELG_22417,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXG2_22427
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_20_22416,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYSELG_22417
    );
  Inst_Pantalla_hPos_8_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_22_22448
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ONE_22455
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ZERO_22471
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ZERO_22471,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ZERO_22471,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELF_22461,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXF2_22456
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELF_22461
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_22_CYMUXFAST_22430,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_FASTCARRY_22458
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELG_22449,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELF_22461,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYAND_22459
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXG2_22457,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_FASTCARRY_22458,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYAND_22459,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXFAST_22460
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_LOGIC_ONE_22455,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXF2_22456,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELG_22449,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXG2_22457
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_22_22448,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYSELG_22449
    );
  Inst_Pantalla_hPos_5_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_19
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ONE_22241
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ZERO_22257
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ZERO_22257,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ZERO_22257,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELF_22247,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXF2_22242
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELF_22247
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_21_CYMUXG_22215,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_FASTCARRY_22244
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELG_22232,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELF_22247,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYAND_22245
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXG2_22243,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_FASTCARRY_22244,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYAND_22245,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXFAST_22246
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_LOGIC_ONE_22241,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXF2_22242,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELG_22232,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYMUXG2_22243
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_19,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_21_CYSELG_22232
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_211_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_21
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_22 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_22_22706
    );
  Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ZERO_22699
    );
  Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ONE_22714
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ONE_22714,
      IB => Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ONE_22714,
      SEL => Inst_Pantalla_RGB_cmp_ge0038_CYSELF_22705,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYMUXF2_22700
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_22_22706,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYSELF_22705
    );
  Inst_Pantalla_RGB_cmp_ge0038_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0038_CYMUXFAST_22704,
      O => Inst_Pantalla_RGB_cmp_ge0038
    );
  Inst_Pantalla_RGB_cmp_ge0038_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXFAST_22676,
      O => Inst_Pantalla_RGB_cmp_ge0038_FASTCARRY_22702
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0038_CYSELG_22690,
      I1 => Inst_Pantalla_RGB_cmp_ge0038_CYSELF_22705,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYAND_22703
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0038_CYMUXG2_22701,
      IB => Inst_Pantalla_RGB_cmp_ge0038_FASTCARRY_22702,
      SEL => Inst_Pantalla_RGB_cmp_ge0038_CYAND_22703,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYMUXFAST_22704
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0038_LOGIC_ZERO_22699,
      IB => Inst_Pantalla_RGB_cmp_ge0038_CYMUXF2_22700,
      SEL => Inst_Pantalla_RGB_cmp_ge0038_CYSELG_22690,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYMUXG2_22701
    );
  Inst_Pantalla_RGB_cmp_ge0038_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_21,
      O => Inst_Pantalla_RGB_cmp_ge0038_CYSELG_22690
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_18 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_4_1_9349,
      ADR1 => Inst_Pantalla_hPos_5_1_9350,
      ADR2 => Inst_Pantalla_hPos(6),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_18_22724
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_11 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_0_1_9252,
      ADR1 => Inst_Pantalla_hPos_1_1_9253,
      ADR2 => Inst_Pantalla_hPos_2_1_9254,
      ADR3 => Inst_Pantalla_hPos_3_1_9347,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_11_22736
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_LOGIC_ZERO_22732
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_LOGIC_ZERO_22732,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYINIT_22743,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELF_22737,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_18
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_BXINV_22735,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYINIT_22743
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_11_22736,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELF_22737
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_BXINV_22735
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_LOGIC_ZERO_22732,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_18,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELG_22725,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYMUXG_22734
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_18_22724,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYSELG_22725
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_19_22678
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_23_22664
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE_22671
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE_22671,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE_22671,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELF_22677,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXF2_22672
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_19_22678,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELF_22677
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXFAST_22646,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_FASTCARRY_22674
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELG_22665,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELF_22677,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYAND_22675
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXG2_22673,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_FASTCARRY_22674,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYAND_22675,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXFAST_22676
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_LOGIC_ONE_22671,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXF2_22672,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELG_22665,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYMUXG2_22673
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_23_22664,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_22_CYSELG_22665
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => Inst_Pantalla_hPos(5),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_23_22570
    );
  Inst_Pantalla_hPos_1_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ONE_22577
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ZERO_22592
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ZERO_22592,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYINIT_22591,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELF_22582,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_23
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_BXINV_22580,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYINIT_22591
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELF_22582
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_BXINV_22580
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_LOGIC_ONE_22577,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_23,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELG_22571,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYMUXG_22579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_23_22570,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYSELG_22571
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_23_22634
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_12_22648
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE_22641
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE_22641,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE_22641,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELF_22647,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXF2_22642
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_12_22648,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELF_22647
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXFAST_22614,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_FASTCARRY_22644
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELG_22635,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELF_22647,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYAND_22645
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXG2_22643,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_FASTCARRY_22644,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYAND_22645,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXFAST_22646
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_LOGIC_ONE_22641,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXF2_22642,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELG_22635,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYMUXG2_22643
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_23_22634,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_23_CYSELG_22635
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_15 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_15_22554
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_131_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_13
    );
  Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ZERO_22547
    );
  Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ONE_22562
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ONE_22562,
      IB => Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ONE_22562,
      SEL => Inst_Pantalla_RGB_cmp_ge0036_CYSELF_22553,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYMUXF2_22548
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_15_22554,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYSELF_22553
    );
  Inst_Pantalla_RGB_cmp_ge0036_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0036_CYMUXFAST_22552,
      O => Inst_Pantalla_RGB_cmp_ge0036
    );
  Inst_Pantalla_RGB_cmp_ge0036_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXFAST_22524,
      O => Inst_Pantalla_RGB_cmp_ge0036_FASTCARRY_22550
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0036_CYSELG_22538,
      I1 => Inst_Pantalla_RGB_cmp_ge0036_CYSELF_22553,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYAND_22551
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0036_CYMUXG2_22549,
      IB => Inst_Pantalla_RGB_cmp_ge0036_FASTCARRY_22550,
      SEL => Inst_Pantalla_RGB_cmp_ge0036_CYAND_22551,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYMUXFAST_22552
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0036_LOGIC_ZERO_22547,
      IB => Inst_Pantalla_RGB_cmp_ge0036_CYMUXF2_22548,
      SEL => Inst_Pantalla_RGB_cmp_ge0036_CYSELG_22538,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYMUXG2_22549
    );
  Inst_Pantalla_RGB_cmp_ge0036_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_13,
      O => Inst_Pantalla_RGB_cmp_ge0036_CYSELG_22538
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_22_22482
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_18_22496
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE_22489
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE_22489,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE_22489,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELF_22495,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXF2_22490
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_18_22496,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELF_22495
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_22_CYMUXFAST_22460,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_FASTCARRY_22492
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELG_22483,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELF_22495,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYAND_22493
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXG2_22491,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_FASTCARRY_22492,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYAND_22493,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXFAST_22494
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_LOGIC_ONE_22489,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXF2_22490,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELG_22483,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXG2_22491
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_22_22482,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYSELG_22483
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_20_22512
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_21_22526
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE_22519
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE_22519,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE_22519,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELF_22525,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXF2_22520
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_21_22526,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELF_22525
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_21_CYMUXFAST_22494,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_FASTCARRY_22522
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELG_22513,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELF_22525,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYAND_22523
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXG2_22521,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_FASTCARRY_22522,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYAND_22523,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXFAST_22524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_LOGIC_ONE_22519,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXF2_22520,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELG_22513,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYMUXG2_22521
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_20_22512,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_15_CYSELG_22513
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_21_22602
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_12 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_12_22616
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ONE_22609
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ZERO_22623
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ZERO_22623,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ZERO_22623,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELF_22615,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXF2_22610
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_12_22616,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELF_22615
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_23_CYMUXG_22579,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_FASTCARRY_22612
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELG_22603,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELF_22615,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYAND_22613
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXG2_22611,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_FASTCARRY_22612,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYAND_22613,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXFAST_22614
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_LOGIC_ONE_22609,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXF2_22610,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELG_22603,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYMUXG2_22611
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_21_22602,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_23_CYSELG_22603
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE_22958
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE_22958,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE_22958,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELF_22964,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXF2_22959
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_10_22965,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELF_22964
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXFAST_22929,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_FASTCARRY_22961
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELG_22952,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELF_22964,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYAND_22962
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXG2_22960,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_FASTCARRY_22961,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYAND_22962,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXFAST_22963
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_LOGIC_ONE_22958,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXF2_22959,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELG_22952,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXG2_22960
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_19_22951,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYSELG_22952
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_10_22965
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_15_22995
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE_22988
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE_22988,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE_22988,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELF_22994,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXF2_22989
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_15_22995,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELF_22994
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_19_CYMUXFAST_22963,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_FASTCARRY_22991
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELG_22982,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELF_22994,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYAND_22992
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXG2_22990,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_FASTCARRY_22991,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYAND_22992,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXFAST_22993
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_LOGIC_ONE_22988,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXF2_22989,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELG_22982,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXG2_22990
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_19_22981,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYSELG_22982
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_19_22951
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_14_22829
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_18_22815
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE_22822
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE_22822,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE_22822,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELF_22828,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXF2_22823
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_14_22829,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELF_22828
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXFAST_22797,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_FASTCARRY_22825
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELG_22816,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELF_22828,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYAND_22826
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXG2_22824,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_FASTCARRY_22825,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYAND_22826,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXFAST_22827
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_LOGIC_ONE_22822,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXF2_22823,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELG_22816,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXG2_22824
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_18_22815,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYSELG_22816
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_121_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_12
    );
  Inst_Pantalla_RGB_cmp_ge0030_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0030_LOGIC_ZERO_22879
    );
  Inst_Pantalla_RGB_cmp_ge0030_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0030_LOGIC_ZERO_22879,
      IB => Inst_Pantalla_RGB_cmp_ge0030_CYINIT_22878,
      SEL => Inst_Pantalla_RGB_cmp_ge0030_CYSELF_22869,
      O => Inst_Pantalla_RGB_cmp_ge0030
    );
  Inst_Pantalla_RGB_cmp_ge0030_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXFAST_22857,
      O => Inst_Pantalla_RGB_cmp_ge0030_CYINIT_22878
    );
  Inst_Pantalla_RGB_cmp_ge0030_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_12,
      O => Inst_Pantalla_RGB_cmp_ge0030_CYSELF_22869
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_9 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_7_1_9352,
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_9_22766
    );
  Inst_Pantalla_hPos_9_rt_19 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ZERO_22759
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ONE_22774
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ONE_22774,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ONE_22774,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELF_22765,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXF2_22760
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_9_22766,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELF_22765
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_18_CYMUXG_22734,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_FASTCARRY_22762
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELG_22750,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELF_22765,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYAND_22763
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXG2_22761,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_FASTCARRY_22762,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYAND_22763,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXFAST_22764
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_LOGIC_ZERO_22759,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXF2_22760,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELG_22750,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXG2_22761
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_G,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYSELG_22750
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_16
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_17_22859
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE_22852
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE_22852,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE_22852,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELF_22858,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXF2_22853
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_17_22859,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELF_22858
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_17_CYMUXFAST_22827,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_FASTCARRY_22855
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELG_22843,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELF_22858,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYAND_22856
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXG2_22854,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_FASTCARRY_22855,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYAND_22856,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXFAST_22857
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_LOGIC_ONE_22852,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXF2_22853,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELG_22843,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYMUXG2_22854
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_16,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_12_CYSELG_22843
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_9_22799
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_18_22785
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE_22792
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE_22792,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE_22792,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELF_22798,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXF2_22793
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_9_22799,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELF_22798
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_18_CYMUXFAST_22764,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_FASTCARRY_22795
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELG_22786,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELF_22798,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYAND_22796
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXG2_22794,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_FASTCARRY_22795,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYAND_22796,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXFAST_22797
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_LOGIC_ONE_22792,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXF2_22793,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELG_22786,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYMUXG2_22794
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_18_22785,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_18_CYSELG_22786
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_12 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_12_22899
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_19 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_19_22887
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ONE_22895
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ZERO_22909
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ZERO_22909,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYINIT_22908,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELF_22900,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_19
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_BXINV_22898,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYINIT_22908
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_12_22899,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELF_22900
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_BXINV_22898
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_LOGIC_ONE_22895,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_19,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELG_22888,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYMUXG_22897
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_19_22887,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYSELG_22888
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_17_22917
    );
  Inst_Pantalla_hPos_8_rt_7 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ONE_22924
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ZERO_22940
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ZERO_22940,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ZERO_22940,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELF_22930,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXF2_22925
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELF_22930
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_19_CYMUXG_22897,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_FASTCARRY_22927
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELG_22918,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELF_22930,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYAND_22928
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXG2_22926,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_FASTCARRY_22927,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYAND_22928,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXFAST_22929
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_LOGIC_ONE_22924,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXF2_22925,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELG_22918,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYMUXG2_22926
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_17_22917,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_19_CYSELG_22918
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(2)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ONE_23259
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ZERO_23275
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ZERO_23275,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ZERO_23275,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELF_23265,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXF2_23260
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(2),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELF_23265
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYMUXG_23232,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_FASTCARRY_23262
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELG_23253,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELF_23265,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYAND_23263
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXG2_23261,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_FASTCARRY_23262,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYAND_23263,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXFAST_23264
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_LOGIC_ONE_23259,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXF2_23260,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELG_23253,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXG2_23261
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(3),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYSELG_23253
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_20 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_20_23037
    );
  Inst_Pantalla_hPos_0_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ONE_23046
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ZERO_23061
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ZERO_23061,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYINIT_23060,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELF_23051,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_20
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_BXINV_23049,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYINIT_23060
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELF_23051
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_BXINV_23049
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_LOGIC_ONE_23046,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_20,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELG_23038,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYMUXG_23048
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_20_23037,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYSELG_23038
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_16_23148
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE_23141
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE_23141,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE_23141,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELF_23147,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXF2_23142
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_16_23148,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELF_23147
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXFAST_23112,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_FASTCARRY_23144
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELG_23135,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELF_23147,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYAND_23145
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXG2_23143,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_FASTCARRY_23144,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYAND_23145,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXFAST_23146
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_LOGIC_ONE_23141,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXF2_23142,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELG_23135,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXG2_23143
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_20_23134,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYSELG_23135
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_13 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_13_23207
    );
  Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ZERO_23200
    );
  Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ONE_23214
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ONE_23214,
      IB => Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ONE_23214,
      SEL => Inst_Pantalla_RGB_cmp_ge0032_CYSELF_23206,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYMUXF2_23201
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_13_23207,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYSELF_23206
    );
  Inst_Pantalla_RGB_cmp_ge0032_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0032_CYMUXFAST_23205,
      O => Inst_Pantalla_RGB_cmp_ge0032
    );
  Inst_Pantalla_RGB_cmp_ge0032_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXFAST_23176,
      O => Inst_Pantalla_RGB_cmp_ge0032_FASTCARRY_23203
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0032_CYSELG_23191,
      I1 => Inst_Pantalla_RGB_cmp_ge0032_CYSELF_23206,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYAND_23204
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0032_CYMUXG2_23202,
      IB => Inst_Pantalla_RGB_cmp_ge0032_FASTCARRY_23203,
      SEL => Inst_Pantalla_RGB_cmp_ge0032_CYAND_23204,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYMUXFAST_23205
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0032_LOGIC_ZERO_23200,
      IB => Inst_Pantalla_RGB_cmp_ge0032_CYMUXF2_23201,
      SEL => Inst_Pantalla_RGB_cmp_ge0032_CYSELG_23191,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYMUXG2_23202
    );
  Inst_Pantalla_RGB_cmp_ge0032_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_11,
      O => Inst_Pantalla_RGB_cmp_ge0032_CYSELG_23191
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(0)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ONE_23230
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ZERO_23244
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ZERO_23244,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYINIT_23243,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELF_23235,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_Q
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_BXINV_23233,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYINIT_23243
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(0),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELF_23235
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_BXINV_23233
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_LOGIC_ONE_23230,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_0_Q,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELG_23221,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYMUXG_23232
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_G,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_CYSELG_23221
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_18 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_18_23023
    );
  Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ZERO_23016
    );
  Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ONE_23031
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ONE_23031,
      IB => Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ONE_23031,
      SEL => Inst_Pantalla_RGB_cmp_ge0033_CYSELF_23022,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYMUXF2_23017
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_18_23023,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYSELF_23022
    );
  Inst_Pantalla_RGB_cmp_ge0033_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0033_CYMUXFAST_23021,
      O => Inst_Pantalla_RGB_cmp_ge0033
    );
  Inst_Pantalla_RGB_cmp_ge0033_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_18_CYMUXFAST_22993,
      O => Inst_Pantalla_RGB_cmp_ge0033_FASTCARRY_23019
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0033_CYSELG_23007,
      I1 => Inst_Pantalla_RGB_cmp_ge0033_CYSELF_23022,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYAND_23020
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0033_CYMUXG2_23018,
      IB => Inst_Pantalla_RGB_cmp_ge0033_FASTCARRY_23019,
      SEL => Inst_Pantalla_RGB_cmp_ge0033_CYAND_23020,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYMUXFAST_23021
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0033_LOGIC_ZERO_23016,
      IB => Inst_Pantalla_RGB_cmp_ge0033_CYMUXF2_23017,
      SEL => Inst_Pantalla_RGB_cmp_ge0033_CYSELG_23007,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYMUXG2_23018
    );
  Inst_Pantalla_RGB_cmp_ge0033_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_17,
      O => Inst_Pantalla_RGB_cmp_ge0033_CYSELG_23007
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_19_22981
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_20_23134
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_10 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_10_23085
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ONE_23078
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ZERO_23092
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ZERO_23092,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ZERO_23092,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELF_23084,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXF2_23079
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_10_23085,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELF_23084
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_20_CYMUXG_23048,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_FASTCARRY_23081
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELG_23069,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELF_23084,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYAND_23082
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXG2_23080,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_FASTCARRY_23081,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYAND_23082,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXFAST_23083
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_LOGIC_ONE_23078,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXF2_23079,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELG_23069,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXG2_23080
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_18,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYSELG_23069
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_111_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_11
    );
  Inst_Pantalla_vPos_3_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_G
    );
  Inst_Pantalla_hPos_7_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ONE_23107
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ZERO_23123
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ZERO_23123,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ZERO_23123,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELF_23113,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXF2_23108
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELF_23113
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_20_CYMUXFAST_23083,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_FASTCARRY_23110
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELG_23101,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELF_23113,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYAND_23111
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXG2_23109,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_FASTCARRY_23110,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYAND_23111,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXFAST_23112
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_LOGIC_ONE_23107,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXF2_23108,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELG_23101,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYMUXG2_23109
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_20_23100,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_20_CYSELG_23101
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => Inst_Pantalla_vPos(7),
      ADR3 => Inst_Pantalla_vPos(8),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(3)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_18
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_20_23100
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_18_23164
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_19_23178
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE_23171
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE_23171,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE_23171,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELF_23177,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXF2_23172
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_19_23178,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELF_23177
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_19_CYMUXFAST_23146,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_FASTCARRY_23174
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELG_23165,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELF_23177,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYAND_23175
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXG2_23173,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_FASTCARRY_23174,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYAND_23175,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXFAST_23176
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_LOGIC_ONE_23171,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXF2_23172,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELG_23165,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYMUXG2_23173
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_18_23164,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_9_13_CYSELG_23165
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_171_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_17
    );
  Inst_Pantalla_vPos_1_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ONE_23395
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ZERO_23410
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ZERO_23410,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYINIT_23409,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELF_23400,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_BXINV_23398,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYINIT_23409
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELF_23400
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_BXINV_23398
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_LOGIC_ONE_23395,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_1,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELG_23386,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYMUXG_23397
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(1),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYSELG_23386
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(10)
    );
  Inst_Pantalla_VSYNC_cmp_le0000_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_VSYNC_cmp_le0000_CY0F_23379,
      IB => Inst_Pantalla_VSYNC_cmp_le0000_CYINIT_23380,
      SEL => Inst_Pantalla_VSYNC_cmp_le0000_CYSELF_23370,
      O => Inst_Pantalla_VSYNC_cmp_le0000
    );
  Inst_Pantalla_VSYNC_cmp_le0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXFAST_23358,
      O => Inst_Pantalla_VSYNC_cmp_le0000_CYINIT_23380
    );
  Inst_Pantalla_VSYNC_cmp_le0000_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_VSYNC_cmp_le0000_CY0F_23379
    );
  Inst_Pantalla_VSYNC_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(10),
      O => Inst_Pantalla_VSYNC_cmp_le0000_CYSELF_23370
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(4)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO_23293
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO_23293,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO_23293,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELF_23299,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXF2_23294
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(4),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELF_23299
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_CYMUXFAST_23264,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_FASTCARRY_23296
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELG_23287,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELF_23299,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYAND_23297
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXG2_23295,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_FASTCARRY_23296,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYAND_23297,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXFAST_23298
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_LOGIC_ZERO_23293,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXF2_23294,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELG_23287,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXG2_23295
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(5),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYSELG_23287
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(8)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO_23353
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO_23353,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO_23353,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELF_23359,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXF2_23354
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(8),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELF_23359
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXFAST_23328,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_FASTCARRY_23356
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELG_23345,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELF_23359,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYAND_23357
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXG2_23355,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_FASTCARRY_23356,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYAND_23357,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXFAST_23358
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_LOGIC_ZERO_23353,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXF2_23354,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELG_23345,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYMUXG2_23355
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(9),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_9_CYSELG_23345
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(6)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO_23323
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO_23323,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO_23323,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELF_23329,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXF2_23324
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(6),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELF_23329
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_CYMUXFAST_23298,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_FASTCARRY_23326
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELG_23317,
      I1 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELF_23329,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYAND_23327
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXG2_23325,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_FASTCARRY_23326,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYAND_23327,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXFAST_23328
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_LOGIC_ZERO_23323,
      IB => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXF2_23324,
      SEL => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELG_23317,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYMUXG2_23325
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(7),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_CYSELG_23317
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(7)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(5)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(9)
    );
  Inst_Pantalla_vPos_6_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ONE_23456
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ZERO_23472
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ZERO_23472,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ZERO_23472,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELF_23462,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXF2_23457
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELF_23462
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXFAST_23431,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_FASTCARRY_23459
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELG_23450,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELF_23462,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYAND_23460
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXG2_23458,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_FASTCARRY_23459,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYAND_23460,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXFAST_23461
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_LOGIC_ONE_23456,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXF2_23457,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELG_23450,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXG2_23458
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_1_23449,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYSELG_23450
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => Inst_Pantalla_vPos(9),
      ADR3 => Inst_Pantalla_vPos(10),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_1_23449
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_1_23433
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ONE_23426
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ZERO_23441
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ZERO_23441,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ZERO_23441,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELF_23432,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXF2_23427
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_1_23433,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELF_23432
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_1_CYMUXG_23397,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_FASTCARRY_23429
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELG_23417,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELF_23432,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYAND_23430
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXG2_23428,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_FASTCARRY_23429,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYAND_23430,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXFAST_23431
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_LOGIC_ONE_23426,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXF2_23427,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELG_23417,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYMUXG2_23428
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(3),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_1_CYSELG_23417
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(1)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(15),
      ADR1 => Inst_Pantalla_vPos(16),
      ADR2 => Inst_Pantalla_vPos(17),
      ADR3 => Inst_Pantalla_vPos(18),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_1_23483
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(11),
      ADR1 => Inst_Pantalla_vPos(12),
      ADR2 => Inst_Pantalla_vPos(13),
      ADR3 => Inst_Pantalla_vPos(14),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_1_23497
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE_23490
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE_23490,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE_23490,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELF_23496,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXF2_23491
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_1_23497,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELF_23496
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_1_CYMUXFAST_23461,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_FASTCARRY_23493
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELG_23484,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELF_23496,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYAND_23494
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXG2_23492,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_FASTCARRY_23493,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYAND_23494,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXFAST_23495
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_LOGIC_ONE_23490,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXF2_23491,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELG_23484,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXG2_23492
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_1_23483,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYSELG_23484
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(19),
      ADR1 => Inst_Pantalla_vPos(20),
      ADR2 => Inst_Pantalla_vPos(21),
      ADR3 => Inst_Pantalla_vPos(22),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_1_23527
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(23),
      ADR1 => Inst_Pantalla_vPos(24),
      ADR2 => Inst_Pantalla_vPos(25),
      ADR3 => Inst_Pantalla_vPos(26),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_1_23513
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE_23520
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE_23520,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE_23520,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELF_23526,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXF2_23521
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_1_23527,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELF_23526
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_1_CYMUXFAST_23495,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_FASTCARRY_23523
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELG_23514,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELF_23526,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYAND_23524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXG2_23522,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_FASTCARRY_23523,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYAND_23524,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXFAST_23525
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_LOGIC_ONE_23520,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXF2_23521,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELG_23514,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXG2_23522
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_1_23513,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYSELG_23514
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(3)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_4_23632
    );
  Inst_Pantalla_vPos_8_rt_8 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ONE_23639
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ZERO_23655
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ZERO_23655,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ZERO_23655,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELF_23645,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXF2_23640
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELF_23645
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXFAST_23613,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_FASTCARRY_23642
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELG_23633,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELF_23645,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYAND_23643
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXG2_23641,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_FASTCARRY_23642,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYAND_23643,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXFAST_23644
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_LOGIC_ONE_23639,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXF2_23640,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELG_23633,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXG2_23641
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_4_23632,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYSELG_23633
    );
  Inst_Pantalla_vPos_5_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => Inst_Pantalla_vPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_3_23599
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ONE_23608
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ZERO_23624
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ZERO_23624,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ZERO_23624,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELF_23614,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXF2_23609
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELF_23614
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYMUXG_23581,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_FASTCARRY_23611
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELG_23600,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELF_23614,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYAND_23612
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXG2_23610,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_FASTCARRY_23611,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYAND_23612,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXFAST_23613
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_LOGIC_ONE_23608,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXF2_23609,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELG_23600,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYMUXG2_23610
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_3_23599,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_4_CYSELG_23600
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_4_23680
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_4_23666
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE_23673
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE_23673,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE_23673,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELF_23679,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXF2_23674
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_4_23680,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELF_23679
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_4_CYMUXFAST_23644,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_FASTCARRY_23676
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELG_23667,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELF_23679,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYAND_23677
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXG2_23675,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_FASTCARRY_23676,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYAND_23677,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXFAST_23678
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_LOGIC_ONE_23673,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXF2_23674,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELG_23667,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXG2_23675
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_4_23666,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYSELG_23667
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(27),
      ADR1 => Inst_Pantalla_vPos(28),
      ADR2 => Inst_Pantalla_vPos(29),
      ADR3 => Inst_Pantalla_vPos(30),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_1_23557
    );
  Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ZERO_23550
    );
  Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ONE_23563
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ONE_23563,
      IB => Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ONE_23563,
      SEL => Inst_Pantalla_RGB_cmp_ge0001_CYSELF_23556,
      O => Inst_Pantalla_RGB_cmp_ge0001_CYMUXF2_23551
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_1_23557,
      O => Inst_Pantalla_RGB_cmp_ge0001_CYSELF_23556
    );
  Inst_Pantalla_RGB_cmp_ge0001_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0001_CYMUXFAST_23555,
      O => Inst_Pantalla_RGB_cmp_ge0001
    );
  Inst_Pantalla_RGB_cmp_ge0001_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_1_CYMUXFAST_23525,
      O => Inst_Pantalla_RGB_cmp_ge0001_FASTCARRY_23553
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0001_CYSELG_23541,
      I1 => Inst_Pantalla_RGB_cmp_ge0001_CYSELF_23556,
      O => Inst_Pantalla_RGB_cmp_ge0001_CYAND_23554
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0001_CYMUXG2_23552,
      IB => Inst_Pantalla_RGB_cmp_ge0001_FASTCARRY_23553,
      SEL => Inst_Pantalla_RGB_cmp_ge0001_CYAND_23554,
      O => Inst_Pantalla_RGB_cmp_ge0001_CYMUXFAST_23555
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0001_LOGIC_ZERO_23550,
      IB => Inst_Pantalla_RGB_cmp_ge0001_CYMUXF2_23551,
      SEL => Inst_Pantalla_RGB_cmp_ge0001_CYSELG_23541,
      O => Inst_Pantalla_RGB_cmp_ge0001_CYMUXG2_23552
    );
  Inst_Pantalla_RGB_cmp_ge0001_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(11),
      O => Inst_Pantalla_RGB_cmp_ge0001_CYSELG_23541
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => Inst_Pantalla_vPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_4_23782
    );
  Inst_Pantalla_vPos_5_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ONE_23791
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ZERO_23807
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ZERO_23807,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ZERO_23807,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELF_23797,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXF2_23792
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELF_23797
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYMUXG_23763,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_FASTCARRY_23794
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELG_23783,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELF_23797,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYAND_23795
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXG2_23793,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_FASTCARRY_23794,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYAND_23795,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXFAST_23796
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_LOGIC_ONE_23791,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXF2_23792,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELG_23783,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXG2_23793
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_4_23782,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYSELG_23783
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(11)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_4 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => Inst_Pantalla_vPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_4_23753
    );
  Inst_Pantalla_vPos_1_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ONE_23761
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ZERO_23776
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ZERO_23776,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYINIT_23775,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELF_23766,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_5
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_BXINV_23764,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYINIT_23775
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELF_23766
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_BXINV_23764
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_LOGIC_ONE_23761,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_5,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELG_23754,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYMUXG_23763
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_4_23753,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_5_CYSELG_23754
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_3 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_3_23583
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ONE_23579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ZERO_23593
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ZERO_23593,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYINIT_23592,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELF_23584,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_4
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_BXINV_23582,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYINIT_23592
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_3_23583,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELF_23584
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_BXINV_23582
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_LOGIC_ONE_23579,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_4,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELG_23570,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYMUXG_23581
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_3,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_4_CYSELG_23570
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_3_23696
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_3_23710
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE_23703
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE_23703,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE_23703,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELF_23709,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXF2_23704
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_3_23710,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELF_23709
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_3_CYMUXFAST_23678,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_FASTCARRY_23706
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELG_23697,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELF_23709,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYAND_23707
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXG2_23705,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_FASTCARRY_23706,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYAND_23707,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXFAST_23708
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_LOGIC_ONE_23703,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXF2_23704,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELG_23697,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXG2_23705
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_3_23696,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYSELG_23697
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_2_23738
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_1
    );
  Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ZERO_23731
    );
  Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ONE_23746
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ONE_23746,
      IB => Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ONE_23746,
      SEL => Inst_Pantalla_RGB_cmp_ge0013_CYSELF_23737,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYMUXF2_23732
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_2_23738,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYSELF_23737
    );
  Inst_Pantalla_RGB_cmp_ge0013_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0013_CYMUXFAST_23736,
      O => Inst_Pantalla_RGB_cmp_ge0013
    );
  Inst_Pantalla_RGB_cmp_ge0013_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_2_CYMUXFAST_23708,
      O => Inst_Pantalla_RGB_cmp_ge0013_FASTCARRY_23734
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0013_CYSELG_23722,
      I1 => Inst_Pantalla_RGB_cmp_ge0013_CYSELF_23737,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYAND_23735
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0013_CYMUXG2_23733,
      IB => Inst_Pantalla_RGB_cmp_ge0013_FASTCARRY_23734,
      SEL => Inst_Pantalla_RGB_cmp_ge0013_CYAND_23735,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYMUXFAST_23736
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0013_LOGIC_ZERO_23731,
      IB => Inst_Pantalla_RGB_cmp_ge0013_CYMUXF2_23732,
      SEL => Inst_Pantalla_RGB_cmp_ge0013_CYSELG_23722,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYMUXG2_23733
    );
  Inst_Pantalla_RGB_cmp_ge0013_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_1,
      O => Inst_Pantalla_RGB_cmp_ge0013_CYSELG_23722
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_3_23921
    );
  Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ZERO_23914
    );
  Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ONE_23929
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ONE_23929,
      IB => Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ONE_23929,
      SEL => Inst_Pantalla_RGB_cmp_ge0015_CYSELF_23920,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYMUXF2_23915
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_3_23921,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYSELF_23920
    );
  Inst_Pantalla_RGB_cmp_ge0015_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0015_CYMUXFAST_23919,
      O => Inst_Pantalla_RGB_cmp_ge0015
    );
  Inst_Pantalla_RGB_cmp_ge0015_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXFAST_23891,
      O => Inst_Pantalla_RGB_cmp_ge0015_FASTCARRY_23917
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0015_CYSELG_23905,
      I1 => Inst_Pantalla_RGB_cmp_ge0015_CYSELF_23920,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYAND_23918
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0015_CYMUXG2_23916,
      IB => Inst_Pantalla_RGB_cmp_ge0015_FASTCARRY_23917,
      SEL => Inst_Pantalla_RGB_cmp_ge0015_CYAND_23918,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYMUXFAST_23919
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0015_LOGIC_ZERO_23914,
      IB => Inst_Pantalla_RGB_cmp_ge0015_CYMUXF2_23915,
      SEL => Inst_Pantalla_RGB_cmp_ge0015_CYSELG_23905,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYMUXG2_23916
    );
  Inst_Pantalla_RGB_cmp_ge0015_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_2,
      O => Inst_Pantalla_RGB_cmp_ge0015_CYSELG_23905
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_21_1_9050,
      ADR1 => Inst_Pantalla_vPos_22_1_9051,
      ADR2 => Inst_Pantalla_vPos_23_1_9052,
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_6_24076
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE_24069
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE_24069,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE_24069,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELF_24075,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXF2_24070
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_6_24076,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELF_24075
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXFAST_24044,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_FASTCARRY_24072
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELG_24063,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELF_24075,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYAND_24073
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXG2_24071,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_FASTCARRY_24072,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYAND_24073,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXFAST_24074
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_LOGIC_ONE_24069,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXF2_24070,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELG_24063,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXG2_24071
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_6_24062,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYSELG_24063
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_4_23879
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE_23886
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE_23886,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE_23886,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELF_23892,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXF2_23887
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_4_23893,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELF_23892
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXFAST_23861,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_FASTCARRY_23889
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELG_23880,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELF_23892,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYAND_23890
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXG2_23888,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_FASTCARRY_23889,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYAND_23890,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXFAST_23891
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_LOGIC_ONE_23886,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXF2_23887,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELG_23880,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYMUXG2_23888
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_4_23879,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_3_CYSELG_23880
    );
  Inst_Pantalla_vPos_8_rt_9 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_5_23815
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ONE_23822
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ZERO_23838
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ZERO_23838,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ZERO_23838,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELF_23828,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXF2_23823
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELF_23828
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_5_CYMUXFAST_23796,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_FASTCARRY_23825
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELG_23816,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELF_23828,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYAND_23826
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXG2_23824,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_FASTCARRY_23825,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYAND_23826,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXFAST_23827
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_LOGIC_ONE_23822,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXF2_23823,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELG_23816,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXG2_23824
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_5_23815,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYSELG_23816
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_5_23849
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_5_23863
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE_23856
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE_23856,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE_23856,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELF_23862,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXF2_23857
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_5_23863,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELF_23862
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_5_CYMUXFAST_23827,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_FASTCARRY_23859
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELG_23850,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELF_23862,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYAND_23860
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXG2_23858,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_FASTCARRY_23859,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYAND_23860,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXFAST_23861
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_LOGIC_ONE_23856,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXF2_23857,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELG_23850,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYMUXG2_23858
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_5_23849,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_4_CYSELG_23850
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_13_1_9041,
      ADR1 => Inst_Pantalla_vPos_14_1_9042,
      ADR2 => Inst_Pantalla_vPos_15_1_9043,
      ADR3 => Inst_Pantalla_vPos_16_1_9044,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_7_24046
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE_24039
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE_24039,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE_24039,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELF_24045,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXF2_24040
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_7_24046,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELF_24045
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXFAST_24011,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_FASTCARRY_24042
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELG_24033,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELF_24045,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYAND_24043
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXG2_24041,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_FASTCARRY_24042,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYAND_24043,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXFAST_24044
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_LOGIC_ONE_24039,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXF2_24040,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELG_24033,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYMUXG2_24041
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_7_24032,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_6_CYSELG_24033
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_7_1_9034,
      ADR1 => Inst_Pantalla_vPos_8_1_9035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_4_24013
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ONE_24006
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ZERO_24021
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ZERO_24021,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ZERO_24021,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELF_24012,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXF2_24007
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_4_24013,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELF_24012
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXFAST_23980,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_FASTCARRY_24009
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELG_24000,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELF_24012,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYAND_24010
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXG2_24008,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_FASTCARRY_24009,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYAND_24010,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXFAST_24011
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_LOGIC_ONE_24006,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXF2_24007,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELG_24000,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYMUXG2_24008
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_7_23999,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_7_CYSELG_24000
    );
  Inst_Pantalla_vPos_1_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_1_1_9026,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_1_1_rt_23948
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ONE_23944
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ZERO_23959
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ZERO_23959,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYINIT_23958,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELF_23949,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_BXINV_23947,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYINIT_23958
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_1_rt_23948,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELF_23949
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_BXINV_23947
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_LOGIC_ONE_23944,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_7,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELG_23935,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYMUXG_23946
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_6,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYSELG_23935
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_2_1_9027,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_6
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_5_1_9031,
      ADR1 => Inst_Pantalla_vPos_6_1_9033,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_6_23966
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_3_1_9028,
      ADR1 => Inst_Pantalla_vPos_4_1_9030,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_4_23982
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ONE_23975
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ZERO_23990
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ZERO_23990,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ZERO_23990,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELF_23981,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXF2_23976
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_4_23982,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELF_23981
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_7_CYMUXG_23946,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_FASTCARRY_23978
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELG_23967,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELF_23981,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYAND_23979
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXG2_23977,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_FASTCARRY_23978,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYAND_23979,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXFAST_23980
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_LOGIC_ONE_23975,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXF2_23976,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELG_23967,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYMUXG2_23977
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_6_23966,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_7_CYSELG_23967
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_9_1_9037,
      ADR1 => Inst_Pantalla_vPos_10_1_9038,
      ADR2 => Inst_Pantalla_vPos_11_1_9039,
      ADR3 => Inst_Pantalla_vPos_12_1_9040,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_7_23999
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_17_1_9046,
      ADR1 => Inst_Pantalla_vPos_18_1_9047,
      ADR2 => Inst_Pantalla_vPos_19_1_9048,
      ADR3 => Inst_Pantalla_vPos_20_1_9049,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_7_24032
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_4_23893
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ONE_24341
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ZERO_24356
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ZERO_24356,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ZERO_24356,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELF_24347,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXF2_24342
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_5_24348,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELF_24347
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYMUXG_24312,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_FASTCARRY_24344
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELG_24332,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELF_24347,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYAND_24345
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXG2_24343,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_FASTCARRY_24344,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYAND_24345,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXFAST_24346
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_LOGIC_ONE_24341,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXF2_24342,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELG_24332,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXG2_24343
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_8,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYSELG_24332
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_29_1_9055,
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_4_24104
    );
  Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ZERO_24097
    );
  Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ONE_24112
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ONE_24112,
      IB => Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ONE_24112,
      SEL => Inst_Pantalla_RGB_cmp_ge0018_CYSELF_24103,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYMUXF2_24098
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_4_24104,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYSELF_24103
    );
  Inst_Pantalla_RGB_cmp_ge0018_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0018_CYMUXFAST_24102,
      O => Inst_Pantalla_RGB_cmp_ge0018
    );
  Inst_Pantalla_RGB_cmp_ge0018_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_4_CYMUXFAST_24074,
      O => Inst_Pantalla_RGB_cmp_ge0018_FASTCARRY_24100
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0018_CYSELG_24088,
      I1 => Inst_Pantalla_RGB_cmp_ge0018_CYSELF_24103,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYAND_24101
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0018_CYMUXG2_24099,
      IB => Inst_Pantalla_RGB_cmp_ge0018_FASTCARRY_24100,
      SEL => Inst_Pantalla_RGB_cmp_ge0018_CYAND_24101,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYMUXFAST_24102
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0018_LOGIC_ZERO_24097,
      IB => Inst_Pantalla_RGB_cmp_ge0018_CYMUXF2_24098,
      SEL => Inst_Pantalla_RGB_cmp_ge0018_CYSELG_24088,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYMUXG2_24099
    );
  Inst_Pantalla_RGB_cmp_ge0018_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_3,
      O => Inst_Pantalla_RGB_cmp_ge0018_CYSELG_24088
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_3_1_9028,
      ADR1 => Inst_Pantalla_vPos_4_1_9030,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_7_24118
    );
  Inst_Pantalla_vPos_2_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_2_1_9027,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_2_1_rt_24131
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ONE_24127
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ZERO_24142
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ZERO_24142,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYINIT_24141,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELF_24132,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_BXINV_24130,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYINIT_24141
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_2_1_rt_24131,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELF_24132
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_BXINV_24130
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_LOGIC_ONE_24127,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_8,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELG_24119,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYMUXG_24129
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_7_24118,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYSELG_24119
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ONE_24157
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ZERO_24173
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ZERO_24173,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ZERO_24173,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELF_24163,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXF2_24158
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELF_24163
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_8_CYMUXG_24129,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_FASTCARRY_24160
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELG_24148,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELF_24163,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYAND_24161
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXG2_24159,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_FASTCARRY_24160,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYAND_24161,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXFAST_24162
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_LOGIC_ONE_24157,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXF2_24158,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELG_24148,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXG2_24159
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_7,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYSELG_24148
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ONE_24189
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ZERO_24204
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ZERO_24204,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ZERO_24204,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELF_24195,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXF2_24190
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_5_24196,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELF_24195
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_CYMUXFAST_24162,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_FASTCARRY_24192
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELG_24183,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELF_24195,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYAND_24193
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXG2_24191,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_FASTCARRY_24192,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYAND_24193,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXFAST_24194
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_LOGIC_ONE_24189,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXF2_24190,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELG_24183,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXG2_24191
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_8_24182,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYSELG_24183
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE_24252
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE_24252,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE_24252,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELF_24258,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXF2_24253
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_7_24259,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELF_24258
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXFAST_24227,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_FASTCARRY_24255
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELG_24246,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELF_24258,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYAND_24256
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXG2_24254,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_FASTCARRY_24255,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYAND_24256,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXFAST_24257
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_LOGIC_ONE_24252,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXF2_24253,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELG_24246,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXG2_24254
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_7_24245,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYSELG_24246
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE_24222
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE_24222,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE_24222,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELF_24228,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXF2_24223
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_8_24229,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELF_24228
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_8_CYMUXFAST_24194,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_FASTCARRY_24225
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELG_24216,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELF_24228,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYAND_24226
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXG2_24224,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_FASTCARRY_24225,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYAND_24226,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXFAST_24227
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_LOGIC_ONE_24222,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXF2_24223,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELG_24216,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYMUXG2_24224
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_8_24215,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_7_CYSELG_24216
    );
  Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ZERO_24280
    );
  Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ONE_24295
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ONE_24295,
      IB => Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ONE_24295,
      SEL => Inst_Pantalla_RGB_cmp_ge0021_CYSELF_24286,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYMUXF2_24281
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_5_24287,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYSELF_24286
    );
  Inst_Pantalla_RGB_cmp_ge0021_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0021_CYMUXFAST_24285,
      O => Inst_Pantalla_RGB_cmp_ge0021
    );
  Inst_Pantalla_RGB_cmp_ge0021_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_5_CYMUXFAST_24257,
      O => Inst_Pantalla_RGB_cmp_ge0021_FASTCARRY_24283
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0021_CYSELG_24271,
      I1 => Inst_Pantalla_RGB_cmp_ge0021_CYSELF_24286,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYAND_24284
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0021_CYMUXG2_24282,
      IB => Inst_Pantalla_RGB_cmp_ge0021_FASTCARRY_24283,
      SEL => Inst_Pantalla_RGB_cmp_ge0021_CYAND_24284,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYMUXFAST_24285
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0021_LOGIC_ZERO_24280,
      IB => Inst_Pantalla_RGB_cmp_ge0021_CYMUXF2_24281,
      SEL => Inst_Pantalla_RGB_cmp_ge0021_CYSELG_24271,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYMUXG2_24282
    );
  Inst_Pantalla_RGB_cmp_ge0021_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_4,
      O => Inst_Pantalla_RGB_cmp_ge0021_CYSELG_24271
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_25_1_9054,
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_6_24062
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ONE_24310
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ZERO_24325
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ZERO_24325,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYINIT_24324,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELF_24315,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_BXINV_24313,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYINIT_24324
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_0_rt_24314,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELF_24315
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_BXINV_24313
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_LOGIC_ONE_24310,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_9,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELG_24301,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYMUXG_24312
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_8,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_9_CYSELG_24301
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ONE_24554
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ZERO_24570
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ZERO_24570,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ZERO_24570,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELF_24560,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXF2_24555
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELF_24560
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYMUXG_24526,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_FASTCARRY_24557
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELG_24545,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELF_24560,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYAND_24558
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXG2_24556,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_FASTCARRY_24557,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYAND_24558,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXFAST_24559
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_LOGIC_ONE_24554,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXF2_24555,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELG_24545,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXG2_24556
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_9,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYSELG_24545
    );
  Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ZERO_24494
    );
  Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ONE_24509
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ONE_24509,
      IB => Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ONE_24509,
      SEL => Inst_Pantalla_RGB_cmp_ge0020_CYSELF_24500,
      O => Inst_Pantalla_RGB_cmp_ge0020_CYMUXF2_24495
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(12),
      O => Inst_Pantalla_RGB_cmp_ge0020_CYSELF_24500
    );
  Inst_Pantalla_RGB_cmp_ge0020_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0020_CYMUXFAST_24499,
      O => Inst_Pantalla_RGB_cmp_ge0020
    );
  Inst_Pantalla_RGB_cmp_ge0020_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXFAST_24471,
      O => Inst_Pantalla_RGB_cmp_ge0020_FASTCARRY_24497
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0020_CYSELG_24485,
      I1 => Inst_Pantalla_RGB_cmp_ge0020_CYSELF_24500,
      O => Inst_Pantalla_RGB_cmp_ge0020_CYAND_24498
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0020_CYMUXG2_24496,
      IB => Inst_Pantalla_RGB_cmp_ge0020_FASTCARRY_24497,
      SEL => Inst_Pantalla_RGB_cmp_ge0020_CYAND_24498,
      O => Inst_Pantalla_RGB_cmp_ge0020_CYMUXFAST_24499
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0020_LOGIC_ZERO_24494,
      IB => Inst_Pantalla_RGB_cmp_ge0020_CYMUXF2_24495,
      SEL => Inst_Pantalla_RGB_cmp_ge0020_CYSELG_24485,
      O => Inst_Pantalla_RGB_cmp_ge0020_CYMUXG2_24496
    );
  Inst_Pantalla_RGB_cmp_ge0020_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(13),
      O => Inst_Pantalla_RGB_cmp_ge0020_CYSELG_24485
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ONE_24371
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ZERO_24387
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ZERO_24387,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ZERO_24387,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELF_24377,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXF2_24372
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELF_24377
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_9_CYMUXFAST_24346,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_FASTCARRY_24374
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELG_24362,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELF_24377,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYAND_24375
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXG2_24373,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_FASTCARRY_24374,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYAND_24375,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXFAST_24376
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_LOGIC_ONE_24371,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXF2_24372,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELG_24362,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXG2_24373
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_9,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYSELG_24362
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ONE_24586
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ZERO_24601
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ZERO_24601,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ZERO_24601,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELF_24592,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXF2_24587
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_6_24593,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELF_24592
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_CYMUXFAST_24559,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_FASTCARRY_24589
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELG_24580,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELF_24592,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYAND_24590
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXG2_24588,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_FASTCARRY_24589,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYAND_24590,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXFAST_24591
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_LOGIC_ONE_24586,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXF2_24587,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELG_24580,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXG2_24588
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_10_24579,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYSELG_24580
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE_24619
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE_24619,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE_24619,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELF_24625,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXF2_24620
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_10_24626,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELF_24625
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_10_CYMUXFAST_24591,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_FASTCARRY_24622
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELG_24613,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELF_24625,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYAND_24623
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXG2_24621,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_FASTCARRY_24622,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYAND_24623,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXFAST_24624
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_LOGIC_ONE_24619,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXF2_24620,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELG_24613,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXG2_24621
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_10_24612,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYSELG_24613
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ONE_24403
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ZERO_24418
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ZERO_24418,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ZERO_24418,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELF_24409,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXF2_24404
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_9_24410,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELF_24409
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_CYMUXFAST_24376,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_FASTCARRY_24406
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELG_24397,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELF_24409,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYAND_24407
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXG2_24405,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_FASTCARRY_24406,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYAND_24407,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXFAST_24408
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_LOGIC_ONE_24403,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXF2_24404,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELG_24397,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXG2_24405
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_9_24396,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYSELG_24397
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE_24436
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE_24436,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE_24436,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELF_24442,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXF2_24437
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_8_24443,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELF_24442
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_8_CYMUXFAST_24408,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_FASTCARRY_24439
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELG_24430,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELF_24442,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYAND_24440
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXG2_24438,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_FASTCARRY_24439,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYAND_24440,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXFAST_24441
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_LOGIC_ONE_24436,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXF2_24437,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELG_24430,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXG2_24438
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_8_24429,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYSELG_24430
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ONE_24524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ZERO_24539
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ZERO_24539,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYINIT_24538,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELF_24529,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_10
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_BXINV_24527,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYINIT_24538
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELF_24529
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_BXINV_24527
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_LOGIC_ONE_24524,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_10,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELG_24518,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYMUXG_24526
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_9_24517,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_CYSELG_24518
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE_24466
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE_24466,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE_24466,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELF_24472,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXF2_24467
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_6_24473,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELF_24472
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_6_CYMUXFAST_24441,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_FASTCARRY_24469
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELG_24460,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELF_24472,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYAND_24470
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXG2_24468,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_FASTCARRY_24469,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYAND_24470,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXFAST_24471
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_LOGIC_ONE_24466,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXF2_24467,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELG_24460,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYMUXG2_24468
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_5_24459,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_CYSELG_24460
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE_24649
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE_24649,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE_24649,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELF_24655,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXF2_24650
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_9_24656,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELF_24655
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_9_CYMUXFAST_24624,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_FASTCARRY_24652
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELG_24643,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELF_24655,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYAND_24653
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXG2_24651,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_FASTCARRY_24652,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYAND_24653,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXFAST_24654
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_LOGIC_ONE_24649,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXF2_24650,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELG_24643,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXG2_24651
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_9_24642,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYSELG_24643
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE_25565
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE_25565,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE_25565,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELF_25571,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXF2_25566
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_8_25572,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELF_25571
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXFAST_25536,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_FASTCARRY_25568
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELG_25559,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELF_25571,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYAND_25569
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXG2_25567,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_FASTCARRY_25568,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYAND_25569,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXFAST_25570
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_LOGIC_ONE_25565,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXF2_25566,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELG_25559,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXG2_25567
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_14_25558,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYSELG_25559
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ONE_25503
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ZERO_25516
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ZERO_25516,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYINIT_25515,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELF_25508,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_14
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_BXINV_25506,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYINIT_25515
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_6_25507,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELF_25508
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_BXINV_25506
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_LOGIC_ONE_25503,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_14,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELG_25497,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYMUXG_25505
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_13_25496,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYSELG_25497
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ONE_25531
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ZERO_25547
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ZERO_25547,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ZERO_25547,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELF_25537,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXF2_25532
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELF_25537
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_14_CYMUXG_25505,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_FASTCARRY_25534
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELG_25525,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELF_25537,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYAND_25535
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXG2_25533,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_FASTCARRY_25534,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYAND_25535,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXFAST_25536
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_LOGIC_ONE_25531,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXF2_25532,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELG_25525,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYMUXG2_25533
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_13_25524,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_CYSELG_25525
    );
  Inst_Pantalla_Result_4_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_4_LOGIC_ZERO_25729
    );
  Inst_Pantalla_Result_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_XORF_25749,
      O => Inst_Pantalla_Result(4)
    );
  Inst_Pantalla_Result_4_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_4_CYINIT_25748,
      I1 => Inst_Pantalla_Result_4_F,
      O => Inst_Pantalla_Result_4_XORF_25749
    );
  Inst_Pantalla_Result_4_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_LOGIC_ZERO_25729,
      IB => Inst_Pantalla_Result_4_CYINIT_25748,
      SEL => Inst_Pantalla_Result_4_CYSELF_25735,
      O => Inst_Pantalla_Mcount_hPos_cy_4_Q
    );
  Inst_Pantalla_Result_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_LOGIC_ZERO_25729,
      IB => Inst_Pantalla_Result_4_LOGIC_ZERO_25729,
      SEL => Inst_Pantalla_Result_4_CYSELF_25735,
      O => Inst_Pantalla_Result_4_CYMUXF2_25730
    );
  Inst_Pantalla_Result_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_3_Q,
      O => Inst_Pantalla_Result_4_CYINIT_25748
    );
  Inst_Pantalla_Result_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_F,
      O => Inst_Pantalla_Result_4_CYSELF_25735
    );
  Inst_Pantalla_Result_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_XORG_25737,
      O => Inst_Pantalla_Result(5)
    );
  Inst_Pantalla_Result_4_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_4_Q,
      I1 => Inst_Pantalla_Result_4_G,
      O => Inst_Pantalla_Result_4_XORG_25737
    );
  Inst_Pantalla_Result_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_CYMUXFAST_25734,
      O => Inst_Pantalla_Mcount_hPos_cy_5_Q
    );
  Inst_Pantalla_Result_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_3_Q,
      O => Inst_Pantalla_Result_4_FASTCARRY_25732
    );
  Inst_Pantalla_Result_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_4_CYSELG_25720,
      I1 => Inst_Pantalla_Result_4_CYSELF_25735,
      O => Inst_Pantalla_Result_4_CYAND_25733
    );
  Inst_Pantalla_Result_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_CYMUXG2_25731,
      IB => Inst_Pantalla_Result_4_FASTCARRY_25732,
      SEL => Inst_Pantalla_Result_4_CYAND_25733,
      O => Inst_Pantalla_Result_4_CYMUXFAST_25734
    );
  Inst_Pantalla_Result_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_4_LOGIC_ZERO_25729,
      IB => Inst_Pantalla_Result_4_CYMUXF2_25730,
      SEL => Inst_Pantalla_Result_4_CYSELG_25720,
      O => Inst_Pantalla_Result_4_CYMUXG2_25731
    );
  Inst_Pantalla_Result_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_4_G,
      O => Inst_Pantalla_Result_4_CYSELG_25720
    );
  Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ZERO_25623
    );
  Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ONE_25638
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ONE_25638,
      IB => Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ONE_25638,
      SEL => Inst_Pantalla_RGB_cmp_ge0037_CYSELF_25629,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYMUXF2_25624
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_13_25630,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYSELF_25629
    );
  Inst_Pantalla_RGB_cmp_ge0037_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0037_CYMUXFAST_25628,
      O => Inst_Pantalla_RGB_cmp_ge0037
    );
  Inst_Pantalla_RGB_cmp_ge0037_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXFAST_25600,
      O => Inst_Pantalla_RGB_cmp_ge0037_FASTCARRY_25626
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0037_CYSELG_25614,
      I1 => Inst_Pantalla_RGB_cmp_ge0037_CYSELF_25629,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYAND_25627
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0037_CYMUXG2_25625,
      IB => Inst_Pantalla_RGB_cmp_ge0037_FASTCARRY_25626,
      SEL => Inst_Pantalla_RGB_cmp_ge0037_CYAND_25627,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYMUXFAST_25628
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0037_LOGIC_ZERO_25623,
      IB => Inst_Pantalla_RGB_cmp_ge0037_CYMUXF2_25624,
      SEL => Inst_Pantalla_RGB_cmp_ge0037_CYSELG_25614,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYMUXG2_25625
    );
  Inst_Pantalla_RGB_cmp_ge0037_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_13,
      O => Inst_Pantalla_RGB_cmp_ge0037_CYSELG_25614
    );
  Inst_Pantalla_Result_0_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_0_LOGIC_ZERO_25655
    );
  Inst_Pantalla_Result_0_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Result_0_LOGIC_ONE_25672
    );
  Inst_Pantalla_Result_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_XORF_25673,
      O => Inst_Pantalla_Result(0)
    );
  Inst_Pantalla_Result_0_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_0_CYINIT_25671,
      I1 => Inst_Pantalla_Mcount_hPos_lut(0),
      O => Inst_Pantalla_Result_0_XORF_25673
    );
  Inst_Pantalla_Result_0_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_0_LOGIC_ONE_25672,
      IB => Inst_Pantalla_Result_0_CYINIT_25671,
      SEL => Inst_Pantalla_Result_0_CYSELF_25662,
      O => Inst_Pantalla_Mcount_hPos_cy_0_Q
    );
  Inst_Pantalla_Result_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_BXINV_25660,
      O => Inst_Pantalla_Result_0_CYINIT_25671
    );
  Inst_Pantalla_Result_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_lut(0),
      O => Inst_Pantalla_Result_0_CYSELF_25662
    );
  Inst_Pantalla_Result_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Inst_Pantalla_Result_0_BXINV_25660
    );
  Inst_Pantalla_Result_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_XORG_25658,
      O => Inst_Pantalla_Result(1)
    );
  Inst_Pantalla_Result_0_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_0_Q,
      I1 => Inst_Pantalla_Result_0_G,
      O => Inst_Pantalla_Result_0_XORG_25658
    );
  Inst_Pantalla_Result_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_CYMUXG_25657,
      O => Inst_Pantalla_Mcount_hPos_cy_1_Q
    );
  Inst_Pantalla_Result_0_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_0_LOGIC_ZERO_25655,
      IB => Inst_Pantalla_Mcount_hPos_cy_0_Q,
      SEL => Inst_Pantalla_Result_0_CYSELG_25646,
      O => Inst_Pantalla_Result_0_CYMUXG_25657
    );
  Inst_Pantalla_Result_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_0_G,
      O => Inst_Pantalla_Result_0_CYSELG_25646
    );
  Inst_Pantalla_Result_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_2_LOGIC_ZERO_25691
    );
  Inst_Pantalla_Result_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_XORF_25711,
      O => Inst_Pantalla_Result(2)
    );
  Inst_Pantalla_Result_2_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_2_CYINIT_25710,
      I1 => Inst_Pantalla_Result_2_F,
      O => Inst_Pantalla_Result_2_XORF_25711
    );
  Inst_Pantalla_Result_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_LOGIC_ZERO_25691,
      IB => Inst_Pantalla_Result_2_CYINIT_25710,
      SEL => Inst_Pantalla_Result_2_CYSELF_25697,
      O => Inst_Pantalla_Mcount_hPos_cy_2_Q
    );
  Inst_Pantalla_Result_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_LOGIC_ZERO_25691,
      IB => Inst_Pantalla_Result_2_LOGIC_ZERO_25691,
      SEL => Inst_Pantalla_Result_2_CYSELF_25697,
      O => Inst_Pantalla_Result_2_CYMUXF2_25692
    );
  Inst_Pantalla_Result_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_1_Q,
      O => Inst_Pantalla_Result_2_CYINIT_25710
    );
  Inst_Pantalla_Result_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_F,
      O => Inst_Pantalla_Result_2_CYSELF_25697
    );
  Inst_Pantalla_Result_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_XORG_25699,
      O => Inst_Pantalla_Result(3)
    );
  Inst_Pantalla_Result_2_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_2_Q,
      I1 => Inst_Pantalla_Result_2_G,
      O => Inst_Pantalla_Result_2_XORG_25699
    );
  Inst_Pantalla_Result_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_CYMUXFAST_25696,
      O => Inst_Pantalla_Mcount_hPos_cy_3_Q
    );
  Inst_Pantalla_Result_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_1_Q,
      O => Inst_Pantalla_Result_2_FASTCARRY_25694
    );
  Inst_Pantalla_Result_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_2_CYSELG_25682,
      I1 => Inst_Pantalla_Result_2_CYSELF_25697,
      O => Inst_Pantalla_Result_2_CYAND_25695
    );
  Inst_Pantalla_Result_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_CYMUXG2_25693,
      IB => Inst_Pantalla_Result_2_FASTCARRY_25694,
      SEL => Inst_Pantalla_Result_2_CYAND_25695,
      O => Inst_Pantalla_Result_2_CYMUXFAST_25696
    );
  Inst_Pantalla_Result_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_2_LOGIC_ZERO_25691,
      IB => Inst_Pantalla_Result_2_CYMUXF2_25692,
      SEL => Inst_Pantalla_Result_2_CYSELG_25682,
      O => Inst_Pantalla_Result_2_CYMUXG2_25693
    );
  Inst_Pantalla_Result_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_2_G,
      O => Inst_Pantalla_Result_2_CYSELG_25682
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE_25595
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE_25595,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE_25595,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELF_25601,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXF2_25596
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_13_25602,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELF_25601
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_14_CYMUXFAST_25570,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_FASTCARRY_25598
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELG_25589,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELF_25601,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYAND_25599
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXG2_25597,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_FASTCARRY_25598,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYAND_25599,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXFAST_25600
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_LOGIC_ONE_25595,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXF2_25596,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELG_25589,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYMUXG2_25597
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_14_25588,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_13_CYSELG_25589
    );
  Inst_Pantalla_Result_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_14_LOGIC_ZERO_25919
    );
  Inst_Pantalla_Result_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_XORF_25939,
      O => Inst_Pantalla_Result(14)
    );
  Inst_Pantalla_Result_14_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_14_CYINIT_25938,
      I1 => Inst_Pantalla_Result_14_F,
      O => Inst_Pantalla_Result_14_XORF_25939
    );
  Inst_Pantalla_Result_14_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_LOGIC_ZERO_25919,
      IB => Inst_Pantalla_Result_14_CYINIT_25938,
      SEL => Inst_Pantalla_Result_14_CYSELF_25925,
      O => Inst_Pantalla_Mcount_hPos_cy_14_Q
    );
  Inst_Pantalla_Result_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_LOGIC_ZERO_25919,
      IB => Inst_Pantalla_Result_14_LOGIC_ZERO_25919,
      SEL => Inst_Pantalla_Result_14_CYSELF_25925,
      O => Inst_Pantalla_Result_14_CYMUXF2_25920
    );
  Inst_Pantalla_Result_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_13_Q,
      O => Inst_Pantalla_Result_14_CYINIT_25938
    );
  Inst_Pantalla_Result_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_F,
      O => Inst_Pantalla_Result_14_CYSELF_25925
    );
  Inst_Pantalla_Result_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_XORG_25927,
      O => Inst_Pantalla_Result(15)
    );
  Inst_Pantalla_Result_14_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_14_Q,
      I1 => Inst_Pantalla_Result_14_G,
      O => Inst_Pantalla_Result_14_XORG_25927
    );
  Inst_Pantalla_Result_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_CYMUXFAST_25924,
      O => Inst_Pantalla_Mcount_hPos_cy_15_Q
    );
  Inst_Pantalla_Result_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_13_Q,
      O => Inst_Pantalla_Result_14_FASTCARRY_25922
    );
  Inst_Pantalla_Result_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_14_CYSELG_25910,
      I1 => Inst_Pantalla_Result_14_CYSELF_25925,
      O => Inst_Pantalla_Result_14_CYAND_25923
    );
  Inst_Pantalla_Result_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_CYMUXG2_25921,
      IB => Inst_Pantalla_Result_14_FASTCARRY_25922,
      SEL => Inst_Pantalla_Result_14_CYAND_25923,
      O => Inst_Pantalla_Result_14_CYMUXFAST_25924
    );
  Inst_Pantalla_Result_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_14_LOGIC_ZERO_25919,
      IB => Inst_Pantalla_Result_14_CYMUXF2_25920,
      SEL => Inst_Pantalla_Result_14_CYSELG_25910,
      O => Inst_Pantalla_Result_14_CYMUXG2_25921
    );
  Inst_Pantalla_Result_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_14_G,
      O => Inst_Pantalla_Result_14_CYSELG_25910
    );
  Inst_Pantalla_Result_20_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_20_LOGIC_ZERO_26033
    );
  Inst_Pantalla_Result_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_XORF_26053,
      O => Inst_Pantalla_Result(20)
    );
  Inst_Pantalla_Result_20_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_20_CYINIT_26052,
      I1 => Inst_Pantalla_Result_20_F,
      O => Inst_Pantalla_Result_20_XORF_26053
    );
  Inst_Pantalla_Result_20_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_LOGIC_ZERO_26033,
      IB => Inst_Pantalla_Result_20_CYINIT_26052,
      SEL => Inst_Pantalla_Result_20_CYSELF_26039,
      O => Inst_Pantalla_Mcount_hPos_cy_20_Q
    );
  Inst_Pantalla_Result_20_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_LOGIC_ZERO_26033,
      IB => Inst_Pantalla_Result_20_LOGIC_ZERO_26033,
      SEL => Inst_Pantalla_Result_20_CYSELF_26039,
      O => Inst_Pantalla_Result_20_CYMUXF2_26034
    );
  Inst_Pantalla_Result_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_19_Q,
      O => Inst_Pantalla_Result_20_CYINIT_26052
    );
  Inst_Pantalla_Result_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_F,
      O => Inst_Pantalla_Result_20_CYSELF_26039
    );
  Inst_Pantalla_Result_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_XORG_26041,
      O => Inst_Pantalla_Result(21)
    );
  Inst_Pantalla_Result_20_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_20_Q,
      I1 => Inst_Pantalla_Result_20_G,
      O => Inst_Pantalla_Result_20_XORG_26041
    );
  Inst_Pantalla_Result_20_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_CYMUXFAST_26038,
      O => Inst_Pantalla_Mcount_hPos_cy_21_Q
    );
  Inst_Pantalla_Result_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_19_Q,
      O => Inst_Pantalla_Result_20_FASTCARRY_26036
    );
  Inst_Pantalla_Result_20_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_20_CYSELG_26024,
      I1 => Inst_Pantalla_Result_20_CYSELF_26039,
      O => Inst_Pantalla_Result_20_CYAND_26037
    );
  Inst_Pantalla_Result_20_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_CYMUXG2_26035,
      IB => Inst_Pantalla_Result_20_FASTCARRY_26036,
      SEL => Inst_Pantalla_Result_20_CYAND_26037,
      O => Inst_Pantalla_Result_20_CYMUXFAST_26038
    );
  Inst_Pantalla_Result_20_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_20_LOGIC_ZERO_26033,
      IB => Inst_Pantalla_Result_20_CYMUXF2_26034,
      SEL => Inst_Pantalla_Result_20_CYSELG_26024,
      O => Inst_Pantalla_Result_20_CYMUXG2_26035
    );
  Inst_Pantalla_Result_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_20_G,
      O => Inst_Pantalla_Result_20_CYSELG_26024
    );
  Inst_Pantalla_Result_16_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_16_LOGIC_ZERO_25957
    );
  Inst_Pantalla_Result_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_XORF_25977,
      O => Inst_Pantalla_Result(16)
    );
  Inst_Pantalla_Result_16_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_16_CYINIT_25976,
      I1 => Inst_Pantalla_Result_16_F,
      O => Inst_Pantalla_Result_16_XORF_25977
    );
  Inst_Pantalla_Result_16_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_LOGIC_ZERO_25957,
      IB => Inst_Pantalla_Result_16_CYINIT_25976,
      SEL => Inst_Pantalla_Result_16_CYSELF_25963,
      O => Inst_Pantalla_Mcount_hPos_cy_16_Q
    );
  Inst_Pantalla_Result_16_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_LOGIC_ZERO_25957,
      IB => Inst_Pantalla_Result_16_LOGIC_ZERO_25957,
      SEL => Inst_Pantalla_Result_16_CYSELF_25963,
      O => Inst_Pantalla_Result_16_CYMUXF2_25958
    );
  Inst_Pantalla_Result_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_15_Q,
      O => Inst_Pantalla_Result_16_CYINIT_25976
    );
  Inst_Pantalla_Result_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_F,
      O => Inst_Pantalla_Result_16_CYSELF_25963
    );
  Inst_Pantalla_Result_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_XORG_25965,
      O => Inst_Pantalla_Result(17)
    );
  Inst_Pantalla_Result_16_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_16_Q,
      I1 => Inst_Pantalla_Result_16_G,
      O => Inst_Pantalla_Result_16_XORG_25965
    );
  Inst_Pantalla_Result_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_CYMUXFAST_25962,
      O => Inst_Pantalla_Mcount_hPos_cy_17_Q
    );
  Inst_Pantalla_Result_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_15_Q,
      O => Inst_Pantalla_Result_16_FASTCARRY_25960
    );
  Inst_Pantalla_Result_16_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_16_CYSELG_25948,
      I1 => Inst_Pantalla_Result_16_CYSELF_25963,
      O => Inst_Pantalla_Result_16_CYAND_25961
    );
  Inst_Pantalla_Result_16_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_CYMUXG2_25959,
      IB => Inst_Pantalla_Result_16_FASTCARRY_25960,
      SEL => Inst_Pantalla_Result_16_CYAND_25961,
      O => Inst_Pantalla_Result_16_CYMUXFAST_25962
    );
  Inst_Pantalla_Result_16_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_16_LOGIC_ZERO_25957,
      IB => Inst_Pantalla_Result_16_CYMUXF2_25958,
      SEL => Inst_Pantalla_Result_16_CYSELG_25948,
      O => Inst_Pantalla_Result_16_CYMUXG2_25959
    );
  Inst_Pantalla_Result_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_16_G,
      O => Inst_Pantalla_Result_16_CYSELG_25948
    );
  Inst_Pantalla_Result_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_8_LOGIC_ZERO_25805
    );
  Inst_Pantalla_Result_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_XORF_25825,
      O => Inst_Pantalla_Result(8)
    );
  Inst_Pantalla_Result_8_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_8_CYINIT_25824,
      I1 => Inst_Pantalla_Result_8_F,
      O => Inst_Pantalla_Result_8_XORF_25825
    );
  Inst_Pantalla_Result_8_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_LOGIC_ZERO_25805,
      IB => Inst_Pantalla_Result_8_CYINIT_25824,
      SEL => Inst_Pantalla_Result_8_CYSELF_25811,
      O => Inst_Pantalla_Mcount_hPos_cy_8_Q
    );
  Inst_Pantalla_Result_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_LOGIC_ZERO_25805,
      IB => Inst_Pantalla_Result_8_LOGIC_ZERO_25805,
      SEL => Inst_Pantalla_Result_8_CYSELF_25811,
      O => Inst_Pantalla_Result_8_CYMUXF2_25806
    );
  Inst_Pantalla_Result_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_7_Q,
      O => Inst_Pantalla_Result_8_CYINIT_25824
    );
  Inst_Pantalla_Result_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_F,
      O => Inst_Pantalla_Result_8_CYSELF_25811
    );
  Inst_Pantalla_Result_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_XORG_25813,
      O => Inst_Pantalla_Result(9)
    );
  Inst_Pantalla_Result_8_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_8_Q,
      I1 => Inst_Pantalla_Result_8_G,
      O => Inst_Pantalla_Result_8_XORG_25813
    );
  Inst_Pantalla_Result_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_CYMUXFAST_25810,
      O => Inst_Pantalla_Mcount_hPos_cy_9_Q
    );
  Inst_Pantalla_Result_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_7_Q,
      O => Inst_Pantalla_Result_8_FASTCARRY_25808
    );
  Inst_Pantalla_Result_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_8_CYSELG_25796,
      I1 => Inst_Pantalla_Result_8_CYSELF_25811,
      O => Inst_Pantalla_Result_8_CYAND_25809
    );
  Inst_Pantalla_Result_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_CYMUXG2_25807,
      IB => Inst_Pantalla_Result_8_FASTCARRY_25808,
      SEL => Inst_Pantalla_Result_8_CYAND_25809,
      O => Inst_Pantalla_Result_8_CYMUXFAST_25810
    );
  Inst_Pantalla_Result_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_8_LOGIC_ZERO_25805,
      IB => Inst_Pantalla_Result_8_CYMUXF2_25806,
      SEL => Inst_Pantalla_Result_8_CYSELG_25796,
      O => Inst_Pantalla_Result_8_CYMUXG2_25807
    );
  Inst_Pantalla_Result_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_8_G,
      O => Inst_Pantalla_Result_8_CYSELG_25796
    );
  Inst_Pantalla_Result_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_6_LOGIC_ZERO_25767
    );
  Inst_Pantalla_Result_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_XORF_25787,
      O => Inst_Pantalla_Result(6)
    );
  Inst_Pantalla_Result_6_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_6_CYINIT_25786,
      I1 => Inst_Pantalla_Result_6_F,
      O => Inst_Pantalla_Result_6_XORF_25787
    );
  Inst_Pantalla_Result_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_LOGIC_ZERO_25767,
      IB => Inst_Pantalla_Result_6_CYINIT_25786,
      SEL => Inst_Pantalla_Result_6_CYSELF_25773,
      O => Inst_Pantalla_Mcount_hPos_cy_6_Q
    );
  Inst_Pantalla_Result_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_LOGIC_ZERO_25767,
      IB => Inst_Pantalla_Result_6_LOGIC_ZERO_25767,
      SEL => Inst_Pantalla_Result_6_CYSELF_25773,
      O => Inst_Pantalla_Result_6_CYMUXF2_25768
    );
  Inst_Pantalla_Result_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_5_Q,
      O => Inst_Pantalla_Result_6_CYINIT_25786
    );
  Inst_Pantalla_Result_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_F,
      O => Inst_Pantalla_Result_6_CYSELF_25773
    );
  Inst_Pantalla_Result_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_XORG_25775,
      O => Inst_Pantalla_Result(7)
    );
  Inst_Pantalla_Result_6_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_6_Q,
      I1 => Inst_Pantalla_Result_6_G,
      O => Inst_Pantalla_Result_6_XORG_25775
    );
  Inst_Pantalla_Result_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_CYMUXFAST_25772,
      O => Inst_Pantalla_Mcount_hPos_cy_7_Q
    );
  Inst_Pantalla_Result_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_5_Q,
      O => Inst_Pantalla_Result_6_FASTCARRY_25770
    );
  Inst_Pantalla_Result_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_6_CYSELG_25758,
      I1 => Inst_Pantalla_Result_6_CYSELF_25773,
      O => Inst_Pantalla_Result_6_CYAND_25771
    );
  Inst_Pantalla_Result_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_CYMUXG2_25769,
      IB => Inst_Pantalla_Result_6_FASTCARRY_25770,
      SEL => Inst_Pantalla_Result_6_CYAND_25771,
      O => Inst_Pantalla_Result_6_CYMUXFAST_25772
    );
  Inst_Pantalla_Result_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_6_LOGIC_ZERO_25767,
      IB => Inst_Pantalla_Result_6_CYMUXF2_25768,
      SEL => Inst_Pantalla_Result_6_CYSELG_25758,
      O => Inst_Pantalla_Result_6_CYMUXG2_25769
    );
  Inst_Pantalla_Result_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_6_G,
      O => Inst_Pantalla_Result_6_CYSELG_25758
    );
  Inst_Pantalla_Result_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_10_LOGIC_ZERO_25843
    );
  Inst_Pantalla_Result_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_XORF_25863,
      O => Inst_Pantalla_Result(10)
    );
  Inst_Pantalla_Result_10_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_10_CYINIT_25862,
      I1 => Inst_Pantalla_Result_10_F,
      O => Inst_Pantalla_Result_10_XORF_25863
    );
  Inst_Pantalla_Result_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_LOGIC_ZERO_25843,
      IB => Inst_Pantalla_Result_10_CYINIT_25862,
      SEL => Inst_Pantalla_Result_10_CYSELF_25849,
      O => Inst_Pantalla_Mcount_hPos_cy_10_Q
    );
  Inst_Pantalla_Result_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_LOGIC_ZERO_25843,
      IB => Inst_Pantalla_Result_10_LOGIC_ZERO_25843,
      SEL => Inst_Pantalla_Result_10_CYSELF_25849,
      O => Inst_Pantalla_Result_10_CYMUXF2_25844
    );
  Inst_Pantalla_Result_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_9_Q,
      O => Inst_Pantalla_Result_10_CYINIT_25862
    );
  Inst_Pantalla_Result_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_F,
      O => Inst_Pantalla_Result_10_CYSELF_25849
    );
  Inst_Pantalla_Result_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_XORG_25851,
      O => Inst_Pantalla_Result(11)
    );
  Inst_Pantalla_Result_10_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_10_Q,
      I1 => Inst_Pantalla_Result_10_G,
      O => Inst_Pantalla_Result_10_XORG_25851
    );
  Inst_Pantalla_Result_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_CYMUXFAST_25848,
      O => Inst_Pantalla_Mcount_hPos_cy_11_Q
    );
  Inst_Pantalla_Result_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_9_Q,
      O => Inst_Pantalla_Result_10_FASTCARRY_25846
    );
  Inst_Pantalla_Result_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_10_CYSELG_25834,
      I1 => Inst_Pantalla_Result_10_CYSELF_25849,
      O => Inst_Pantalla_Result_10_CYAND_25847
    );
  Inst_Pantalla_Result_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_CYMUXG2_25845,
      IB => Inst_Pantalla_Result_10_FASTCARRY_25846,
      SEL => Inst_Pantalla_Result_10_CYAND_25847,
      O => Inst_Pantalla_Result_10_CYMUXFAST_25848
    );
  Inst_Pantalla_Result_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_10_LOGIC_ZERO_25843,
      IB => Inst_Pantalla_Result_10_CYMUXF2_25844,
      SEL => Inst_Pantalla_Result_10_CYSELG_25834,
      O => Inst_Pantalla_Result_10_CYMUXG2_25845
    );
  Inst_Pantalla_Result_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_10_G,
      O => Inst_Pantalla_Result_10_CYSELG_25834
    );
  Inst_Pantalla_Result_18_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_18_LOGIC_ZERO_25995
    );
  Inst_Pantalla_Result_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_XORF_26015,
      O => Inst_Pantalla_Result(18)
    );
  Inst_Pantalla_Result_18_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_18_CYINIT_26014,
      I1 => Inst_Pantalla_Result_18_F,
      O => Inst_Pantalla_Result_18_XORF_26015
    );
  Inst_Pantalla_Result_18_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_LOGIC_ZERO_25995,
      IB => Inst_Pantalla_Result_18_CYINIT_26014,
      SEL => Inst_Pantalla_Result_18_CYSELF_26001,
      O => Inst_Pantalla_Mcount_hPos_cy_18_Q
    );
  Inst_Pantalla_Result_18_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_LOGIC_ZERO_25995,
      IB => Inst_Pantalla_Result_18_LOGIC_ZERO_25995,
      SEL => Inst_Pantalla_Result_18_CYSELF_26001,
      O => Inst_Pantalla_Result_18_CYMUXF2_25996
    );
  Inst_Pantalla_Result_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_17_Q,
      O => Inst_Pantalla_Result_18_CYINIT_26014
    );
  Inst_Pantalla_Result_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_F,
      O => Inst_Pantalla_Result_18_CYSELF_26001
    );
  Inst_Pantalla_Result_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_XORG_26003,
      O => Inst_Pantalla_Result(19)
    );
  Inst_Pantalla_Result_18_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_18_Q,
      I1 => Inst_Pantalla_Result_18_G,
      O => Inst_Pantalla_Result_18_XORG_26003
    );
  Inst_Pantalla_Result_18_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_CYMUXFAST_26000,
      O => Inst_Pantalla_Mcount_hPos_cy_19_Q
    );
  Inst_Pantalla_Result_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_17_Q,
      O => Inst_Pantalla_Result_18_FASTCARRY_25998
    );
  Inst_Pantalla_Result_18_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_18_CYSELG_25986,
      I1 => Inst_Pantalla_Result_18_CYSELF_26001,
      O => Inst_Pantalla_Result_18_CYAND_25999
    );
  Inst_Pantalla_Result_18_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_CYMUXG2_25997,
      IB => Inst_Pantalla_Result_18_FASTCARRY_25998,
      SEL => Inst_Pantalla_Result_18_CYAND_25999,
      O => Inst_Pantalla_Result_18_CYMUXFAST_26000
    );
  Inst_Pantalla_Result_18_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_18_LOGIC_ZERO_25995,
      IB => Inst_Pantalla_Result_18_CYMUXF2_25996,
      SEL => Inst_Pantalla_Result_18_CYSELG_25986,
      O => Inst_Pantalla_Result_18_CYMUXG2_25997
    );
  Inst_Pantalla_Result_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_18_G,
      O => Inst_Pantalla_Result_18_CYSELG_25986
    );
  Inst_Pantalla_Result_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_12_LOGIC_ZERO_25881
    );
  Inst_Pantalla_Result_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_XORF_25901,
      O => Inst_Pantalla_Result(12)
    );
  Inst_Pantalla_Result_12_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_12_CYINIT_25900,
      I1 => Inst_Pantalla_Result_12_F,
      O => Inst_Pantalla_Result_12_XORF_25901
    );
  Inst_Pantalla_Result_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_LOGIC_ZERO_25881,
      IB => Inst_Pantalla_Result_12_CYINIT_25900,
      SEL => Inst_Pantalla_Result_12_CYSELF_25887,
      O => Inst_Pantalla_Mcount_hPos_cy_12_Q
    );
  Inst_Pantalla_Result_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_LOGIC_ZERO_25881,
      IB => Inst_Pantalla_Result_12_LOGIC_ZERO_25881,
      SEL => Inst_Pantalla_Result_12_CYSELF_25887,
      O => Inst_Pantalla_Result_12_CYMUXF2_25882
    );
  Inst_Pantalla_Result_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_11_Q,
      O => Inst_Pantalla_Result_12_CYINIT_25900
    );
  Inst_Pantalla_Result_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_F,
      O => Inst_Pantalla_Result_12_CYSELF_25887
    );
  Inst_Pantalla_Result_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_XORG_25889,
      O => Inst_Pantalla_Result(13)
    );
  Inst_Pantalla_Result_12_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_12_Q,
      I1 => Inst_Pantalla_Result_12_G,
      O => Inst_Pantalla_Result_12_XORG_25889
    );
  Inst_Pantalla_Result_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_CYMUXFAST_25886,
      O => Inst_Pantalla_Mcount_hPos_cy_13_Q
    );
  Inst_Pantalla_Result_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_11_Q,
      O => Inst_Pantalla_Result_12_FASTCARRY_25884
    );
  Inst_Pantalla_Result_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_12_CYSELG_25872,
      I1 => Inst_Pantalla_Result_12_CYSELF_25887,
      O => Inst_Pantalla_Result_12_CYAND_25885
    );
  Inst_Pantalla_Result_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_CYMUXG2_25883,
      IB => Inst_Pantalla_Result_12_FASTCARRY_25884,
      SEL => Inst_Pantalla_Result_12_CYAND_25885,
      O => Inst_Pantalla_Result_12_CYMUXFAST_25886
    );
  Inst_Pantalla_Result_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_12_LOGIC_ZERO_25881,
      IB => Inst_Pantalla_Result_12_CYMUXF2_25882,
      SEL => Inst_Pantalla_Result_12_CYSELG_25872,
      O => Inst_Pantalla_Result_12_CYMUXG2_25883
    );
  Inst_Pantalla_Result_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_12_G,
      O => Inst_Pantalla_Result_12_CYSELG_25872
    );
  Inst_Pantalla_Result_26_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_26_LOGIC_ZERO_26147
    );
  Inst_Pantalla_Result_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_XORF_26167,
      O => Inst_Pantalla_Result(26)
    );
  Inst_Pantalla_Result_26_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_26_CYINIT_26166,
      I1 => Inst_Pantalla_Result_26_F,
      O => Inst_Pantalla_Result_26_XORF_26167
    );
  Inst_Pantalla_Result_26_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_LOGIC_ZERO_26147,
      IB => Inst_Pantalla_Result_26_CYINIT_26166,
      SEL => Inst_Pantalla_Result_26_CYSELF_26153,
      O => Inst_Pantalla_Mcount_hPos_cy_26_Q
    );
  Inst_Pantalla_Result_26_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_LOGIC_ZERO_26147,
      IB => Inst_Pantalla_Result_26_LOGIC_ZERO_26147,
      SEL => Inst_Pantalla_Result_26_CYSELF_26153,
      O => Inst_Pantalla_Result_26_CYMUXF2_26148
    );
  Inst_Pantalla_Result_26_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_25_Q,
      O => Inst_Pantalla_Result_26_CYINIT_26166
    );
  Inst_Pantalla_Result_26_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_F,
      O => Inst_Pantalla_Result_26_CYSELF_26153
    );
  Inst_Pantalla_Result_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_XORG_26155,
      O => Inst_Pantalla_Result(27)
    );
  Inst_Pantalla_Result_26_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_26_Q,
      I1 => Inst_Pantalla_Result_26_G,
      O => Inst_Pantalla_Result_26_XORG_26155
    );
  Inst_Pantalla_Result_26_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_CYMUXFAST_26152,
      O => Inst_Pantalla_Mcount_hPos_cy_27_Q
    );
  Inst_Pantalla_Result_26_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_25_Q,
      O => Inst_Pantalla_Result_26_FASTCARRY_26150
    );
  Inst_Pantalla_Result_26_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_26_CYSELG_26138,
      I1 => Inst_Pantalla_Result_26_CYSELF_26153,
      O => Inst_Pantalla_Result_26_CYAND_26151
    );
  Inst_Pantalla_Result_26_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_CYMUXG2_26149,
      IB => Inst_Pantalla_Result_26_FASTCARRY_26150,
      SEL => Inst_Pantalla_Result_26_CYAND_26151,
      O => Inst_Pantalla_Result_26_CYMUXFAST_26152
    );
  Inst_Pantalla_Result_26_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_26_LOGIC_ZERO_26147,
      IB => Inst_Pantalla_Result_26_CYMUXF2_26148,
      SEL => Inst_Pantalla_Result_26_CYSELG_26138,
      O => Inst_Pantalla_Result_26_CYMUXG2_26149
    );
  Inst_Pantalla_Result_26_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_26_G,
      O => Inst_Pantalla_Result_26_CYSELG_26138
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ONE_26253
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ZERO_26267
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ZERO_26267,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYINIT_26266,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELF_26258,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy(0)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_BXINV_26256,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYINIT_26266
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(0),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELF_26258
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_BXINV_26256
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_LOGIC_ONE_26253,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy(0),
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELG_26244,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYMUXG_26255
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_G,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYSELG_26244
    );
  Inst_Pantalla_Result_22_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_22_LOGIC_ZERO_26071
    );
  Inst_Pantalla_Result_22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_XORF_26091,
      O => Inst_Pantalla_Result(22)
    );
  Inst_Pantalla_Result_22_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_22_CYINIT_26090,
      I1 => Inst_Pantalla_Result_22_F,
      O => Inst_Pantalla_Result_22_XORF_26091
    );
  Inst_Pantalla_Result_22_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_LOGIC_ZERO_26071,
      IB => Inst_Pantalla_Result_22_CYINIT_26090,
      SEL => Inst_Pantalla_Result_22_CYSELF_26077,
      O => Inst_Pantalla_Mcount_hPos_cy_22_Q
    );
  Inst_Pantalla_Result_22_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_LOGIC_ZERO_26071,
      IB => Inst_Pantalla_Result_22_LOGIC_ZERO_26071,
      SEL => Inst_Pantalla_Result_22_CYSELF_26077,
      O => Inst_Pantalla_Result_22_CYMUXF2_26072
    );
  Inst_Pantalla_Result_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_21_Q,
      O => Inst_Pantalla_Result_22_CYINIT_26090
    );
  Inst_Pantalla_Result_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_F,
      O => Inst_Pantalla_Result_22_CYSELF_26077
    );
  Inst_Pantalla_Result_22_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_XORG_26079,
      O => Inst_Pantalla_Result(23)
    );
  Inst_Pantalla_Result_22_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_22_Q,
      I1 => Inst_Pantalla_Result_22_G,
      O => Inst_Pantalla_Result_22_XORG_26079
    );
  Inst_Pantalla_Result_22_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_CYMUXFAST_26076,
      O => Inst_Pantalla_Mcount_hPos_cy_23_Q
    );
  Inst_Pantalla_Result_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_21_Q,
      O => Inst_Pantalla_Result_22_FASTCARRY_26074
    );
  Inst_Pantalla_Result_22_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_22_CYSELG_26062,
      I1 => Inst_Pantalla_Result_22_CYSELF_26077,
      O => Inst_Pantalla_Result_22_CYAND_26075
    );
  Inst_Pantalla_Result_22_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_CYMUXG2_26073,
      IB => Inst_Pantalla_Result_22_FASTCARRY_26074,
      SEL => Inst_Pantalla_Result_22_CYAND_26075,
      O => Inst_Pantalla_Result_22_CYMUXFAST_26076
    );
  Inst_Pantalla_Result_22_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_22_LOGIC_ZERO_26071,
      IB => Inst_Pantalla_Result_22_CYMUXF2_26072,
      SEL => Inst_Pantalla_Result_22_CYSELG_26062,
      O => Inst_Pantalla_Result_22_CYMUXG2_26073
    );
  Inst_Pantalla_Result_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_22_G,
      O => Inst_Pantalla_Result_22_CYSELG_26062
    );
  Inst_Pantalla_Result_30_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_30_LOGIC_ZERO_26235
    );
  Inst_Pantalla_Result_30_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_XORF_26236,
      O => Inst_Pantalla_Result(30)
    );
  Inst_Pantalla_Result_30_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_30_CYINIT_26234,
      I1 => Inst_Pantalla_Result_30_F,
      O => Inst_Pantalla_Result_30_XORF_26236
    );
  Inst_Pantalla_Result_30_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_30_LOGIC_ZERO_26235,
      IB => Inst_Pantalla_Result_30_CYINIT_26234,
      SEL => Inst_Pantalla_Result_30_CYSELF_26225,
      O => Inst_Pantalla_Mcount_hPos_cy_30_Q
    );
  Inst_Pantalla_Result_30_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_CYMUXFAST_26190,
      O => Inst_Pantalla_Result_30_CYINIT_26234
    );
  Inst_Pantalla_Result_30_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_F,
      O => Inst_Pantalla_Result_30_CYSELF_26225
    );
  Inst_Pantalla_Result_30_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_30_XORG_26222,
      O => Inst_Pantalla_Result(31)
    );
  Inst_Pantalla_Result_30_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_30_Q,
      I1 => Inst_Pantalla_hPos_31_rt_26219,
      O => Inst_Pantalla_Result_30_XORG_26222
    );
  Inst_Pantalla_Result_24_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_24_LOGIC_ZERO_26109
    );
  Inst_Pantalla_Result_24_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_XORF_26129,
      O => Inst_Pantalla_Result(24)
    );
  Inst_Pantalla_Result_24_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_24_CYINIT_26128,
      I1 => Inst_Pantalla_Result_24_F,
      O => Inst_Pantalla_Result_24_XORF_26129
    );
  Inst_Pantalla_Result_24_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_LOGIC_ZERO_26109,
      IB => Inst_Pantalla_Result_24_CYINIT_26128,
      SEL => Inst_Pantalla_Result_24_CYSELF_26115,
      O => Inst_Pantalla_Mcount_hPos_cy_24_Q
    );
  Inst_Pantalla_Result_24_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_LOGIC_ZERO_26109,
      IB => Inst_Pantalla_Result_24_LOGIC_ZERO_26109,
      SEL => Inst_Pantalla_Result_24_CYSELF_26115,
      O => Inst_Pantalla_Result_24_CYMUXF2_26110
    );
  Inst_Pantalla_Result_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_23_Q,
      O => Inst_Pantalla_Result_24_CYINIT_26128
    );
  Inst_Pantalla_Result_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_F,
      O => Inst_Pantalla_Result_24_CYSELF_26115
    );
  Inst_Pantalla_Result_24_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_XORG_26117,
      O => Inst_Pantalla_Result(25)
    );
  Inst_Pantalla_Result_24_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_24_Q,
      I1 => Inst_Pantalla_Result_24_G,
      O => Inst_Pantalla_Result_24_XORG_26117
    );
  Inst_Pantalla_Result_24_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_CYMUXFAST_26114,
      O => Inst_Pantalla_Mcount_hPos_cy_25_Q
    );
  Inst_Pantalla_Result_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_23_Q,
      O => Inst_Pantalla_Result_24_FASTCARRY_26112
    );
  Inst_Pantalla_Result_24_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_24_CYSELG_26100,
      I1 => Inst_Pantalla_Result_24_CYSELF_26115,
      O => Inst_Pantalla_Result_24_CYAND_26113
    );
  Inst_Pantalla_Result_24_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_CYMUXG2_26111,
      IB => Inst_Pantalla_Result_24_FASTCARRY_26112,
      SEL => Inst_Pantalla_Result_24_CYAND_26113,
      O => Inst_Pantalla_Result_24_CYMUXFAST_26114
    );
  Inst_Pantalla_Result_24_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_24_LOGIC_ZERO_26109,
      IB => Inst_Pantalla_Result_24_CYMUXF2_26110,
      SEL => Inst_Pantalla_Result_24_CYSELG_26100,
      O => Inst_Pantalla_Result_24_CYMUXG2_26111
    );
  Inst_Pantalla_Result_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_24_G,
      O => Inst_Pantalla_Result_24_CYSELG_26100
    );
  Inst_Pantalla_Result_28_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Result_28_LOGIC_ZERO_26185
    );
  Inst_Pantalla_Result_28_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_XORF_26205,
      O => Inst_Pantalla_Result(28)
    );
  Inst_Pantalla_Result_28_XORF : X_XOR2
    port map (
      I0 => Inst_Pantalla_Result_28_CYINIT_26204,
      I1 => Inst_Pantalla_Result_28_F,
      O => Inst_Pantalla_Result_28_XORF_26205
    );
  Inst_Pantalla_Result_28_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_LOGIC_ZERO_26185,
      IB => Inst_Pantalla_Result_28_CYINIT_26204,
      SEL => Inst_Pantalla_Result_28_CYSELF_26191,
      O => Inst_Pantalla_Mcount_hPos_cy_28_Q
    );
  Inst_Pantalla_Result_28_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_LOGIC_ZERO_26185,
      IB => Inst_Pantalla_Result_28_LOGIC_ZERO_26185,
      SEL => Inst_Pantalla_Result_28_CYSELF_26191,
      O => Inst_Pantalla_Result_28_CYMUXF2_26186
    );
  Inst_Pantalla_Result_28_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_27_Q,
      O => Inst_Pantalla_Result_28_CYINIT_26204
    );
  Inst_Pantalla_Result_28_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_F,
      O => Inst_Pantalla_Result_28_CYSELF_26191
    );
  Inst_Pantalla_Result_28_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_XORG_26193,
      O => Inst_Pantalla_Result(29)
    );
  Inst_Pantalla_Result_28_XORG : X_XOR2
    port map (
      I0 => Inst_Pantalla_Mcount_hPos_cy_28_Q,
      I1 => Inst_Pantalla_Result_28_G,
      O => Inst_Pantalla_Result_28_XORG_26193
    );
  Inst_Pantalla_Result_28_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_cy_27_Q,
      O => Inst_Pantalla_Result_28_FASTCARRY_26188
    );
  Inst_Pantalla_Result_28_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Result_28_CYSELG_26176,
      I1 => Inst_Pantalla_Result_28_CYSELF_26191,
      O => Inst_Pantalla_Result_28_CYAND_26189
    );
  Inst_Pantalla_Result_28_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_CYMUXG2_26187,
      IB => Inst_Pantalla_Result_28_FASTCARRY_26188,
      SEL => Inst_Pantalla_Result_28_CYAND_26189,
      O => Inst_Pantalla_Result_28_CYMUXFAST_26190
    );
  Inst_Pantalla_Result_28_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Result_28_LOGIC_ZERO_26185,
      IB => Inst_Pantalla_Result_28_CYMUXF2_26186,
      SEL => Inst_Pantalla_Result_28_CYSELG_26176,
      O => Inst_Pantalla_Result_28_CYMUXG2_26187
    );
  Inst_Pantalla_Result_28_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Result_28_G,
      O => Inst_Pantalla_Result_28_CYSELG_26176
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO_26285
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO_26285,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO_26285,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELF_26291,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXF2_26286
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(2),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELF_26291
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_CYMUXG_26255,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_FASTCARRY_26288
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELG_26279,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELF_26291,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYAND_26289
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXG2_26287,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_FASTCARRY_26288,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYAND_26289,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXFAST_26290
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_LOGIC_ZERO_26285,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXF2_26286,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELG_26279,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXG2_26287
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(3),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYSELG_26279
    );
  Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO_26479
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO_26479,
      IB => Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO_26479,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_CYSELF_26485,
      O => Inst_Pantalla_vPos_cmp_eq0000_CYMUXF2_26480
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(6),
      O => Inst_Pantalla_vPos_cmp_eq0000_CYSELF_26485
    );
  Inst_Pantalla_vPos_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_CYMUXFAST_26484,
      O => Inst_Pantalla_vPos_cmp_eq0000
    );
  Inst_Pantalla_vPos_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXFAST_26454,
      O => Inst_Pantalla_vPos_cmp_eq0000_FASTCARRY_26482
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_vPos_cmp_eq0000_CYSELG_26473,
      I1 => Inst_Pantalla_vPos_cmp_eq0000_CYSELF_26485,
      O => Inst_Pantalla_vPos_cmp_eq0000_CYAND_26483
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_CYMUXG2_26481,
      IB => Inst_Pantalla_vPos_cmp_eq0000_FASTCARRY_26482,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_CYAND_26483,
      O => Inst_Pantalla_vPos_cmp_eq0000_CYMUXFAST_26484
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_LOGIC_ZERO_26479,
      IB => Inst_Pantalla_vPos_cmp_eq0000_CYMUXF2_26480,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_CYSELG_26473,
      O => Inst_Pantalla_vPos_cmp_eq0000_CYMUXG2_26481
    );
  Inst_Pantalla_vPos_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(7),
      O => Inst_Pantalla_vPos_cmp_eq0000_CYSELG_26473
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_26419
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_26419,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_26419,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELF_26425,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXF2_26420
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(2),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELF_26425
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYMUXG_26392,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_FASTCARRY_26422
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELG_26413,
      I1 => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELF_26425,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYAND_26423
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXG2_26421,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_FASTCARRY_26422,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYAND_26423,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXFAST_26424
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_LOGIC_ZERO_26419,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXF2_26420,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELG_26413,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXG2_26421
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(3),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYSELG_26413
    );
  Inst_Pantalla_videoOn_cmp_le0000_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_videoOn_cmp_le0000_CY0F_26371,
      IB => Inst_Pantalla_videoOn_cmp_le0000_CYINIT_26372,
      SEL => Inst_Pantalla_videoOn_cmp_le0000_CYSELF_26362,
      O => Inst_Pantalla_videoOn_cmp_le0000
    );
  Inst_Pantalla_videoOn_cmp_le0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXFAST_26350,
      O => Inst_Pantalla_videoOn_cmp_le0000_CYINIT_26372
    );
  Inst_Pantalla_videoOn_cmp_le0000_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_videoOn_cmp_le0000_CY0F_26371
    );
  Inst_Pantalla_videoOn_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(8),
      O => Inst_Pantalla_videoOn_cmp_le0000_CYSELF_26362
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_26390
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_26390,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYINIT_26401,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELF_26395,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy(0)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_BXINV_26393,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYINIT_26401
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(0),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELF_26395
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_BXINV_26393
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_LOGIC_ZERO_26390,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy(0),
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELG_26384,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYMUXG_26392
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(1),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_1_CYSELG_26384
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_26449
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_26449,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_26449,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELF_26455,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXF2_26450
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(4),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELF_26455
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_3_CYMUXFAST_26424,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_FASTCARRY_26452
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELG_26443,
      I1 => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELF_26455,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYAND_26453
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXG2_26451,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_FASTCARRY_26452,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYAND_26453,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXFAST_26454
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_LOGIC_ZERO_26449,
      IB => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXF2_26450,
      SEL => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELG_26443,
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYMUXG2_26451
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(5),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_cy_5_CYSELG_26443
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO_26345
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO_26345,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO_26345,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELF_26351,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXF2_26346
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(6),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELF_26351
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXFAST_26320,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_FASTCARRY_26348
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELG_26336,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELF_26351,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYAND_26349
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXG2_26347,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_FASTCARRY_26348,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYAND_26349,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXFAST_26350
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_LOGIC_ZERO_26345,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXF2_26346,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELG_26336,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYMUXG2_26347
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(7),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_7_CYSELG_26336
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO_26315
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO_26315,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO_26315,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELF_26321,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXF2_26316
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(4),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELF_26321
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_CYMUXFAST_26290,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_FASTCARRY_26318
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELG_26309,
      I1 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELF_26321,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYAND_26319
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXG2_26317,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_FASTCARRY_26318,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYAND_26319,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXFAST_26320
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_LOGIC_ZERO_26315,
      IB => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXF2_26316,
      SEL => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELG_26309,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYMUXG2_26317
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(5),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_CYSELG_26309
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ONE_26537
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ZERO_26552
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ZERO_26552,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ZERO_26552,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELF_26543,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXF2_26538
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_1_26544,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELF_26543
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYMUXG_26510,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_FASTCARRY_26540
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELG_26531,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELF_26543,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYAND_26541
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXG2_26539,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_FASTCARRY_26540,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYAND_26541,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXFAST_26542
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_LOGIC_ONE_26537,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXF2_26538,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELG_26531,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXG2_26539
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_2_26530,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYSELG_26531
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE_26570
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE_26570,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE_26570,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELF_26576,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXF2_26571
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_1_26577,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELF_26576
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_2_CYMUXFAST_26542,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_FASTCARRY_26573
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELG_26564,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELF_26576,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYAND_26574
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXG2_26572,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_FASTCARRY_26573,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYAND_26574,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXFAST_26575
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_LOGIC_ONE_26570,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXF2_26571,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELG_26564,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXG2_26572
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_2_26563,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYSELG_26564
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ONE_26508
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ZERO_26521
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ZERO_26521,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYINIT_26520,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELF_26513,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_BXINV_26511,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYINIT_26520
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_1_26512,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELF_26513
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_BXINV_26511
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_LOGIC_ONE_26508,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_2,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELG_26499,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYMUXG_26510
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_2,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_2_CYSELG_26499
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_3 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_3_26830
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ONE_26823
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ZERO_26838
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ZERO_26838,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ZERO_26838,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELF_26829,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXF2_26824
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_3_26830,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELF_26829
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYMUXG_26794,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_FASTCARRY_26826
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELG_26817,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELF_26829,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYAND_26827
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXG2_26825,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_FASTCARRY_26826,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYAND_26827,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXFAST_26828
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_LOGIC_ONE_26823,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXF2_26824,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELG_26817,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXG2_26825
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_5_26816,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYSELG_26817
    );
  Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ZERO_26629
    );
  Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ONE_26643
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ONE_26643,
      IB => Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ONE_26643,
      SEL => Inst_Pantalla_RGB_cmp_ge0005_CYSELF_26635,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYMUXF2_26630
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_1_26636,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYSELF_26635
    );
  Inst_Pantalla_RGB_cmp_ge0005_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0005_CYMUXFAST_26634,
      O => Inst_Pantalla_RGB_cmp_ge0005
    );
  Inst_Pantalla_RGB_cmp_ge0005_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXFAST_26605,
      O => Inst_Pantalla_RGB_cmp_ge0005_FASTCARRY_26632
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0005_CYSELG_26620,
      I1 => Inst_Pantalla_RGB_cmp_ge0005_CYSELF_26635,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYAND_26633
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0005_CYMUXG2_26631,
      IB => Inst_Pantalla_RGB_cmp_ge0005_FASTCARRY_26632,
      SEL => Inst_Pantalla_RGB_cmp_ge0005_CYAND_26633,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYMUXFAST_26634
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0005_LOGIC_ZERO_26629,
      IB => Inst_Pantalla_RGB_cmp_ge0005_CYMUXF2_26630,
      SEL => Inst_Pantalla_RGB_cmp_ge0005_CYSELG_26620,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYMUXG2_26631
    );
  Inst_Pantalla_RGB_cmp_ge0005_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_1,
      O => Inst_Pantalla_RGB_cmp_ge0005_CYSELG_26620
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_5_26816
    );
  Inst_Pantalla_RGB_cmp_ge0004_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0004_LOGIC_ZERO_26777
    );
  Inst_Pantalla_RGB_cmp_ge0004_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0004_LOGIC_ZERO_26777,
      IB => Inst_Pantalla_RGB_cmp_ge0004_CYINIT_26776,
      SEL => Inst_Pantalla_RGB_cmp_ge0004_CYSELF_26767,
      O => Inst_Pantalla_RGB_cmp_ge0004
    );
  Inst_Pantalla_RGB_cmp_ge0004_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXFAST_26755,
      O => Inst_Pantalla_RGB_cmp_ge0004_CYINIT_26776
    );
  Inst_Pantalla_RGB_cmp_ge0004_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_2,
      O => Inst_Pantalla_RGB_cmp_ge0004_CYSELF_26767
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE_26600
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE_26600,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE_26600,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELF_26606,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXF2_26601
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_1_26607,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELF_26606
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_2_CYMUXFAST_26575,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_FASTCARRY_26603
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELG_26594,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELF_26606,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYAND_26604
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXG2_26602,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_FASTCARRY_26603,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYAND_26604,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXFAST_26605
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_LOGIC_ONE_26600,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXF2_26601,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELG_26594,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYMUXG2_26602
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_2_26593,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_1_CYSELG_26594
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_LOGIC_ZERO_26661
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_LOGIC_ZERO_26661,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYINIT_26672,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELF_26666,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_BXINV_26664,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYINIT_26672
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_2_26665,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELF_26666
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_BXINV_26664
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_LOGIC_ZERO_26661,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_3,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELG_26655,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYMUXG_26663
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_3_26654,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYSELG_26655
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_5 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_5_26783
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ONE_26792
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ZERO_26807
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ZERO_26807,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYINIT_26806,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELF_26797,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_5
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_BXINV_26795,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYINIT_26806
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELF_26797
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_BXINV_26795
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_LOGIC_ONE_26792,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_5,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELG_26784,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYMUXG_26794
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_5_26783,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_CYSELG_26784
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE_26690
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE_26690,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE_26690,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELF_26696,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXF2_26691
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_2_26697,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELF_26696
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_3_CYMUXG_26663,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_FASTCARRY_26693
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELG_26684,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELF_26696,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYAND_26694
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXG2_26692,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_FASTCARRY_26693,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYAND_26694,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXFAST_26695
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_LOGIC_ONE_26690,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXF2_26691,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELG_26684,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXG2_26692
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_3_26683,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYSELG_26684
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_3_26741
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_2_26757
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE_26750
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE_26750,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE_26750,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELF_26756,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXF2_26751
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_2_26757,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELF_26756
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXFAST_26725,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_FASTCARRY_26753
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELG_26742,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELF_26756,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYAND_26754
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXG2_26752,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_FASTCARRY_26753,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYAND_26754,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXFAST_26755
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_LOGIC_ONE_26750,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXF2_26751,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELG_26742,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYMUXG2_26752
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_3_26741,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_2_CYSELG_26742
    );
  Inst_Pantalla_hPos_4_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_5_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_2_26727
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE_26720
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE_26720,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE_26720,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELF_26726,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXF2_26721
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_2_26727,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELF_26726
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_3_CYMUXFAST_26695,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_FASTCARRY_26723
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELG_26714,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELF_26726,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYAND_26724
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXG2_26722,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_FASTCARRY_26723,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYAND_26724,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXFAST_26725
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_LOGIC_ONE_26720,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXF2_26721,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELG_26714,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYMUXG2_26722
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_3_26713,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_3_CYSELG_26714
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE_26856
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE_26856,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE_26856,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELF_26862,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXF2_26857
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_3_26863,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELF_26862
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_5_CYMUXFAST_26828,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_FASTCARRY_26859
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELG_26850,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELF_26862,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYAND_26860
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXG2_26858,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_FASTCARRY_26859,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYAND_26860,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXFAST_26861
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_LOGIC_ONE_26856,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXF2_26857,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELG_26850,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXG2_26858
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_5_26849,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYSELG_26850
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE_26886
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE_26886,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE_26886,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELF_26892,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXF2_26887
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_3_26893,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELF_26892
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_5_CYMUXFAST_26861,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_FASTCARRY_26889
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELG_26880,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELF_26892,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYAND_26890
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXG2_26888,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_FASTCARRY_26889,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYAND_26890,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXFAST_26891
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_LOGIC_ONE_26886,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXF2_26887,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELG_26880,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXG2_26888
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_5_26879,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYSELG_26880
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_5_26879
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE_27038
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE_27038,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE_27038,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELF_27044,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXF2_27039
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_4_27045,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELF_27044
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXFAST_27013,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_FASTCARRY_27041
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELG_27032,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELF_27044,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYAND_27042
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXG2_27040,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_FASTCARRY_27041,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYAND_27042,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXFAST_27043
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_LOGIC_ONE_27038,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXF2_27039,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELG_27032,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXG2_27040
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_6_27031,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYSELG_27032
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ONE_26976
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ZERO_26990
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ZERO_26990,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ZERO_26990,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELF_26982,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXF2_26977
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_4_26983,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELF_26982
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYMUXG_26947,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_FASTCARRY_26979
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELG_26970,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELF_26982,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYAND_26980
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXG2_26978,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_FASTCARRY_26979,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYAND_26980,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXFAST_26981
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_LOGIC_ONE_26976,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXF2_26977,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELG_26970,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXG2_26978
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_6_26969,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYSELG_26970
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ONE_26945
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ZERO_26959
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ZERO_26959,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYINIT_26958,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELF_26950,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_6
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_BXINV_26948,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYINIT_26958
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_3_26949,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELF_26950
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_BXINV_26948
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_LOGIC_ONE_26945,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_6,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELG_26937,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYMUXG_26947
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_6_26936,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_6_CYSELG_26937
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_6_26969
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_3
    );
  Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ZERO_26914
    );
  Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ONE_26929
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ONE_26929,
      IB => Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ONE_26929,
      SEL => Inst_Pantalla_RGB_cmp_ge0007_CYSELF_26920,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYMUXF2_26915
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_4_26921,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYSELF_26920
    );
  Inst_Pantalla_RGB_cmp_ge0007_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0007_CYMUXFAST_26919,
      O => Inst_Pantalla_RGB_cmp_ge0007
    );
  Inst_Pantalla_RGB_cmp_ge0007_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_4_CYMUXFAST_26891,
      O => Inst_Pantalla_RGB_cmp_ge0007_FASTCARRY_26917
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0007_CYSELG_26905,
      I1 => Inst_Pantalla_RGB_cmp_ge0007_CYSELF_26920,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYAND_26918
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0007_CYMUXG2_26916,
      IB => Inst_Pantalla_RGB_cmp_ge0007_FASTCARRY_26917,
      SEL => Inst_Pantalla_RGB_cmp_ge0007_CYAND_26918,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYMUXFAST_26919
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0007_LOGIC_ZERO_26914,
      IB => Inst_Pantalla_RGB_cmp_ge0007_CYMUXF2_26915,
      SEL => Inst_Pantalla_RGB_cmp_ge0007_CYSELG_26905,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYMUXG2_26916
    );
  Inst_Pantalla_RGB_cmp_ge0007_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_3,
      O => Inst_Pantalla_RGB_cmp_ge0007_CYSELG_26905
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_41_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_4
    );
  Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ZERO_27067
    );
  Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ONE_27081
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ONE_27081,
      IB => Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ONE_27081,
      SEL => Inst_Pantalla_RGB_cmp_ge0010_CYSELF_27073,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYMUXF2_27068
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_5_27074,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYSELF_27073
    );
  Inst_Pantalla_RGB_cmp_ge0010_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0010_CYMUXFAST_27072,
      O => Inst_Pantalla_RGB_cmp_ge0010
    );
  Inst_Pantalla_RGB_cmp_ge0010_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_5_CYMUXFAST_27043,
      O => Inst_Pantalla_RGB_cmp_ge0010_FASTCARRY_27070
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0010_CYSELG_27058,
      I1 => Inst_Pantalla_RGB_cmp_ge0010_CYSELF_27073,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYAND_27071
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0010_CYMUXG2_27069,
      IB => Inst_Pantalla_RGB_cmp_ge0010_FASTCARRY_27070,
      SEL => Inst_Pantalla_RGB_cmp_ge0010_CYAND_27071,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYMUXFAST_27072
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0010_LOGIC_ZERO_27067,
      IB => Inst_Pantalla_RGB_cmp_ge0010_CYMUXF2_27068,
      SEL => Inst_Pantalla_RGB_cmp_ge0010_CYSELG_27058,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYMUXG2_27069
    );
  Inst_Pantalla_RGB_cmp_ge0010_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_4,
      O => Inst_Pantalla_RGB_cmp_ge0010_CYSELG_27058
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_6_26936
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_5_26849
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_6_27031
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ONE_27098
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ZERO_27111
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ZERO_27111,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYINIT_27110,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELF_27103,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_10
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_BXINV_27101,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYINIT_27110
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_5_27102,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELF_27103
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_BXINV_27101
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_LOGIC_ONE_27098,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_0_10,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELG_27092,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYMUXG_27100
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_10_27091,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYSELG_27092
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => Inst_Pantalla_hPos(8),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_10_27091
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_6_27001
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE_27008
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE_27008,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE_27008,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELF_27014,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXF2_27009
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_4_27015,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELF_27014
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_6_CYMUXFAST_26981,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_FASTCARRY_27011
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELG_27002,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELF_27014,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYAND_27012
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXG2_27010,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_FASTCARRY_27011,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYAND_27012,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXFAST_27013
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_LOGIC_ONE_27008,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXF2_27009,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELG_27002,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYMUXG2_27010
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_6_27001,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_6_CYSELG_27002
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_5 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_5_27074
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ONE_24709
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ZERO_24722
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ZERO_24722,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYINIT_24721,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELF_24714,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_BXINV_24712,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYINIT_24721
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_4_24713,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELF_24714
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_BXINV_24712
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_LOGIC_ONE_24709,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_11,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELG_24701,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYMUXG_24711
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_10_24700,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYSELG_24701
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_3_26893
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ONE_24890
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ZERO_24905
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ZERO_24905,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYINIT_24904,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELF_24895,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_12
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_BXINV_24893,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYINIT_24904
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELF_24895
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_BXINV_24893
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_LOGIC_ONE_24890,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_12,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELG_24881,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYMUXG_24892
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_11,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYSELG_24881
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_3 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_3_26949
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ONE_24769
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ZERO_24784
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ZERO_24784,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ZERO_24784,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELF_24775,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXF2_24770
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_7_24776,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELF_24775
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXFAST_24742,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_FASTCARRY_24772
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELG_24763,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELF_24775,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYAND_24773
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXG2_24771,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_FASTCARRY_24772,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYAND_24773,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXFAST_24774
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_LOGIC_ONE_24769,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXF2_24770,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELG_24763,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXG2_24771
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_11_24762,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYSELG_24763
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_4 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_4_26983
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_4_27015
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_4_26921
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE_24802
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE_24802,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE_24802,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELF_24808,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXF2_24803
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_11_24809,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELF_24808
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_11_CYMUXFAST_24774,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_FASTCARRY_24805
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELG_24796,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELF_24808,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYAND_24806
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXG2_24804,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_FASTCARRY_24805,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYAND_24806,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXFAST_24807
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_LOGIC_ONE_24802,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXF2_24803,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELG_24796,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXG2_24804
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_11_24795,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYSELG_24796
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_3_26863
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE_24832
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE_24832,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE_24832,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELF_24838,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXF2_24833
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_10_24839,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELF_24838
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_10_CYMUXFAST_24807,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_FASTCARRY_24835
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELG_24826,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELF_24838,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYAND_24836
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXG2_24834,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_FASTCARRY_24835,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYAND_24836,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXFAST_24837
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_LOGIC_ONE_24832,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXF2_24833,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELG_24826,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXG2_24834
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_10_24825,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYSELG_24826
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_4_27045
    );
  Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ZERO_24677
    );
  Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ONE_24692
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ONE_24692,
      IB => Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ONE_24692,
      SEL => Inst_Pantalla_RGB_cmp_ge0025_CYSELF_24683,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYMUXF2_24678
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_7_24684,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYSELF_24683
    );
  Inst_Pantalla_RGB_cmp_ge0025_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0025_CYMUXFAST_24682,
      O => Inst_Pantalla_RGB_cmp_ge0025
    );
  Inst_Pantalla_RGB_cmp_ge0025_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_7_CYMUXFAST_24654,
      O => Inst_Pantalla_RGB_cmp_ge0025_FASTCARRY_24680
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0025_CYSELG_24668,
      I1 => Inst_Pantalla_RGB_cmp_ge0025_CYSELF_24683,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYAND_24681
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0025_CYMUXG2_24679,
      IB => Inst_Pantalla_RGB_cmp_ge0025_FASTCARRY_24680,
      SEL => Inst_Pantalla_RGB_cmp_ge0025_CYAND_24681,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYMUXFAST_24682
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0025_LOGIC_ZERO_24677,
      IB => Inst_Pantalla_RGB_cmp_ge0025_CYMUXF2_24678,
      SEL => Inst_Pantalla_RGB_cmp_ge0025_CYSELG_24668,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYMUXG2_24679
    );
  Inst_Pantalla_RGB_cmp_ge0025_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_6,
      O => Inst_Pantalla_RGB_cmp_ge0025_CYSELG_24668
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ONE_24737
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ZERO_24753
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ZERO_24753,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ZERO_24753,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELF_24743,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXF2_24738
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELF_24743
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_11_CYMUXG_24711,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_FASTCARRY_24740
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELG_24728,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELF_24743,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYAND_24741
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXG2_24739,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_FASTCARRY_24740,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYAND_24741,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXFAST_24742
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_LOGIC_ONE_24737,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXF2_24738,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELG_24728,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYMUXG2_24739
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_10,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_CYSELG_24728
    );
  Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ZERO_24860
    );
  Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ONE_24875
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ONE_24875,
      IB => Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ONE_24875,
      SEL => Inst_Pantalla_RGB_cmp_ge0026_CYSELF_24866,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYMUXF2_24861
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_8_24867,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYSELF_24866
    );
  Inst_Pantalla_RGB_cmp_ge0026_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0026_CYMUXFAST_24865,
      O => Inst_Pantalla_RGB_cmp_ge0026
    );
  Inst_Pantalla_RGB_cmp_ge0026_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_8_CYMUXFAST_24837,
      O => Inst_Pantalla_RGB_cmp_ge0026_FASTCARRY_24863
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0026_CYSELG_24851,
      I1 => Inst_Pantalla_RGB_cmp_ge0026_CYSELF_24866,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYAND_24864
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0026_CYMUXG2_24862,
      IB => Inst_Pantalla_RGB_cmp_ge0026_FASTCARRY_24863,
      SEL => Inst_Pantalla_RGB_cmp_ge0026_CYAND_24864,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYMUXFAST_24865
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0026_LOGIC_ZERO_24860,
      IB => Inst_Pantalla_RGB_cmp_ge0026_CYMUXF2_24861,
      SEL => Inst_Pantalla_RGB_cmp_ge0026_CYSELG_24851,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYMUXG2_24862
    );
  Inst_Pantalla_RGB_cmp_ge0026_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_7,
      O => Inst_Pantalla_RGB_cmp_ge0026_CYSELG_24851
    );
  Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ZERO_25075
    );
  Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ONE_25089
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ONE_25089,
      IB => Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ONE_25089,
      SEL => Inst_Pantalla_RGB_cmp_ge0031_CYSELF_25081,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYMUXF2_25076
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_1_25082,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYSELF_25081
    );
  Inst_Pantalla_RGB_cmp_ge0031_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0031_CYMUXFAST_25080,
      O => Inst_Pantalla_RGB_cmp_ge0031
    );
  Inst_Pantalla_RGB_cmp_ge0031_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXFAST_25051,
      O => Inst_Pantalla_RGB_cmp_ge0031_FASTCARRY_25078
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0031_CYSELG_25066,
      I1 => Inst_Pantalla_RGB_cmp_ge0031_CYSELF_25081,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYAND_25079
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0031_CYMUXG2_25077,
      IB => Inst_Pantalla_RGB_cmp_ge0031_FASTCARRY_25078,
      SEL => Inst_Pantalla_RGB_cmp_ge0031_CYAND_25079,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYMUXFAST_25080
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0031_LOGIC_ZERO_25075,
      IB => Inst_Pantalla_RGB_cmp_ge0031_CYMUXF2_25076,
      SEL => Inst_Pantalla_RGB_cmp_ge0031_CYSELG_25066,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYMUXG2_25077
    );
  Inst_Pantalla_RGB_cmp_ge0031_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_1,
      O => Inst_Pantalla_RGB_cmp_ge0031_CYSELG_25066
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ONE_24920
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ZERO_24936
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ZERO_24936,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ZERO_24936,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELF_24926,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXF2_24921
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELF_24926
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_CYMUXG_24892,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_FASTCARRY_24923
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELG_24911,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELF_24926,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYAND_24924
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXG2_24922,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_FASTCARRY_24923,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYAND_24924,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXFAST_24925
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_LOGIC_ONE_24920,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXF2_24921,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELG_24911,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXG2_24922
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_11,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYSELG_24911
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ONE_24951
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ZERO_24967
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ZERO_24967,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ZERO_24967,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELF_24957,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXF2_24952
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELF_24957
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_CYMUXFAST_24925,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_FASTCARRY_24954
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELG_24942,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELF_24957,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYAND_24955
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXG2_24953,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_FASTCARRY_24954,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYAND_24955,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXFAST_24956
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_LOGIC_ONE_24951,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXF2_24952,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELG_24942,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXG2_24953
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_12,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYSELG_24942
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE_25016
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE_25016,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE_25016,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELF_25022,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXF2_25017
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_11_25023,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELF_25022
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXFAST_24987,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_FASTCARRY_25019
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELG_25010,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELF_25022,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYAND_25020
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXG2_25018,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_FASTCARRY_25019,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYAND_25020,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXFAST_25021
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_LOGIC_ONE_25016,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXF2_25017,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELG_25010,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXG2_25018
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_11_25009,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYSELG_25010
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ONE_25165
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ZERO_25181
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ZERO_25181,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ZERO_25181,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELF_25171,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXF2_25166
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELF_25171
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXFAST_25139,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_FASTCARRY_25168
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELG_25159,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELF_25171,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYAND_25169
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXG2_25167,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_FASTCARRY_25168,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYAND_25169,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXFAST_25170
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_LOGIC_ONE_25165,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXF2_25166,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELG_25159,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXG2_25167
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_13_25158,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYSELG_25159
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_5 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_5_27102
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE_25046
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE_25046,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE_25046,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELF_25052,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXF2_25047
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_9_25053,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELF_25052
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_9_CYMUXFAST_25021,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_FASTCARRY_25049
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELG_25040,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELF_25052,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYAND_25050
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXG2_25048,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_FASTCARRY_25049,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYAND_25050,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXFAST_25051
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_LOGIC_ONE_25046,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXF2_25047,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELG_25040,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYMUXG2_25048
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_8_25039,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_1_CYSELG_25040
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ONE_24982
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ZERO_24998
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ZERO_24998,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ZERO_24998,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELF_24988,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXF2_24983
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELF_24988
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_CYMUXFAST_24956,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_FASTCARRY_24985
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELG_24976,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELF_24988,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYAND_24986
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXG2_24984,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_FASTCARRY_24985,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYAND_24986,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXFAST_24987
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_LOGIC_ONE_24982,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXF2_24983,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELG_24976,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYMUXG2_24984
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_12_24975,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_CYSELG_24976
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ONE_25105
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ZERO_25119
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ZERO_25119,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYINIT_25118,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELF_25110,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_13
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_BXINV_25108,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYINIT_25118
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_5_25109,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELF_25110
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_BXINV_25108
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_LOGIC_ONE_25105,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_13,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELG_25096,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYMUXG_25107
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_12,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYSELG_25096
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ONE_25134
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ZERO_25150
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ZERO_25150,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ZERO_25150,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELF_25140,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXF2_25135
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_4_rt,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELF_25140
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_13_CYMUXG_25107,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_FASTCARRY_25137
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELG_25126,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELF_25140,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYAND_25138
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXG2_25136,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_FASTCARRY_25137,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYAND_25138,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXFAST_25139
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_LOGIC_ONE_25134,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXF2_25135,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELG_25126,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYMUXG2_25136
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_12_25125,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_13_CYSELG_25126
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ONE_25348
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ZERO_25364
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ZERO_25364,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ZERO_25364,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELF_25354,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXF2_25349
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELF_25354
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXFAST_25322,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_FASTCARRY_25351
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELG_25339,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELF_25354,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYAND_25352
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXG2_25350,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_FASTCARRY_25351,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYAND_25352,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXFAST_25353
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_LOGIC_ONE_25348,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXF2_25349,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELG_25339,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXG2_25350
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_15,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYSELG_25339
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE_25199
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE_25199,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE_25199,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELF_25205,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXF2_25200
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_12_25206,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELF_25205
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_CYMUXFAST_25170,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_FASTCARRY_25202
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELG_25193,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELF_25205,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYAND_25203
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXG2_25201,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_FASTCARRY_25202,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYAND_25203,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXFAST_25204
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_LOGIC_ONE_25199,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXF2_25200,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELG_25193,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXG2_25201
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_13_25192,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYSELG_25193
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE_25229
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE_25229,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE_25229,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELF_25235,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXF2_25230
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_12_25236,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELF_25235
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_12_CYMUXFAST_25204,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_FASTCARRY_25232
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELG_25223,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELF_25235,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYAND_25233
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXG2_25231,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_FASTCARRY_25232,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYAND_25233,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXFAST_25234
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_LOGIC_ONE_25229,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXF2_25230,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELG_25223,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXG2_25231
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_12_25222,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYSELG_25223
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE_25443
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE_25443,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE_25443,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELF_25449,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXF2_25444
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_11_25450,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELF_25449
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXFAST_25418,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_FASTCARRY_25446
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELG_25437,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELF_25449,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYAND_25447
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXG2_25445,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_FASTCARRY_25446,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYAND_25447,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXFAST_25448
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_LOGIC_ONE_25443,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXF2_25444,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELG_25437,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXG2_25445
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_10_25436,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYSELG_25437
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE_25413
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE_25413,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE_25413,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELF_25419,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXF2_25414
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_14_25420,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELF_25419
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXFAST_25384,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_FASTCARRY_25416
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELG_25407,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELF_25419,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYAND_25417
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXG2_25415,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_FASTCARRY_25416,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYAND_25417,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXFAST_25418
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_LOGIC_ONE_25413,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXF2_25414,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELG_25407,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYMUXG2_25415
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_14_25406,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_11_CYSELG_25407
    );
  Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ZERO_25258
    );
  Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ONE_25272
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ONE_25272,
      IB => Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ONE_25272,
      SEL => Inst_Pantalla_RGB_cmp_ge0035_CYSELF_25264,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYMUXF2_25259
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_10_25265,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYSELF_25264
    );
  Inst_Pantalla_RGB_cmp_ge0035_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0035_CYMUXFAST_25263,
      O => Inst_Pantalla_RGB_cmp_ge0035
    );
  Inst_Pantalla_RGB_cmp_ge0035_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_9_10_CYMUXFAST_25234,
      O => Inst_Pantalla_RGB_cmp_ge0035_FASTCARRY_25261
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0035_CYSELG_25249,
      I1 => Inst_Pantalla_RGB_cmp_ge0035_CYSELF_25264,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYAND_25262
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0035_CYMUXG2_25260,
      IB => Inst_Pantalla_RGB_cmp_ge0035_FASTCARRY_25261,
      SEL => Inst_Pantalla_RGB_cmp_ge0035_CYAND_25262,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYMUXFAST_25263
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0035_LOGIC_ZERO_25258,
      IB => Inst_Pantalla_RGB_cmp_ge0035_CYMUXF2_25259,
      SEL => Inst_Pantalla_RGB_cmp_ge0035_CYSELG_25249,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYMUXG2_25260
    );
  Inst_Pantalla_RGB_cmp_ge0035_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_9,
      O => Inst_Pantalla_RGB_cmp_ge0035_CYSELG_25249
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ONE_25317
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ZERO_25333
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ZERO_25333,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ZERO_25333,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELF_25323,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXF2_25318
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELF_25323
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYMUXG_25289,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_FASTCARRY_25320
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELG_25308,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELF_25323,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYAND_25321
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXG2_25319,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_FASTCARRY_25320,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYAND_25321,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXFAST_25322
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_LOGIC_ONE_25317,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXF2_25318,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELG_25308,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYMUXG2_25319
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_14,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_CYSELG_25308
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ONE_25287
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ZERO_25302
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ZERO_25302,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYINIT_25301,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELF_25292,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_15
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_BXINV_25290,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYINIT_25301
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELF_25292
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_BXINV_25290
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_LOGIC_ONE_25287,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_15,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELG_25278,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYMUXG_25289
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_14,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_CYSELG_25278
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ONE_25379
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ZERO_25395
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ZERO_25395,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ZERO_25395,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELF_25385,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXF2_25380
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELF_25385
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_CYMUXFAST_25353,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_FASTCARRY_25382
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELG_25373,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELF_25385,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYAND_25383
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXG2_25381,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_FASTCARRY_25382,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYAND_25383,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXFAST_25384
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_LOGIC_ONE_25379,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXF2_25380,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELG_25373,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYMUXG2_25381
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_15_25372,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_CYSELG_25373
    );
  Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ZERO_25471
    );
  Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ONE_25486
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ONE_25486,
      IB => Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ONE_25486,
      SEL => Inst_Pantalla_RGB_cmp_ge0039_CYSELF_25477,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYMUXF2_25472
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_2_25478,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYSELF_25477
    );
  Inst_Pantalla_RGB_cmp_ge0039_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0039_CYMUXFAST_25476,
      O => Inst_Pantalla_RGB_cmp_ge0039
    );
  Inst_Pantalla_RGB_cmp_ge0039_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_11_2_CYMUXFAST_25448,
      O => Inst_Pantalla_RGB_cmp_ge0039_FASTCARRY_25474
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0039_CYSELG_25462,
      I1 => Inst_Pantalla_RGB_cmp_ge0039_CYSELF_25477,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYAND_25475
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0039_CYMUXG2_25473,
      IB => Inst_Pantalla_RGB_cmp_ge0039_FASTCARRY_25474,
      SEL => Inst_Pantalla_RGB_cmp_ge0039_CYAND_25475,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYMUXFAST_25476
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0039_LOGIC_ZERO_25471,
      IB => Inst_Pantalla_RGB_cmp_ge0039_CYMUXF2_25472,
      SEL => Inst_Pantalla_RGB_cmp_ge0039_CYSELG_25462,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYMUXG2_25473
    );
  Inst_Pantalla_RGB_cmp_ge0039_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_2,
      O => Inst_Pantalla_RGB_cmp_ge0039_CYSELG_25462
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  Inst_Pantalla_vPos_8_rt_12 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_5_27544
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ONE_27551
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ZERO_27567
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ZERO_27567,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ZERO_27567,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELF_27557,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXF2_27552
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELF_27557
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYMUXG_27523,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_FASTCARRY_27554
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELG_27545,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELF_27557,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYAND_27555
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXG2_27553,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_FASTCARRY_27554,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYAND_27555,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXFAST_27556
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_LOGIC_ONE_27551,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXF2_27552,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELG_27545,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXG2_27553
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_5_27544,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYSELG_27545
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_2_27426
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_3_27440
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE_27433
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE_27433,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE_27433,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELF_27439,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXF2_27434
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_3_27440,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELF_27439
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYMUXG_27405,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_FASTCARRY_27436
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELG_27427,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELF_27439,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYAND_27437
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXG2_27435,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_FASTCARRY_27436,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYAND_27437,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXFAST_27438
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_LOGIC_ONE_27433,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXF2_27434,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELG_27427,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXG2_27435
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_2_27426,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYSELG_27427
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_6_27622
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_6_27608
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE_27615
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE_27615,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE_27615,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELF_27621,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXF2_27616
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_6_27622,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELF_27621
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXFAST_27590,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_FASTCARRY_27618
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELG_27609,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELF_27621,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYAND_27619
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXG2_27617,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_FASTCARRY_27618,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYAND_27619,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXFAST_27620
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_LOGIC_ONE_27615,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXF2_27616,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELG_27609,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXG2_27617
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_6_27608,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYSELG_27609
    );
  rst_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_INBUF,
      O => rst_IBUF_9685
    );
  rst_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst,
      O => rst_INBUF
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_3 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_3_27499
    );
  Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ZERO_27492
    );
  Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ONE_27506
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ONE_27506,
      IB => Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ONE_27506,
      SEL => Inst_Pantalla_RGB_cmp_ge0009_CYSELF_27498,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYMUXF2_27493
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_3_27499,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYSELF_27498
    );
  Inst_Pantalla_RGB_cmp_ge0009_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0009_CYMUXFAST_27497,
      O => Inst_Pantalla_RGB_cmp_ge0009
    );
  Inst_Pantalla_RGB_cmp_ge0009_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXFAST_27468,
      O => Inst_Pantalla_RGB_cmp_ge0009_FASTCARRY_27495
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0009_CYSELG_27483,
      I1 => Inst_Pantalla_RGB_cmp_ge0009_CYSELF_27498,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYAND_27496
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0009_CYMUXG2_27494,
      IB => Inst_Pantalla_RGB_cmp_ge0009_FASTCARRY_27495,
      SEL => Inst_Pantalla_RGB_cmp_ge0009_CYAND_27496,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYMUXFAST_27497
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0009_LOGIC_ZERO_27492,
      IB => Inst_Pantalla_RGB_cmp_ge0009_CYMUXF2_27493,
      SEL => Inst_Pantalla_RGB_cmp_ge0009_CYSELG_27483,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYMUXG2_27494
    );
  Inst_Pantalla_RGB_cmp_ge0009_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_3,
      O => Inst_Pantalla_RGB_cmp_ge0009_CYSELG_27483
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_3_27592
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_6_27578
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE_27585
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE_27585,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE_27585,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELF_27591,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXF2_27586
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_3_27592,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELF_27591
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_6_CYMUXFAST_27556,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_FASTCARRY_27588
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELG_27579,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELF_27591,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYAND_27589
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXG2_27587,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_FASTCARRY_27588,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYAND_27589,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXFAST_27590
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_LOGIC_ONE_27585,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXF2_27586,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELG_27579,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYMUXG2_27587
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_6_27578,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_6_CYSELG_27579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_2_27470
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_3_27456
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE_27463
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE_27463,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE_27463,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELF_27469,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXF2_27464
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_2_27470,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELF_27469
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_3_CYMUXFAST_27438,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_FASTCARRY_27466
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELG_27457,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELF_27469,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYAND_27467
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXG2_27465,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_FASTCARRY_27466,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYAND_27467,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXFAST_27468
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_LOGIC_ONE_27463,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXF2_27464,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELG_27457,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYMUXG2_27465
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_3_27456,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_3_CYSELG_27457
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_5 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_5_27650
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_51_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_5
    );
  Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ZERO_27643
    );
  Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ONE_27658
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ONE_27658,
      IB => Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ONE_27658,
      SEL => Inst_Pantalla_RGB_cmp_ge0016_CYSELF_27649,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYMUXF2_27644
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_5_27650,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYSELF_27649
    );
  Inst_Pantalla_RGB_cmp_ge0016_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0016_CYMUXFAST_27648,
      O => Inst_Pantalla_RGB_cmp_ge0016
    );
  Inst_Pantalla_RGB_cmp_ge0016_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_5_CYMUXFAST_27620,
      O => Inst_Pantalla_RGB_cmp_ge0016_FASTCARRY_27646
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0016_CYSELG_27634,
      I1 => Inst_Pantalla_RGB_cmp_ge0016_CYSELF_27649,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYAND_27647
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0016_CYMUXG2_27645,
      IB => Inst_Pantalla_RGB_cmp_ge0016_FASTCARRY_27646,
      SEL => Inst_Pantalla_RGB_cmp_ge0016_CYAND_27647,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYMUXFAST_27648
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0016_LOGIC_ZERO_27643,
      IB => Inst_Pantalla_RGB_cmp_ge0016_CYMUXF2_27644,
      SEL => Inst_Pantalla_RGB_cmp_ge0016_CYSELG_27634,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYMUXG2_27645
    );
  Inst_Pantalla_RGB_cmp_ge0016_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_5,
      O => Inst_Pantalla_RGB_cmp_ge0016_CYSELG_27634
    );
  Inst_Pantalla_vPos_6_rt_8 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_5
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ONE_27521
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ZERO_27536
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ZERO_27536,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYINIT_27535,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELF_27526,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_6
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_BXINV_27524,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYINIT_27535
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELF_27526
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_BXINV_27524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_LOGIC_ONE_27521,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_6,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELG_27512,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYMUXG_27523
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_5,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_6_CYSELG_27512
    );
  VSYNC_OBUF : X_OBUF
    port map (
      I => VSYNC_O,
      O => VSYNC
    );
  disp_2_OBUF : X_OBUF
    port map (
      I => disp_2_O,
      O => disp(2)
    );
  Inst_control_led2_1_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_1_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_1_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_1_1_27701
    );
  led2_1_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_1_GYMUX_30860,
      O => led2_1_OUTPUT_OFF_ODDRIN1_MUX
    );
  led2_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_1_1_27701,
      O => led2_1_O
    );
  led2_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_1_OUTPUT_OTCLK1INVNOT
    );
  led2_1_OBUF : X_OBUF
    port map (
      I => led2_1_O,
      O => led2(1)
    );
  led2_4_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_4_GYMUX_30915,
      O => led2_4_OUTPUT_OFF_ODDRIN1_MUX
    );
  led2_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_4_1_27752,
      O => led2_4_O
    );
  Inst_control_led2_4_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_4_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_4_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_4_1_27752
    );
  led2_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_4_OUTPUT_OTCLK1INVNOT
    );
  led2_4_OBUF : X_OBUF
    port map (
      I => led2_4_O,
      O => led2(4)
    );
  Inst_control_led2_5_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_5_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_5_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_5_1_27769
    );
  led2_5_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_5_FXMUX_32657,
      O => led2_5_OUTPUT_OFF_ODDRIN1_MUX
    );
  led2_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_5_1_27769,
      O => led2_5_O
    );
  led2_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_5_OUTPUT_OTCLK1INVNOT
    );
  led2_5_OBUF : X_OBUF
    port map (
      I => led2_5_O,
      O => led2(5)
    );
  disp_3_OBUF : X_OBUF
    port map (
      I => disp_3_O,
      O => disp(3)
    );
  disp_4_OBUF : X_OBUF
    port map (
      I => disp_4_O,
      O => disp(4)
    );
  led2_0_OBUF : X_OBUF
    port map (
      I => led2_0_O,
      O => led2(0)
    );
  anod_2_OBUF : X_OBUF
    port map (
      I => anod_2_O,
      O => anod(2)
    );
  disp_5_OBUF : X_OBUF
    port map (
      I => disp_5_O,
      O => disp(5)
    );
  anod_3_OBUF : X_OBUF
    port map (
      I => anod_3_O,
      O => anod(3)
    );
  led2_6_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_6_GYMUX_30934,
      O => led2_6_OUTPUT_OFF_ODDRIN1_MUX
    );
  led2_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_6_1_27786,
      O => led2_6_O
    );
  Inst_control_led2_6_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_6_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_6_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_6_1_27786
    );
  led2_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_6_OUTPUT_OTCLK1INVNOT
    );
  led2_6_OBUF : X_OBUF
    port map (
      I => led2_6_O,
      O => led2(6)
    );
  disp_1_OBUF : X_OBUF
    port map (
      I => disp_1_O,
      O => disp(1)
    );
  anod_0_OBUF : X_OBUF
    port map (
      I => anod_0_O,
      O => anod(0)
    );
  anod_1_OBUF : X_OBUF
    port map (
      I => anod_1_O,
      O => anod(1)
    );
  HSYNC_OBUF : X_OBUF
    port map (
      I => HSYNC_O,
      O => HSYNC
    );
  Inst_control_led2_3_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_3_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_3_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_3_1_27735
    );
  led2_3_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_FXMUX_30896,
      O => led2_3_OUTPUT_OFF_ODDRIN1_MUX
    );
  led2_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_1_27735,
      O => led2_3_O
    );
  led2_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_3_OUTPUT_OTCLK1INVNOT
    );
  led2_3_OBUF : X_OBUF
    port map (
      I => led2_3_O,
      O => led2(3)
    );
  led2_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => led2_2_OUTPUT_OTCLK1INVNOT
    );
  led2_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_2_1_27718,
      O => led2_2_O
    );
  led2_2_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_GYMUX_30885,
      O => led2_2_OUTPUT_OFF_ODDRIN1_MUX
    );
  Inst_control_led2_2_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => led2_2_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_2_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2_2_1_27718
    );
  led2_2_OBUF : X_OBUF
    port map (
      I => led2_2_O,
      O => led2(2)
    );
  disp_0_OBUF : X_OBUF
    port map (
      I => disp_0_O,
      O => disp(0)
    );
  RGB_6_OBUF : X_OBUF
    port map (
      I => RGB_6_O,
      O => RGB(6)
    );
  pulsador_0_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador(0),
      O => pulsador_0_INBUF
    );
  pulsador_2_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador(2),
      O => pulsador_2_INBUF
    );
  Inst_digital_clock_top_clk_state_BUFG : X_BUFGMUX
    port map (
      I0 => Inst_digital_clock_top_clk_state1,
      I1 => GND,
      S => Inst_digital_clock_top_clk_state_BUFG_S_INVNOT,
      O => Inst_digital_clock_top_clk_state_9719
    );
  Inst_digital_clock_top_clk_state_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_digital_clock_top_clk_state_BUFG_S_INVNOT
    );
  pulsador_0_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador_0_INBUF,
      O => pulsador_0_IBUF_9713
    );
  Inst_Pantalla_clk25_BUFG : X_BUFGMUX
    port map (
      I0 => Inst_Pantalla_clk251,
      I1 => GND,
      S => Inst_Pantalla_clk25_BUFG_S_INVNOT,
      O => Inst_Pantalla_clk25_9717
    );
  Inst_Pantalla_clk25_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_clk25_BUFG_S_INVNOT
    );
  Inst_digital_clock_top_display_1_mux00007_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_1_mux00007_F5MUX_28031,
      O => Inst_digital_clock_top_display_1_mux00007
    );
  Inst_digital_clock_top_display_1_mux00007_F5MUX : X_MUX2
    port map (
      IA => Inst_digital_clock_top_display_1_mux000072_28022,
      IB => Inst_digital_clock_top_display_1_mux000071_28029,
      SEL => Inst_digital_clock_top_display_1_mux00007_BXINV_28024,
      O => Inst_digital_clock_top_display_1_mux00007_F5MUX_28031
    );
  Inst_digital_clock_top_display_1_mux00007_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2(3),
      O => Inst_digital_clock_top_display_1_mux00007_BXINV_28024
    );
  pulsador_1_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador_1_INBUF,
      O => pulsador_1_IBUF_9714
    );
  pulsador_1_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador(1),
      O => pulsador_1_INBUF
    );
  RGB_3_OBUF : X_OBUF
    port map (
      I => RGB_3_O,
      O => RGB(3)
    );
  texto_2_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto(2),
      O => texto_2_INBUF
    );
  texto_1_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto_1_INBUF,
      O => texto_1_IBUF_9711
    );
  texto_1_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto(1),
      O => texto_1_INBUF
    );
  RGB_5_OBUF : X_OBUF
    port map (
      I => RGB_5_O,
      O => RGB(5)
    );
  RGB_4_OBUF : X_OBUF
    port map (
      I => RGB_4_O,
      O => RGB(4)
    );
  pulsador_2_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pulsador_2_INBUF,
      O => pulsador_2_IBUF_9715
    );
  texto_2_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto_2_INBUF,
      O => texto_2_IBUF_9712
    );
  RGB_0_OBUF : X_OBUF
    port map (
      I => RGB_0_O,
      O => RGB(0)
    );
  RGB_7_OBUF : X_OBUF
    port map (
      I => RGB_7_O,
      O => RGB(7)
    );
  Inst_digital_clock_top_display_1_mux000072 : X_LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      ADR0 => anod_1_OBUF_0,
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_digital_clock_top_min2(1),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => Inst_digital_clock_top_display_1_mux000072_28022
    );
  clk_BUFGP_BUFG : X_BUFGMUX
    port map (
      I0 => clk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_BUFGP_BUFG_S_INVNOT,
      O => clk_BUFGP
    );
  clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_BUFGP_BUFG_S_INVNOT
    );
  clk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_INBUF,
      O => clk_BUFGP_BUFG_I0_INV
    );
  disp_7_OBUF : X_OBUF
    port map (
      I => disp_7_O,
      O => disp(7)
    );
  RGB_2_OBUF : X_OBUF
    port map (
      I => RGB_2_O,
      O => RGB(2)
    );
  disp_6_OBUF : X_OBUF
    port map (
      I => disp_6_O,
      O => disp(6)
    );
  texto_0_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto_0_INBUF,
      O => texto_0_IBUF_9710
    );
  texto_0_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto(0),
      O => texto_0_INBUF
    );
  Inst_digital_clock_top_display_1_mux000071 : X_LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_digital_clock_top_refresh_state(0),
      ADR3 => Inst_digital_clock_top_refresh_state(1),
      O => Inst_digital_clock_top_display_1_mux000071_28029
    );
  Inst_digital_clock_top_min2_mux0000_3_11 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_digital_clock_top_min2(1),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => Inst_digital_clock_top_min2_mux0000_3_1
    );
  Inst_digital_clock_top_min2_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min2_3_DXMUX_28062,
      CE => VCC,
      CLK => Inst_digital_clock_top_min2_3_CLKINV_28045,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min2_3_SRINV_28046,
      O => Inst_digital_clock_top_min2(3)
    );
  Inst_digital_clock_top_min2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_3_F5MUX_28060,
      O => Inst_digital_clock_top_min2_3_DXMUX_28062
    );
  Inst_digital_clock_top_min2_3_F5MUX : X_MUX2
    port map (
      IA => Inst_digital_clock_top_min2_mux0000_3_11_28051,
      IB => Inst_digital_clock_top_min2_mux0000_3_1,
      SEL => Inst_digital_clock_top_min2_3_BXINV_28053,
      O => Inst_digital_clock_top_min2_3_F5MUX_28060
    );
  Inst_digital_clock_top_min2_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2(3),
      O => Inst_digital_clock_top_min2_3_BXINV_28053
    );
  Inst_digital_clock_top_min2_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq0000_0,
      O => Inst_digital_clock_top_min2_3_SRINV_28046
    );
  Inst_digital_clock_top_min2_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min2_3_CLKINV_28045
    );
  RGB_1_OBUF : X_OBUF
    port map (
      I => RGB_1_O,
      O => RGB(1)
    );
  Inst_digital_clock_top_display_6_mux0000180_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => N156_0,
      ADR2 => Inst_digital_clock_top_display_6_mux000047_0,
      ADR3 => VCC,
      O => N177
    );
  disp_6_OBUF_F5MUX : X_MUX2
    port map (
      IA => N176,
      IB => N177,
      SEL => disp_6_OBUF_BXINV_28182,
      O => disp_6_OBUF_F5MUX_28190
    );
  disp_6_OBUF_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(0),
      O => disp_6_OBUF_BXINV_28182
    );
  Inst_digital_clock_top_display_2_mux0000132_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => Inst_digital_clock_top_display_2_mux000038_0,
      ADR2 => Inst_digital_clock_top_display_2_mux0000108_0,
      ADR3 => VCC,
      O => N174
    );
  Inst_digital_clock_top_display_2_mux0000132_G : X_LUT4
    generic map(
      INIT => X"8D8D"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => N136_0,
      ADR2 => N154_0,
      ADR3 => VCC,
      O => N175
    );
  disp_2_OBUF_F5MUX : X_MUX2
    port map (
      IA => N174,
      IB => N175,
      SEL => disp_2_OBUF_BXINV_28257,
      O => disp_2_OBUF_F5MUX_28265
    );
  disp_2_OBUF_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(0),
      O => disp_2_OBUF_BXINV_28257
    );
  Inst_digital_clock_top_display_6_mux0000180_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => Inst_digital_clock_top_display_6_mux0000152_0,
      ADR2 => N138_0,
      ADR3 => VCC,
      O => N176
    );
  Inst_control_led2_0_not00011 : X_LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(3),
      ADR1 => Inst_digital_clock_top_contador(0),
      ADR2 => Inst_digital_clock_top_contador(1),
      ADR3 => Inst_digital_clock_top_contador(2),
      O => Inst_control_led2_0_not00011_28288
    );
  Inst_control_led2_0_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001_F5MUX_28290,
      O => Inst_control_led2_0_not0001
    );
  Inst_control_led2_0_not0001_F5MUX : X_MUX2
    port map (
      IA => Inst_control_led2_0_not0001_G,
      IB => Inst_control_led2_0_not00011_28288,
      SEL => Inst_control_led2_0_not0001_BXINV_28283,
      O => Inst_control_led2_0_not0001_F5MUX_28290
    );
  Inst_control_led2_0_not0001_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto_2_IBUF_9712,
      O => Inst_control_led2_0_not0001_BXINV_28283
    );
  Inst_digital_clock_top_display_5_mux0000183_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_5_mux0000183_F5MUX_28165,
      O => Inst_digital_clock_top_display_5_mux0000183
    );
  Inst_digital_clock_top_display_5_mux0000183_F5MUX : X_MUX2
    port map (
      IA => N166,
      IB => N167,
      SEL => Inst_digital_clock_top_display_5_mux0000183_BXINV_28158,
      O => Inst_digital_clock_top_display_5_mux0000183_F5MUX_28165
    );
  Inst_digital_clock_top_display_5_mux0000183_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(1),
      O => Inst_digital_clock_top_display_5_mux0000183_BXINV_28158
    );
  Inst_digital_clock_top_display_3_mux0000179_SW0_SW0_F : X_LUT4
    generic map(
      INIT => X"E9CA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(2),
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_digital_clock_top_min2(1),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => N180
    );
  Inst_digital_clock_top_display_3_mux0000179_SW0_SW0_G : X_LUT4
    generic map(
      INIT => X"E9CA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(2),
      ADR1 => Inst_digital_clock_top_hora2(3),
      ADR2 => Inst_digital_clock_top_hora2(1),
      ADR3 => Inst_digital_clock_top_hora2(0),
      O => N181
    );
  N162_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N162_F5MUX_28340,
      O => N162
    );
  N162_F5MUX : X_MUX2
    port map (
      IA => N180,
      IB => N181,
      SEL => N162_BXINV_28333,
      O => N162_F5MUX_28340
    );
  N162_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(1),
      O => N162_BXINV_28333
    );
  Inst_control_led2_2_mux0002111 : X_LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(1),
      ADR1 => Inst_digital_clock_top_contador(3),
      ADR2 => Inst_digital_clock_top_contador(2),
      ADR3 => Inst_digital_clock_top_contador(0),
      O => Inst_control_led2_2_mux000211
    );
  Inst_control_N3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_N3_F5MUX_28365,
      O => Inst_control_N3
    );
  Inst_control_N3_F5MUX : X_MUX2
    port map (
      IA => Inst_control_N3_G,
      IB => Inst_control_led2_2_mux000211,
      SEL => Inst_control_N3_BXINV_28358,
      O => Inst_control_N3_F5MUX_28365
    );
  Inst_control_N3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => texto_2_IBUF_9712,
      O => Inst_control_N3_BXINV_28358
    );
  Inst_digital_clock_top_display_1_mux000077_G : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N160_0,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => Inst_digital_clock_top_display_1_mux000041_0,
      ADR3 => Inst_digital_clock_top_display_1_mux00007,
      O => N179
    );
  disp_1_OBUF_F5MUX : X_MUX2
    port map (
      IA => N178,
      IB => N179,
      SEL => disp_1_OBUF_BXINV_28133,
      O => disp_1_OBUF_F5MUX_28140
    );
  disp_1_OBUF_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(1),
      O => disp_1_OBUF_BXINV_28133
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW2 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => Inst_digital_clock_top_Madd_hora1_addsub0000_cy(1),
      ADR1 => N24,
      ADR2 => Inst_digital_clock_top_min2(1),
      ADR3 => Inst_digital_clock_top_hora1(2),
      O => N59
    );
  Inst_digital_clock_top_Madd_hora1_addsub0000_cy_1_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Madd_hora1_addsub0000_cy_1_pack_1
    );
  N59_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N59,
      O => N59_0
    );
  N59_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Madd_hora1_addsub0000_cy_1_pack_1,
      O => Inst_digital_clock_top_Madd_hora1_addsub0000_cy(1)
    );
  Inst_digital_clock_top_display_5_mux0000183_G : X_LUT4
    generic map(
      INIT => X"EED4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(0),
      ADR3 => Inst_digital_clock_top_hora1(3),
      O => N167
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW3 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => N25,
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => Inst_digital_clock_top_Madd_hora1_addsub0000_cy(1),
      ADR3 => Inst_digital_clock_top_min2(1),
      O => N60
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW1 : X_LUT4
    generic map(
      INIT => X"EBFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(3),
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_digital_clock_top_min2(1),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => N25_pack_2
    );
  N60_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  N60_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N25_pack_2,
      O => N25
    );
  Inst_digital_clock_top_display_5_mux000081_F : X_LUT4
    generic map(
      INIT => X"EED4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(2),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => Inst_digital_clock_top_min2(0),
      ADR3 => Inst_digital_clock_top_min2(3),
      O => N164
    );
  Inst_digital_clock_top_display_5_mux000081_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_5_mux000081_F5MUX_28240,
      O => Inst_digital_clock_top_display_5_mux000081
    );
  Inst_digital_clock_top_display_5_mux000081_F5MUX : X_MUX2
    port map (
      IA => N164,
      IB => N165,
      SEL => Inst_digital_clock_top_display_5_mux000081_BXINV_28233,
      O => Inst_digital_clock_top_display_5_mux000081_F5MUX_28240
    );
  Inst_digital_clock_top_display_5_mux000081_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(1),
      O => Inst_digital_clock_top_display_5_mux000081_BXINV_28233
    );
  Inst_digital_clock_top_hora1_and000082_SW0 : X_LUT4
    generic map(
      INIT => X"FF95"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      ADR2 => Inst_digital_clock_top_hora2(0),
      ADR3 => Inst_digital_clock_top_hora1_mux0001_3_Q,
      O => N30
    );
  Inst_digital_clock_top_hora1_mux0001_3_1 : X_LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1_mux0000_3_0,
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => N22_0,
      ADR3 => N6,
      O => Inst_digital_clock_top_hora1_mux0001_3_pack_1
    );
  N30_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N30,
      O => N30_0
    );
  N30_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_mux0001_3_pack_1,
      O => Inst_digital_clock_top_hora1_mux0001_3_Q
    );
  Inst_digital_clock_top_display_4_mux0000110_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => N132_0,
      ADR2 => Inst_digital_clock_top_display_4_mux000031_0,
      ADR3 => VCC,
      O => N168
    );
  Inst_digital_clock_top_display_4_mux0000110_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => Inst_digital_clock_top_display_4_mux000086_0,
      ADR2 => N134_0,
      ADR3 => VCC,
      O => N169
    );
  disp_4_OBUF_F5MUX : X_MUX2
    port map (
      IA => N168,
      IB => N169,
      SEL => disp_4_OBUF_BXINV_28107,
      O => disp_4_OBUF_F5MUX_28115
    );
  disp_4_OBUF_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(0),
      O => disp_4_OBUF_BXINV_28107
    );
  Inst_digital_clock_top_display_1_mux000077_F : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => Inst_digital_clock_top_display_1_mux000015_0,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => Inst_digital_clock_top_display_1_mux00007,
      ADR3 => VCC,
      O => N178
    );
  Inst_digital_clock_top_display_5_mux0000183_F : X_LUT4
    generic map(
      INIT => X"EED4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(0),
      ADR3 => Inst_digital_clock_top_min1(3),
      O => N166
    );
  Inst_digital_clock_top_hora1_and000050_G : X_LUT4
    generic map(
      INIT => X"8019"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(0),
      ADR1 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      ADR2 => Inst_digital_clock_top_hora2(1),
      ADR3 => Inst_digital_clock_top_hora2(2),
      O => N171
    );
  Inst_digital_clock_top_hora1_and000050_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_and000050_F5MUX_28315,
      O => Inst_digital_clock_top_hora1_and000050
    );
  Inst_digital_clock_top_hora1_and000050_F5MUX : X_MUX2
    port map (
      IA => Inst_digital_clock_top_hora1_and000050_G_28306,
      IB => N171,
      SEL => Inst_digital_clock_top_hora1_and000050_BXINV_28308,
      O => Inst_digital_clock_top_hora1_and000050_F5MUX_28315
    );
  Inst_digital_clock_top_hora1_and000050_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_and000045_30024,
      O => Inst_digital_clock_top_hora1_and000050_BXINV_28308
    );
  Inst_digital_clock_top_hora2_cmp_eq0000_SW0_F : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => Inst_digital_clock_top_hora1(3),
      ADR3 => VCC,
      O => N172
    );
  Inst_digital_clock_top_hora2_cmp_eq0000_SW0_G : X_LUT4
    generic map(
      INIT => X"BDFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => Inst_digital_clock_top_hora1(1),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => N173
    );
  N6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N6_F5MUX_28090,
      O => N6
    );
  N6_F5MUX : X_MUX2
    port map (
      IA => N172,
      IB => N173,
      SEL => N6_BXINV_28083,
      O => N6_F5MUX_28090
    );
  N6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq0000_0,
      O => N6_BXINV_28083
    );
  Inst_digital_clock_top_display_3_mux0000112 : X_LUT4
    generic map(
      INIT => X"8200"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => Inst_digital_clock_top_hora1(1),
      ADR3 => Inst_digital_clock_top_display_3_mux0000111_0,
      O => Inst_digital_clock_top_display_3_mux0000112_28203
    );
  Inst_digital_clock_top_display_3_mux0000111_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_display_3_mux0000111_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_display_3_mux0000111_rt_28213
    );
  Inst_digital_clock_top_display_3_mux000011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_3_mux000011_F5MUX_28215,
      O => Inst_digital_clock_top_display_3_mux000011
    );
  Inst_digital_clock_top_display_3_mux000011_F5MUX : X_MUX2
    port map (
      IA => Inst_digital_clock_top_display_3_mux0000112_28203,
      IB => Inst_digital_clock_top_display_3_mux0000111_rt_28213,
      SEL => Inst_digital_clock_top_display_3_mux000011_BXINV_28205,
      O => Inst_digital_clock_top_display_3_mux000011_F5MUX_28215
    );
  Inst_digital_clock_top_display_3_mux000011_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_N36,
      O => Inst_digital_clock_top_display_3_mux000011_BXINV_28205
    );
  Inst_digital_clock_top_min2_mux0000_3_12 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(2),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => Inst_digital_clock_top_min2(0),
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min2_mux0000_3_11_28051
    );
  Inst_digital_clock_top_display_5_mux000081_G : X_LUT4
    generic map(
      INIT => X"EED4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(2),
      ADR1 => Inst_digital_clock_top_hora2(1),
      ADR2 => Inst_digital_clock_top_hora2(0),
      ADR3 => Inst_digital_clock_top_hora2(3),
      O => N165
    );
  Inst_Pantalla_RGB_or0025258_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025258_28842,
      O => Inst_Pantalla_RGB_or0025258_0
    );
  Inst_Pantalla_RGB_or0025258_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025252_O_pack_1,
      O => Inst_Pantalla_RGB_or0025252_O
    );
  Inst_Pantalla_RGB_2_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_RGB_2_FFX_RST
    );
  Inst_Pantalla_RGB_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_RGB_2_DXMUX_28563,
      CE => VCC,
      CLK => Inst_Pantalla_RGB_2_CLKINV_28547,
      SET => GND,
      RST => Inst_Pantalla_RGB_2_FFX_RST,
      O => Inst_Pantalla_RGB_2_Q
    );
  Inst_Pantalla_RGB_or00251094_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => N99_0,
      ADR1 => Inst_Pantalla_RGB_or00251040_0,
      ADR2 => N100_0,
      ADR3 => Inst_Pantalla_RGB_or0025849_0,
      O => Inst_Pantalla_RGB_or00251094_SW1_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_Q,
      O => Inst_Pantalla_RGB_2_DXMUX_28563
    );
  Inst_Pantalla_RGB_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00251094_SW1_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or00251094_SW1_SW0_O
    );
  Inst_Pantalla_RGB_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_RGB_2_CLKINV_28547
    );
  Inst_Pantalla_RGB_0_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_RGB_0_FFX_RST
    );
  Inst_Pantalla_RGB_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_RGB_0_DXMUX_28622,
      CE => VCC,
      CLK => Inst_Pantalla_RGB_0_CLKINV_28606,
      SET => GND,
      RST => Inst_Pantalla_RGB_0_FFX_RST,
      O => Inst_Pantalla_RGB_0_Q
    );
  Inst_Pantalla_RGB_mux0003_6_1 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => Inst_Pantalla_videoOn_9791,
      ADR1 => Inst_Pantalla_RGB_or0025619_0,
      ADR2 => Inst_Pantalla_RGB_or0025437_0,
      ADR3 => Inst_Pantalla_RGB_or00251094_SW0_SW0_O,
      O => Inst_Pantalla_RGB_mux0003_6_Q
    );
  Inst_Pantalla_RGB_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_6_Q,
      O => Inst_Pantalla_RGB_0_DXMUX_28622
    );
  Inst_Pantalla_RGB_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00251094_SW0_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or00251094_SW0_SW0_O
    );
  Inst_Pantalla_RGB_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_RGB_0_CLKINV_28606
    );
  Inst_Pantalla_RGB_or00251094_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FF51"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => N97_0,
      ADR2 => Inst_Pantalla_RGB_or00251040_0,
      ADR3 => Inst_Pantalla_RGB_or0025849_0,
      O => Inst_Pantalla_RGB_or00251094_SW0_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_or0025198 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_Pantalla_RGB_and0061_0,
      ADR2 => Inst_Pantalla_RGB_and0068_0,
      ADR3 => N85_0,
      O => Inst_Pantalla_RGB_or0025198_O_pack_1
    );
  Inst_Pantalla_RGB_or0025175_SW0 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_or0025224_0,
      ADR1 => Inst_Pantalla_RGB_or0025209_0,
      ADR2 => Inst_Pantalla_RGB_or002536_0,
      ADR3 => Inst_Pantalla_RGB_or0025198_O,
      O => N48
    );
  N48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  N48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025198_O_pack_1,
      O => Inst_Pantalla_RGB_or0025198_O
    );
  Inst_Pantalla_RGB_or0025209_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025209_28698,
      O => Inst_Pantalla_RGB_or0025209_0
    );
  Inst_Pantalla_RGB_or0025209_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N13_pack_1,
      O => Inst_Pantalla_N13
    );
  Inst_Pantalla_RGB_or0025149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025149_28770,
      O => Inst_Pantalla_RGB_or0025149_0
    );
  Inst_Pantalla_RGB_or0025149_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025135_O_pack_1,
      O => Inst_Pantalla_RGB_or0025135_O
    );
  Inst_Pantalla_RGB_or0025510_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025510_28794,
      O => Inst_Pantalla_RGB_or0025510_0
    );
  Inst_Pantalla_RGB_or0025510_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025486_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025486_SW0_O
    );
  Inst_Pantalla_RGB_or0025437_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025437_28890,
      O => Inst_Pantalla_RGB_or0025437_0
    );
  Inst_Pantalla_RGB_or0025437_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025239_SW0_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025239_SW0_SW0_O
    );
  Inst_Pantalla_RGB_or0025274_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025274_28818,
      O => Inst_Pantalla_RGB_or0025274_0
    );
  Inst_Pantalla_RGB_or0025274_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N59_pack_1,
      O => Inst_Pantalla_N59
    );
  Inst_Pantalla_RGB_or0025348_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025348_28866,
      O => Inst_Pantalla_RGB_or0025348_0
    );
  Inst_Pantalla_RGB_or0025348_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025348_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025348_SW0_O
    );
  Inst_Pantalla_RGB_mux0003_0_116 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => Inst_Pantalla_videoOn_9791,
      ADR1 => Inst_Pantalla_RGB_or0025619_0,
      ADR2 => Inst_Pantalla_RGB_or0025437_0,
      ADR3 => Inst_Pantalla_RGB_or00251094_SW1_SW0_O,
      O => Inst_Pantalla_RGB_mux0003_0_Q
    );
  Inst_digital_clock_top_segundos_not00011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(4),
      ADR1 => Inst_digital_clock_top_segundos(3),
      ADR2 => Inst_digital_clock_top_segundos(5),
      ADR3 => N4,
      O => Inst_digital_clock_top_segundos_not0001
    );
  Inst_digital_clock_top_segundos_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos_not0001,
      O => Inst_digital_clock_top_segundos_not0001_0
    );
  Inst_digital_clock_top_segundos_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N4_pack_1,
      O => N4
    );
  Inst_Pantalla_RGB_or0025561_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025561_28914,
      O => Inst_Pantalla_RGB_or0025561_0
    );
  Inst_Pantalla_RGB_or0025561_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025552_O_pack_1,
      O => Inst_Pantalla_RGB_or0025552_O
    );
  Inst_Pantalla_RGB_or0025107 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0002,
      ADR1 => Inst_Pantalla_RGB_cmp_le0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025107_O_pack_1
    );
  Inst_Pantalla_RGB_or0025112 : X_LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0004,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0003,
      ADR2 => Inst_Pantalla_RGB_cmp_le0002,
      ADR3 => Inst_Pantalla_RGB_or0025107_O,
      O => Inst_Pantalla_RGB_or0025112_28674
    );
  Inst_Pantalla_RGB_or0025112_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025112_28674,
      O => Inst_Pantalla_RGB_or0025112_0
    );
  Inst_Pantalla_RGB_or0025112_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025107_O_pack_1,
      O => Inst_Pantalla_RGB_or0025107_O
    );
  Inst_Pantalla_RGB_or0025410_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025410_28722,
      O => Inst_Pantalla_RGB_or0025410_0
    );
  Inst_Pantalla_RGB_or0025410_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025377_O_pack_1,
      O => Inst_Pantalla_RGB_or0025377_O
    );
  Inst_Pantalla_RGB_or0025965_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => hora1_0_0,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR2 => N89_0,
      ADR3 => Inst_Pantalla_RGB_and0025,
      O => N71
    );
  N71_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N71,
      O => N71_0
    );
  N71_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0025_pack_1,
      O => Inst_Pantalla_RGB_and0025
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW4 : X_LUT4
    generic map(
      INIT => X"F7F7"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => N24,
      ADR3 => VCC,
      O => N62
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(0),
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_digital_clock_top_min2(2),
      ADR3 => VCC,
      O => N24_pack_1
    );
  N62_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N62,
      O => N62_0
    );
  N62_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N24_pack_1,
      O => N24
    );
  Inst_Pantalla_RGB_or0025360_SW1 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0017,
      ADR1 => Inst_Pantalla_RGB_cmp_le0021,
      ADR2 => Inst_Pantalla_RGB_cmp_le0019,
      ADR3 => Inst_Pantalla_RGB_or0025360_SW0_O,
      O => N112
    );
  Inst_Pantalla_RGB_or0025360_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0017,
      ADR1 => Inst_Pantalla_RGB_cmp_le0018,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025360_SW0_O_pack_1
    );
  N112_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N112,
      O => N112_0
    );
  N112_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025360_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025360_SW0_O
    );
  Inst_Pantalla_RGB_or0025164_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025164_28746,
      O => Inst_Pantalla_RGB_or0025164_0
    );
  Inst_Pantalla_RGB_or0025164_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025122_O_pack_1,
      O => Inst_Pantalla_RGB_or0025122_O
    );
  Inst_digital_clock_top_min1_cmp_lt00001_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(2),
      ADR1 => Inst_digital_clock_top_segundos(1),
      ADR2 => Inst_digital_clock_top_segundos(0),
      ADR3 => VCC,
      O => N4_pack_1
    );
  Inst_digital_clock_top_min2_cmp_eq00001_SW5 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(0),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_min2_cmp_eq00001_SW5_O_pack_1
    );
  Inst_digital_clock_top_hora2_cmp_eq0000_SW1 : X_LUT4
    generic map(
      INIT => X"EEF0"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2_cmp_eq00001_SW5_O,
      ADR1 => N25,
      ADR2 => N62_0,
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => N22
    );
  N22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N22,
      O => N22_0
    );
  N22_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq00001_SW5_O_pack_1,
      O => Inst_digital_clock_top_min2_cmp_eq00001_SW5_O
    );
  Inst_Pantalla_RGB_or00252511 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0023,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0023,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_and0025_pack_1
    );
  Inst_Pantalla_RGB_or0025719_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025719_29010,
      O => Inst_Pantalla_RGB_or0025719_0
    );
  Inst_Pantalla_RGB_or0025719_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025706_O_pack_2,
      O => Inst_Pantalla_RGB_or0025706_O
    );
  Inst_Pantalla_RGB_or0025686_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025686_29130,
      O => Inst_Pantalla_RGB_or0025686_0
    );
  Inst_Pantalla_RGB_or0025686_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025666_O_pack_1,
      O => Inst_Pantalla_RGB_or0025666_O
    );
  Inst_Pantalla_RGB_or0025660_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025660_28986,
      O => Inst_Pantalla_RGB_or0025660_0
    );
  Inst_Pantalla_RGB_or0025660_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025645_O_pack_1,
      O => Inst_Pantalla_RGB_or0025645_O
    );
  Inst_digital_clock_top_min1_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_0_FXMUX_29353,
      O => Inst_digital_clock_top_min1_0_DXMUX_29354
    );
  Inst_digital_clock_top_min1_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_0_FXMUX_29353,
      O => Inst_digital_clock_top_min1_mux0000_0_0
    );
  Inst_digital_clock_top_min1_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000(0),
      O => Inst_digital_clock_top_min1_0_FXMUX_29353
    );
  Inst_digital_clock_top_min1_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000_0_1_SW0_O_pack_2,
      O => Inst_digital_clock_top_min1_mux0000_0_1_SW0_O
    );
  Inst_digital_clock_top_min1_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min1_0_SRINV_29339
    );
  Inst_digital_clock_top_min1_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min1_0_CLKINV_29338
    );
  Inst_Pantalla_RGB_or0025939_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025939_29250,
      O => Inst_Pantalla_RGB_or0025939_0
    );
  Inst_Pantalla_RGB_or0025939_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025926_O_pack_2,
      O => Inst_Pantalla_RGB_or0025926_O
    );
  Inst_digital_clock_top_min1_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_2_FXMUX_29387,
      O => Inst_digital_clock_top_min1_2_DXMUX_29388
    );
  Inst_digital_clock_top_min1_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_2_FXMUX_29387,
      O => Inst_digital_clock_top_min1_mux0000_2_0
    );
  Inst_digital_clock_top_min1_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000(2),
      O => Inst_digital_clock_top_min1_2_FXMUX_29387
    );
  Inst_digital_clock_top_min1_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000_2_1_SW0_O_pack_2,
      O => Inst_digital_clock_top_min1_mux0000_2_1_SW0_O
    );
  Inst_digital_clock_top_min1_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min1_2_SRINV_29373
    );
  Inst_digital_clock_top_min1_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min1_2_CLKINV_29372
    );
  Inst_Pantalla_RGB_or0025497_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025497_29058,
      O => Inst_Pantalla_RGB_or0025497_0
    );
  Inst_Pantalla_RGB_or0025497_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025489_O_pack_1,
      O => Inst_Pantalla_RGB_or0025489_O
    );
  Inst_Pantalla_RGB_or0025881_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025881_29202,
      O => Inst_Pantalla_RGB_or0025881_0
    );
  Inst_Pantalla_RGB_or0025881_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N116_pack_1,
      O => N116
    );
  Inst_Pantalla_RGB_or0025993_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025993_29322,
      O => Inst_Pantalla_RGB_or0025993_0
    );
  Inst_Pantalla_RGB_or0025993_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N62_pack_1,
      O => Inst_Pantalla_N62
    );
  Inst_digital_clock_top_min1_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_3_FXMUX_29421,
      O => Inst_digital_clock_top_min1_3_DXMUX_29422
    );
  Inst_digital_clock_top_min1_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_3_FXMUX_29421,
      O => Inst_digital_clock_top_min1_mux0000_3_0
    );
  Inst_digital_clock_top_min1_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000(3),
      O => Inst_digital_clock_top_min1_3_FXMUX_29421
    );
  Inst_digital_clock_top_min1_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_lt00001_SW3_O_pack_2,
      O => Inst_digital_clock_top_min1_cmp_lt00001_SW3_O
    );
  Inst_digital_clock_top_min1_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min1_3_SRINV_29407
    );
  Inst_digital_clock_top_min1_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min1_3_CLKINV_29406
    );
  Inst_Pantalla_RGB_or0025592_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025592_29034,
      O => Inst_Pantalla_RGB_or0025592_0
    );
  Inst_Pantalla_RGB_or0025592_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025576_O_pack_1,
      O => Inst_Pantalla_RGB_or0025576_O
    );
  Inst_Pantalla_RGB_or0025619_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025619_28962,
      O => Inst_Pantalla_RGB_or0025619_0
    );
  Inst_Pantalla_RGB_or0025619_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025536_O_pack_2,
      O => Inst_Pantalla_RGB_or0025536_O
    );
  Inst_Pantalla_RGB_or0025747_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025747_29082,
      O => Inst_Pantalla_RGB_or0025747_0
    );
  Inst_Pantalla_RGB_or0025747_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025745_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025745_SW0_O
    );
  Inst_Pantalla_RGB_or0025776_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025776_29154,
      O => Inst_Pantalla_RGB_or0025776_0
    );
  Inst_Pantalla_RGB_or0025776_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0073_pack_2,
      O => Inst_Pantalla_RGB_and0073
    );
  Inst_Pantalla_RGB_or0025784_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025784_29178,
      O => Inst_Pantalla_RGB_or0025784_0
    );
  Inst_Pantalla_RGB_or0025784_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025758_O_pack_1,
      O => Inst_Pantalla_RGB_or0025758_O
    );
  Inst_Pantalla_RGB_or0025849_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025849_29226,
      O => Inst_Pantalla_RGB_or0025849_0
    );
  Inst_Pantalla_RGB_or0025849_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025821_O_pack_1,
      O => Inst_Pantalla_RGB_or0025821_O
    );
  Inst_Pantalla_RGB_or0025875_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025875_29274,
      O => Inst_Pantalla_RGB_or0025875_0
    );
  Inst_Pantalla_RGB_or0025875_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025860_O_pack_1,
      O => Inst_Pantalla_RGB_or0025860_O
    );
  Inst_Pantalla_RGB_or0025669_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025669_29106,
      O => Inst_Pantalla_RGB_or0025669_0
    );
  Inst_Pantalla_RGB_or0025669_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0063_pack_1,
      O => Inst_Pantalla_RGB_and0063
    );
  Inst_Pantalla_RGB_or0025887_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025887_29298,
      O => Inst_Pantalla_RGB_or0025887_0
    );
  Inst_Pantalla_RGB_or0025887_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025887_SW1_O_pack_1,
      O => Inst_Pantalla_RGB_or0025887_SW1_O
    );
  Inst_Pantalla_RGB_or0025473_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025473_28938,
      O => Inst_Pantalla_RGB_or0025473_0
    );
  Inst_Pantalla_RGB_or0025473_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025452_O_pack_2,
      O => Inst_Pantalla_RGB_or0025452_O
    );
  Inst_Pantalla_RGB_or002536_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002536_29592,
      O => Inst_Pantalla_RGB_or002536_0
    );
  Inst_Pantalla_RGB_or002536_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002525_O_pack_1,
      O => Inst_Pantalla_RGB_or002525_O
    );
  Inst_Pantalla_RGB_or00251002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00251002_29640,
      O => Inst_Pantalla_RGB_or00251002_0
    );
  Inst_Pantalla_RGB_or00251002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025976_O_pack_1,
      O => Inst_Pantalla_RGB_or0025976_O
    );
  Inst_digital_clock_top_hora1_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_0_rstpot_29762,
      O => Inst_digital_clock_top_hora1_0_DXMUX_29765
    );
  Inst_digital_clock_top_hora1_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_and0000_pack_2,
      O => Inst_digital_clock_top_hora1_and0000
    );
  Inst_digital_clock_top_hora1_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora1_0_CLKINV_29749
    );
  Inst_Pantalla_RGB_or002575_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002575_29616,
      O => Inst_Pantalla_RGB_or002575_0
    );
  Inst_Pantalla_RGB_or002575_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002556_O_pack_1,
      O => Inst_Pantalla_RGB_or002556_O
    );
  Inst_Pantalla_RGB_or00251040_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00251040_29664,
      O => Inst_Pantalla_RGB_or00251040_0
    );
  Inst_Pantalla_RGB_or00251040_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025967_O_pack_1,
      O => Inst_Pantalla_RGB_or0025967_O
    );
  Inst_digital_clock_top_segundos_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_5_2,
      O => Inst_digital_clock_top_segundos_5_DYMUX_29823
    );
  Inst_digital_clock_top_segundos_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos_not0001_0,
      O => Inst_digital_clock_top_segundos_5_SRINV_29814
    );
  Inst_digital_clock_top_segundos_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_segundos_5_CLKINV_29813
    );
  Inst_Pantalla_RGB_mux0003_0_95_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_95_29520,
      O => Inst_Pantalla_RGB_mux0003_0_95_0
    );
  Inst_Pantalla_RGB_mux0003_0_95_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_57_O_pack_1,
      O => Inst_Pantalla_RGB_mux0003_0_57_O
    );
  Inst_Pantalla_RGB_mux0003_0_31_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_31_29448,
      O => Inst_Pantalla_RGB_mux0003_0_31_0
    );
  Inst_Pantalla_RGB_mux0003_0_31_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_26_O_pack_1,
      O => Inst_Pantalla_RGB_mux0003_0_26_O
    );
  Inst_Pantalla_N34_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N34,
      O => Inst_Pantalla_N34_0
    );
  Inst_Pantalla_N34_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00251121_SW1_O_pack_1,
      O => Inst_Pantalla_RGB_or00251121_SW1_O
    );
  N97_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N97,
      O => N97_0
    );
  N97_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025906_SW0_O_pack_1,
      O => Inst_Pantalla_RGB_or0025906_SW0_O
    );
  Inst_Pantalla_RGB_mux0003_0_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_18_29472,
      O => Inst_Pantalla_RGB_mux0003_0_18_0
    );
  Inst_Pantalla_RGB_mux0003_0_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_0_O_pack_1,
      O => Inst_Pantalla_RGB_mux0003_0_0_O
    );
  N99_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N99,
      O => N99_0
    );
  N99_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025906_O_pack_1,
      O => Inst_Pantalla_RGB_or0025906_O
    );
  Inst_Pantalla_RGB_or002552_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002552_29568,
      O => Inst_Pantalla_RGB_or002552_0
    );
  Inst_Pantalla_RGB_or002552_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002546_O_pack_1,
      O => Inst_Pantalla_RGB_or002546_O
    );
  Inst_Pantalla_hPos_0_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_0_1_GYMUX_29844,
      O => Inst_Pantalla_hPos_0_1_DYMUX_29845
    );
  Inst_Pantalla_hPos_0_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_0,
      O => Inst_Pantalla_hPos_0_1_GYMUX_29844
    );
  Inst_Pantalla_hPos_0_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_0_1_CLKINV_29834
    );
  Inst_digital_clock_top_segundos_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_3_2,
      O => Inst_digital_clock_top_segundos_3_DXMUX_29802
    );
  Inst_digital_clock_top_segundos_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_2_2,
      O => Inst_digital_clock_top_segundos_3_DYMUX_29790
    );
  Inst_digital_clock_top_segundos_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos_not0001_0,
      O => Inst_digital_clock_top_segundos_3_SRINV_29781
    );
  Inst_digital_clock_top_segundos_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_segundos_3_CLKINV_29780
    );
  Inst_Pantalla_hPos_1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_1_1_GYMUX_29868,
      O => Inst_Pantalla_hPos_1_1_DYMUX_29869
    );
  Inst_Pantalla_hPos_1_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_1,
      O => Inst_Pantalla_hPos_1_1_GYMUX_29868
    );
  Inst_Pantalla_hPos_1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_1_1_CLKINV_29858
    );
  Inst_Pantalla_hPos_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_2_1_GYMUX_29892,
      O => Inst_Pantalla_hPos_2_1_DYMUX_29893
    );
  Inst_Pantalla_hPos_2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_2,
      O => Inst_Pantalla_hPos_2_1_GYMUX_29892
    );
  Inst_Pantalla_hPos_2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_2_1_CLKINV_29882
    );
  N85_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N85,
      O => N85_0
    );
  N85_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0062_pack_1,
      O => Inst_Pantalla_RGB_and0062
    );
  Inst_Pantalla_RGB_mux0003_0_76_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_76_29496,
      O => Inst_Pantalla_RGB_mux0003_0_76_0
    );
  Inst_Pantalla_RGB_mux0003_0_76_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_65_O_pack_1,
      O => Inst_Pantalla_RGB_mux0003_0_65_O
    );
  Inst_Pantalla_vPos_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_3_1_GYMUX_30197,
      O => Inst_Pantalla_vPos_3_1_DYMUX_30198
    );
  Inst_Pantalla_vPos_3_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_3,
      O => Inst_Pantalla_vPos_3_1_GYMUX_30197
    );
  Inst_Pantalla_vPos_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_3_1_CLKINV_30187
    );
  Inst_Pantalla_vPos_3_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_3_1_CEINV_30186
    );
  Inst_digital_clock_top_hora1_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_3_rstpot_30054,
      O => Inst_digital_clock_top_hora1_3_DXMUX_30057
    );
  Inst_digital_clock_top_hora1_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_2_rstpot_30041,
      O => Inst_digital_clock_top_hora1_3_DYMUX_30044
    );
  Inst_digital_clock_top_hora1_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora1_3_CLKINV_30036
    );
  Inst_Pantalla_vPos_8_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_8_1_GYMUX_30332,
      O => Inst_Pantalla_vPos_8_1_DYMUX_30333
    );
  Inst_Pantalla_vPos_8_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_8,
      O => Inst_Pantalla_vPos_8_1_GYMUX_30332
    );
  Inst_Pantalla_vPos_8_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_8_1_CLKINV_30322
    );
  Inst_Pantalla_vPos_8_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_8_1_CEINV_30321
    );
  Inst_Pantalla_HSYNC_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_HSYNC_or0000,
      O => Inst_Pantalla_HSYNC_DYMUX_30384
    );
  Inst_Pantalla_HSYNC_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_HSYNC_CLKINV_30373
    );
  Inst_Pantalla_hPos_5_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_5_1_GYMUX_29964,
      O => Inst_Pantalla_hPos_5_1_DYMUX_29965
    );
  Inst_Pantalla_hPos_5_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_5,
      O => Inst_Pantalla_hPos_5_1_GYMUX_29964
    );
  Inst_Pantalla_hPos_5_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_5_1_CLKINV_29954
    );
  Inst_Pantalla_hPos_4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_4_1_GYMUX_29940,
      O => Inst_Pantalla_hPos_4_1_DYMUX_29941
    );
  Inst_Pantalla_hPos_4_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_4,
      O => Inst_Pantalla_hPos_4_1_GYMUX_29940
    );
  Inst_Pantalla_hPos_4_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_4_1_CLKINV_29930
    );
  Inst_Pantalla_vPos_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_2_1_GYMUX_30170,
      O => Inst_Pantalla_vPos_2_1_DYMUX_30171
    );
  Inst_Pantalla_vPos_2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_2,
      O => Inst_Pantalla_vPos_2_1_GYMUX_30170
    );
  Inst_Pantalla_vPos_2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_2_1_CLKINV_30160
    );
  Inst_Pantalla_vPos_2_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_2_1_CEINV_30159
    );
  Inst_digital_clock_top_hora2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_1_rstpot_30088,
      O => Inst_digital_clock_top_hora2_1_DXMUX_30091
    );
  Inst_digital_clock_top_hora2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_0_rstpot_30077,
      O => Inst_digital_clock_top_hora2_1_DYMUX_30080
    );
  Inst_digital_clock_top_hora2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora2_1_CLKINV_30071
    );
  Inst_digital_clock_top_hora2_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora2(0),
      O => hora2_0_0
    );
  Inst_digital_clock_top_hora2_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_2_rstpot_30110,
      O => Inst_digital_clock_top_hora2_2_DYMUX_30113
    );
  Inst_digital_clock_top_hora2_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora2_2_CLKINV_30105
    );
  Inst_Pantalla_hPos_7_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_1_GYMUX_29988,
      O => Inst_Pantalla_hPos_7_1_DYMUX_29989
    );
  Inst_Pantalla_hPos_7_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_7,
      O => Inst_Pantalla_hPos_7_1_GYMUX_29988
    );
  Inst_Pantalla_hPos_7_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_7_1_CLKINV_29978
    );
  Inst_Pantalla_vPos_4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_4_1_GYMUX_30224,
      O => Inst_Pantalla_vPos_4_1_DYMUX_30225
    );
  Inst_Pantalla_vPos_4_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_4,
      O => Inst_Pantalla_vPos_4_1_GYMUX_30224
    );
  Inst_Pantalla_vPos_4_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_4_1_CLKINV_30214
    );
  Inst_Pantalla_vPos_4_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_4_1_CEINV_30213
    );
  Inst_Pantalla_vPos_5_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_5_1_GYMUX_30251,
      O => Inst_Pantalla_vPos_5_1_DYMUX_30252
    );
  Inst_Pantalla_vPos_5_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_5,
      O => Inst_Pantalla_vPos_5_1_GYMUX_30251
    );
  Inst_Pantalla_vPos_5_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_5_1_CLKINV_30241
    );
  Inst_Pantalla_vPos_5_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_5_1_CEINV_30240
    );
  Inst_Pantalla_hPos_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_3_1_GYMUX_29916,
      O => Inst_Pantalla_hPos_3_1_DYMUX_29917
    );
  Inst_Pantalla_hPos_3_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_3,
      O => Inst_Pantalla_hPos_3_1_GYMUX_29916
    );
  Inst_Pantalla_hPos_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_3_1_CLKINV_29906
    );
  Inst_Pantalla_vPos_1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_1_GYMUX_30143,
      O => Inst_Pantalla_vPos_1_1_DYMUX_30144
    );
  Inst_Pantalla_vPos_1_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_1,
      O => Inst_Pantalla_vPos_1_1_GYMUX_30143
    );
  Inst_Pantalla_vPos_1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_1_1_CLKINV_30133
    );
  Inst_Pantalla_vPos_1_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_1_1_CEINV_30132
    );
  Inst_Pantalla_vPos_6_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_6_1_GYMUX_30278,
      O => Inst_Pantalla_vPos_6_1_DYMUX_30279
    );
  Inst_Pantalla_vPos_6_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_6,
      O => Inst_Pantalla_vPos_6_1_GYMUX_30278
    );
  Inst_Pantalla_vPos_6_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_6_1_CLKINV_30268
    );
  Inst_Pantalla_vPos_6_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_6_1_CEINV_30267
    );
  Inst_digital_clock_top_hora1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_1_GYMUX_30015,
      O => Inst_digital_clock_top_hora1_1_DYMUX_30016
    );
  Inst_digital_clock_top_hora1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_1_GYMUX_30015,
      O => Inst_digital_clock_top_hora1_mux0001_1_0
    );
  Inst_digital_clock_top_hora1_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_mux0001_1_Q,
      O => Inst_digital_clock_top_hora1_1_GYMUX_30015
    );
  Inst_digital_clock_top_hora1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora1_1_CLKINV_30008
    );
  Inst_Pantalla_vPos_7_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_7_1_GYMUX_30305,
      O => Inst_Pantalla_vPos_7_1_DYMUX_30306
    );
  Inst_Pantalla_vPos_7_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_7,
      O => Inst_Pantalla_vPos_7_1_GYMUX_30305
    );
  Inst_Pantalla_vPos_7_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_7_1_CLKINV_30295
    );
  Inst_Pantalla_vPos_7_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_7_1_CEINV_30294
    );
  Inst_Pantalla_vPos_9_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_9_1_GYMUX_30359,
      O => Inst_Pantalla_vPos_9_1_DYMUX_30360
    );
  Inst_Pantalla_vPos_9_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_9,
      O => Inst_Pantalla_vPos_9_1_GYMUX_30359
    );
  Inst_Pantalla_vPos_9_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_9_1_CLKINV_30349
    );
  Inst_Pantalla_vPos_9_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_9_1_CEINV_30348
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_2_27305
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_1_27319
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE_27312
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE_27312,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE_27312,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELF_27318,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXF2_27313
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_1_27319,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELF_27318
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXFAST_27284,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_FASTCARRY_27315
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELG_27306,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELF_27318,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYAND_27316
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXG2_27314,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_FASTCARRY_27315,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYAND_27316,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXFAST_27317
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_LOGIC_ONE_27312,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXF2_27313,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELG_27306,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXG2_27314
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_2_27305,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYSELG_27306
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_2_27349
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_2_27335
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE_27342
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE_27342,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE_27342,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELF_27348,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXF2_27343
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_2_27349,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELF_27348
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_2_CYMUXFAST_27317,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_FASTCARRY_27345
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELG_27336,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELF_27348,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYAND_27346
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXG2_27344,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_FASTCARRY_27345,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYAND_27346,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXFAST_27347
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_LOGIC_ONE_27342,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXF2_27343,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELG_27336,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXG2_27344
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_2_27335,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYSELG_27336
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_81_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_8
    );
  Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ZERO_27217
    );
  Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ONE_27233
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ONE_27233,
      IB => Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ONE_27233,
      SEL => Inst_Pantalla_RGB_cmp_ge0017_CYSELF_27223,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYMUXF2_27218
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_9,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYSELF_27223
    );
  Inst_Pantalla_RGB_cmp_ge0017_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0017_CYMUXFAST_27222,
      O => Inst_Pantalla_RGB_cmp_ge0017
    );
  Inst_Pantalla_RGB_cmp_ge0017_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXFAST_27195,
      O => Inst_Pantalla_RGB_cmp_ge0017_FASTCARRY_27220
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0017_CYSELG_27208,
      I1 => Inst_Pantalla_RGB_cmp_ge0017_CYSELF_27223,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYAND_27221
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0017_CYMUXG2_27219,
      IB => Inst_Pantalla_RGB_cmp_ge0017_FASTCARRY_27220,
      SEL => Inst_Pantalla_RGB_cmp_ge0017_CYAND_27221,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYMUXFAST_27222
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0017_LOGIC_ZERO_27217,
      IB => Inst_Pantalla_RGB_cmp_ge0017_CYMUXF2_27218,
      SEL => Inst_Pantalla_RGB_cmp_ge0017_CYSELG_27208,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYMUXG2_27219
    );
  Inst_Pantalla_RGB_cmp_ge0017_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_8,
      O => Inst_Pantalla_RGB_cmp_ge0017_CYSELG_27208
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_8_27197
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_10_27183
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE_27190
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE_27190,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE_27190,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELF_27196,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXF2_27191
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_8_27197,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELF_27196
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXFAST_27165,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_FASTCARRY_27193
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELG_27184,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELF_27196,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYAND_27194
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXG2_27192,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_FASTCARRY_27193,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYAND_27194,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXFAST_27195
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_LOGIC_ONE_27190,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXF2_27191,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELG_27184,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYMUXG2_27192
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_10_27183,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_9_CYSELG_27184
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_7_27167
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_10_27153
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE_27160
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE_27160,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE_27160,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELF_27166,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXF2_27161
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_7_27167,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELF_27166
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXFAST_27131,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_FASTCARRY_27163
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELG_27154,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELF_27166,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYAND_27164
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXG2_27162,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_FASTCARRY_27163,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYAND_27164,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXFAST_27165
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_LOGIC_ONE_27160,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXF2_27161,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELG_27154,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYMUXG2_27162
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_10_27153,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_10_CYSELG_27154
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_9_27119
    );
  Inst_Pantalla_hPos_9_rt_22 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ONE_27126
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ZERO_27142
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ZERO_27142,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ZERO_27142,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELF_27132,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXF2_27127
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_F,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELF_27132
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_10_CYMUXG_27100,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_FASTCARRY_27129
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELG_27120,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELF_27132,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYAND_27130
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXG2_27128,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_FASTCARRY_27129,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYAND_27130,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXFAST_27131
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_LOGIC_ONE_27126,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXF2_27127,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELG_27120,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYMUXG2_27128
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_9_27119,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_10_CYSELG_27120
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_1 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => Inst_Pantalla_vPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_1_27254
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ONE_27250
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ZERO_27263
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ZERO_27263,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYINIT_27262,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELF_27255,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_BXINV_27253,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYINIT_27262
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_1_27254,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELF_27255
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_BXINV_27253
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_LOGIC_ONE_27250,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_2,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELG_27241,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYMUXG_27252
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_1,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYSELG_27241
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_1_27272
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_2 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => Inst_Pantalla_vPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_2_27286
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ONE_27279
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ZERO_27294
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ZERO_27294,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ZERO_27294,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELF_27285,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXF2_27280
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_2_27286,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELF_27285
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_2_CYMUXG_27252,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_FASTCARRY_27282
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELG_27273,
      I1 => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELF_27285,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYAND_27283
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXG2_27281,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_FASTCARRY_27282,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYAND_27283,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXFAST_27284
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_LOGIC_ONE_27279,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXF2_27280,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELG_27273,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYMUXG2_27281
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_1_27272,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_2_CYSELG_27273
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_2 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_2_27378
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_2
    );
  Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ZERO_27371
    );
  Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ONE_27385
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYMUXF2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ONE_27385,
      IB => Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ONE_27385,
      SEL => Inst_Pantalla_RGB_cmp_ge0008_CYSELF_27377,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYMUXF2_27372
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_2_27378,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYSELF_27377
    );
  Inst_Pantalla_RGB_cmp_ge0008_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_cmp_ge0008_CYMUXFAST_27376,
      O => Inst_Pantalla_RGB_cmp_ge0008
    );
  Inst_Pantalla_RGB_cmp_ge0008_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_2_CYMUXFAST_27347,
      O => Inst_Pantalla_RGB_cmp_ge0008_FASTCARRY_27374
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYAND : X_AND2
    port map (
      I0 => Inst_Pantalla_RGB_cmp_ge0008_CYSELG_27362,
      I1 => Inst_Pantalla_RGB_cmp_ge0008_CYSELF_27377,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYAND_27375
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYMUXFAST : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0008_CYMUXG2_27373,
      IB => Inst_Pantalla_RGB_cmp_ge0008_FASTCARRY_27374,
      SEL => Inst_Pantalla_RGB_cmp_ge0008_CYAND_27375,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYMUXFAST_27376
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYMUXG2 : X_MUX2
    port map (
      IA => Inst_Pantalla_RGB_cmp_ge0008_LOGIC_ZERO_27371,
      IB => Inst_Pantalla_RGB_cmp_ge0008_CYMUXF2_27372,
      SEL => Inst_Pantalla_RGB_cmp_ge0008_CYSELG_27362,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYMUXG2_27373
    );
  Inst_Pantalla_RGB_cmp_ge0008_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_2,
      O => Inst_Pantalla_RGB_cmp_ge0008_CYSELG_27362
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_2 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => Inst_Pantalla_vPos(6),
      ADR3 => Inst_Pantalla_vPos(7),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_2_27407
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_2_27396
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ONE : X_ONE
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ONE_27403
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ZERO_27415
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYMUXF : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ZERO_27415,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYINIT_27414,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELF_27408,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_BXINV_27406,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYINIT_27414
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_2_27407,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELF_27408
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_BXINV_27406
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYMUXG : X_MUX2
    port map (
      IA => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_LOGIC_ONE_27403,
      IB => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_0_3,
      SEL => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELG_27397,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYMUXG_27405
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_2_27396,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_3_CYSELG_27397
    );
  Inst_Pantalla_hPos_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_17,
      O => Inst_Pantalla_hPos_17_DXMUX_31405
    );
  Inst_Pantalla_hPos_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_16,
      O => Inst_Pantalla_hPos_17_DYMUX_31389
    );
  Inst_Pantalla_hPos_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_17_SRINV_31379
    );
  Inst_Pantalla_hPos_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_17_CLKINV_31378
    );
  Inst_Pantalla_hPos_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_23,
      O => Inst_Pantalla_hPos_23_DXMUX_31321
    );
  Inst_Pantalla_hPos_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_22,
      O => Inst_Pantalla_hPos_23_DYMUX_31305
    );
  Inst_Pantalla_hPos_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_23_SRINV_31295
    );
  Inst_Pantalla_hPos_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_23_CLKINV_31294
    );
  Inst_Pantalla_hPos_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_11,
      O => Inst_Pantalla_hPos_11_DXMUX_31153
    );
  Inst_Pantalla_hPos_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_10,
      O => Inst_Pantalla_hPos_11_DYMUX_31137
    );
  Inst_Pantalla_hPos_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_11_SRINV_31127
    );
  Inst_Pantalla_hPos_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_11_CLKINV_31126
    );
  Inst_Pantalla_hPos_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_15,
      O => Inst_Pantalla_hPos_15_DXMUX_31279
    );
  Inst_Pantalla_hPos_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_14,
      O => Inst_Pantalla_hPos_15_DYMUX_31263
    );
  Inst_Pantalla_hPos_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_15_SRINV_31253
    );
  Inst_Pantalla_hPos_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_15_CLKINV_31252
    );
  Inst_Pantalla_hPos_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_25,
      O => Inst_Pantalla_hPos_25_DXMUX_31447
    );
  Inst_Pantalla_hPos_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_24,
      O => Inst_Pantalla_hPos_25_DYMUX_31431
    );
  Inst_Pantalla_hPos_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_25_SRINV_31421
    );
  Inst_Pantalla_hPos_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_25_CLKINV_31420
    );
  Inst_Pantalla_hPos_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_31,
      O => Inst_Pantalla_hPos_31_DXMUX_31363
    );
  Inst_Pantalla_hPos_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_30,
      O => Inst_Pantalla_hPos_31_DYMUX_31347
    );
  Inst_Pantalla_hPos_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_31_SRINV_31337
    );
  Inst_Pantalla_hPos_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_31_CLKINV_31336
    );
  Inst_Pantalla_hPos_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_19,
      O => Inst_Pantalla_hPos_19_DXMUX_31489
    );
  Inst_Pantalla_hPos_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_18,
      O => Inst_Pantalla_hPos_19_DYMUX_31473
    );
  Inst_Pantalla_hPos_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_19_SRINV_31463
    );
  Inst_Pantalla_hPos_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_19_CLKINV_31462
    );
  Inst_digital_clock_top_min2_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2c_cmp_eq0007,
      O => Inst_digital_clock_top_min2c_cmp_eq0007_0
    );
  Inst_digital_clock_top_min2_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_mux0000(2),
      O => Inst_digital_clock_top_min2_2_DYMUX_31105
    );
  Inst_digital_clock_top_min2_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq0000_0,
      O => Inst_digital_clock_top_min2_2_SRINV_31097
    );
  Inst_digital_clock_top_min2_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min2_2_CLKINV_31096
    );
  Inst_Pantalla_hPos_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_27,
      O => Inst_Pantalla_hPos_27_DXMUX_31531
    );
  Inst_Pantalla_hPos_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_26,
      O => Inst_Pantalla_hPos_27_DYMUX_31515
    );
  Inst_Pantalla_hPos_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_27_SRINV_31505
    );
  Inst_Pantalla_hPos_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_27_CLKINV_31504
    );
  Inst_digital_clock_top_min2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_mux0000(1),
      O => Inst_digital_clock_top_min2_1_DXMUX_31080
    );
  Inst_digital_clock_top_min2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_mux0000(0),
      O => Inst_digital_clock_top_min2_1_DYMUX_31067
    );
  Inst_digital_clock_top_min2_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq0000_0,
      O => Inst_digital_clock_top_min2_1_SRINV_31057
    );
  Inst_digital_clock_top_min2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min2_1_CLKINV_31056
    );
  Inst_Pantalla_hPos_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_29,
      O => Inst_Pantalla_hPos_29_DXMUX_31573
    );
  Inst_Pantalla_hPos_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_28,
      O => Inst_Pantalla_hPos_29_DYMUX_31557
    );
  Inst_Pantalla_hPos_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_29_SRINV_31547
    );
  Inst_Pantalla_hPos_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_29_CLKINV_31546
    );
  Inst_Pantalla_hPos_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_13,
      O => Inst_Pantalla_hPos_13_DXMUX_31195
    );
  Inst_Pantalla_hPos_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_12,
      O => Inst_Pantalla_hPos_13_DYMUX_31179
    );
  Inst_Pantalla_hPos_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_13_SRINV_31169
    );
  Inst_Pantalla_hPos_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_13_CLKINV_31168
    );
  Inst_Pantalla_hPos_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_21,
      O => Inst_Pantalla_hPos_21_DXMUX_31237
    );
  Inst_Pantalla_hPos_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_20,
      O => Inst_Pantalla_hPos_21_DYMUX_31221
    );
  Inst_Pantalla_hPos_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_21_SRINV_31211
    );
  Inst_Pantalla_hPos_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_21_CLKINV_31210
    );
  Inst_Pantalla_vPos_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_27,
      O => Inst_Pantalla_vPos_27_DXMUX_31701
    );
  Inst_Pantalla_vPos_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_26,
      O => Inst_Pantalla_vPos_27_DYMUX_31684
    );
  Inst_Pantalla_vPos_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_27_SRINV_31674
    );
  Inst_Pantalla_vPos_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_27_CLKINV_31673
    );
  Inst_Pantalla_vPos_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_27_CEINV_31672
    );
  Inst_Pantalla_vPos_1_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_SRINV_31854,
      O => Inst_Pantalla_vPos_1_FFX_RST
    );
  Inst_Pantalla_vPos_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_1_DXMUX_31873,
      CE => Inst_Pantalla_vPos_1_CEINV_31852,
      CLK => Inst_Pantalla_vPos_1_CLKINV_31853,
      SET => GND,
      RST => Inst_Pantalla_vPos_1_FFX_RST,
      O => Inst_Pantalla_vPos(1)
    );
  Inst_Pantalla_vPos_1_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_SRINV_31854,
      O => Inst_Pantalla_vPos_1_FFY_RST
    );
  Inst_Pantalla_vPos_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_1_DYMUX_31864,
      CE => Inst_Pantalla_vPos_1_CEINV_31852,
      CLK => Inst_Pantalla_vPos_1_CLKINV_31853,
      SET => GND,
      RST => Inst_Pantalla_vPos_1_FFY_RST,
      O => Inst_Pantalla_vPos(0)
    );
  Inst_Pantalla_Mcount_vPos_eqn_01 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_0_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_0
    );
  Inst_Pantalla_vPos_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_1_1_GYMUX_30143,
      O => Inst_Pantalla_vPos_1_DXMUX_31873
    );
  Inst_Pantalla_vPos_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_0,
      O => Inst_Pantalla_vPos_1_DYMUX_31864
    );
  Inst_Pantalla_vPos_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_1_SRINV_31854
    );
  Inst_Pantalla_vPos_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_1_CLKINV_31853
    );
  Inst_Pantalla_vPos_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_1_CEINV_31852
    );
  Inst_control_led2_0_mux000411 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => texto_2_IBUF_9712,
      ADR1 => Inst_digital_clock_top_contador(3),
      ADR2 => Inst_digital_clock_top_contador(1),
      ADR3 => VCC,
      O => Inst_control_N01
    );
  Inst_digital_clock_top_dorfel_2_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(3),
      ADR1 => Inst_digital_clock_top_contador(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => dorfel_2_Q
    );
  dorfel_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dorfel_2_Q,
      O => dorfel_2_0
    );
  dorfel_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_N01,
      O => Inst_control_N01_0
    );
  Inst_digital_clock_top_display_4_mux000044_SW0 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(3),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => N132
    );
  Inst_digital_clock_top_display_3_mux0000179_SW1 : X_LUT4
    generic map(
      INIT => X"E9CA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(3),
      ADR2 => Inst_digital_clock_top_min1(1),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => N144
    );
  N144_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N144,
      O => N144_0
    );
  N144_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N132,
      O => N132_0
    );
  Inst_digital_clock_top_hora2c_3_1 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2(0),
      ADR2 => Inst_digital_clock_top_hora2(3),
      ADR3 => Inst_digital_clock_top_hora2(2),
      O => hora2(2)
    );
  Inst_digital_clock_top_display_4_mux000099_SW0 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(2),
      ADR1 => Inst_digital_clock_top_hora2(1),
      ADR2 => Inst_digital_clock_top_hora2(3),
      ADR3 => Inst_digital_clock_top_hora2(0),
      O => N134
    );
  hora2_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora2(2),
      O => hora2_2_0
    );
  hora2_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N134,
      O => N134_0
    );
  Inst_Pantalla_vPos_29_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_29_SRINV_31719,
      O => Inst_Pantalla_vPos_29_FFX_RST
    );
  Inst_Pantalla_vPos_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_29_DXMUX_31738,
      CE => Inst_Pantalla_vPos_29_CEINV_31717,
      CLK => Inst_Pantalla_vPos_29_CLKINV_31718,
      SET => GND,
      RST => Inst_Pantalla_vPos_29_FFX_RST,
      O => Inst_Pantalla_vPos(29)
    );
  Inst_Pantalla_vPos_29_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_29_SRINV_31719,
      O => Inst_Pantalla_vPos_29_FFY_RST
    );
  Inst_Pantalla_vPos_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_29_DYMUX_31729,
      CE => Inst_Pantalla_vPos_29_CEINV_31717,
      CLK => Inst_Pantalla_vPos_29_CLKINV_31718,
      SET => GND,
      RST => Inst_Pantalla_vPos_29_FFY_RST,
      O => Inst_Pantalla_vPos(28)
    );
  Inst_Pantalla_Mcount_vPos_eqn_281 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_28_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_28
    );
  Inst_Pantalla_vPos_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_29_1_GYMUX_30837,
      O => Inst_Pantalla_vPos_29_DXMUX_31738
    );
  Inst_Pantalla_vPos_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_28,
      O => Inst_Pantalla_vPos_29_DYMUX_31729
    );
  Inst_Pantalla_vPos_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_29_SRINV_31719
    );
  Inst_Pantalla_vPos_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_29_CLKINV_31718
    );
  Inst_Pantalla_vPos_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_29_CEINV_31717
    );
  Inst_Pantalla_Mcount_hPos_eqn_61 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(6),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_6
    );
  Inst_Pantalla_hPos_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_SRINV_31777,
      O => Inst_Pantalla_hPos_7_FFX_RST
    );
  Inst_Pantalla_hPos_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_7_DXMUX_31795,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_7_CLKINV_31776,
      SET => GND,
      RST => Inst_Pantalla_hPos_7_FFX_RST,
      O => Inst_Pantalla_hPos(7)
    );
  Inst_Pantalla_hPos_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_SRINV_31777,
      O => Inst_Pantalla_hPos_7_FFY_RST
    );
  Inst_Pantalla_hPos_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_7_DYMUX_31787,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_7_CLKINV_31776,
      SET => GND,
      RST => Inst_Pantalla_hPos_7_FFY_RST,
      O => Inst_Pantalla_hPos(6)
    );
  Inst_Pantalla_hPos_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_7_1_GYMUX_29988,
      O => Inst_Pantalla_hPos_7_DXMUX_31795
    );
  Inst_Pantalla_hPos_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_6,
      O => Inst_Pantalla_hPos_7_DYMUX_31787
    );
  Inst_Pantalla_hPos_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_7_SRINV_31777
    );
  Inst_Pantalla_hPos_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_7_CLKINV_31776
    );
  Inst_Pantalla_vPos_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_31,
      O => Inst_Pantalla_vPos_31_DXMUX_31618
    );
  Inst_Pantalla_vPos_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_30,
      O => Inst_Pantalla_vPos_31_DYMUX_31601
    );
  Inst_Pantalla_vPos_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_31_SRINV_31591
    );
  Inst_Pantalla_vPos_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_31_CLKINV_31590
    );
  Inst_Pantalla_vPos_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_31_CEINV_31589
    );
  Inst_digital_clock_top_segundos_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_0_DYMUX_31904,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_0_CLKINV_31893,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_0_SRINV_31894,
      O => Inst_digital_clock_top_segundos(1)
    );
  Inst_digital_clock_top_segundos_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_0_DXMUX_31917,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_0_CLKINV_31893,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_0_SRINV_31894,
      O => Inst_digital_clock_top_segundos(0)
    );
  Inst_digital_clock_top_Mcount_segundos_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(1),
      ADR1 => Inst_digital_clock_top_segundos(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Result_1_2
    );
  Inst_digital_clock_top_min1_mux0000_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"15FF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(2),
      ADR1 => Inst_digital_clock_top_segundos(0),
      ADR2 => Inst_digital_clock_top_segundos(1),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => N93
    );
  Inst_digital_clock_top_segundos_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos(0),
      O => Inst_digital_clock_top_segundos_0_DXMUX_31917
    );
  Inst_digital_clock_top_segundos_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N93,
      O => N93_0
    );
  Inst_digital_clock_top_segundos_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_1_2,
      O => Inst_digital_clock_top_segundos_0_DYMUX_31904
    );
  Inst_digital_clock_top_segundos_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos_not0001_0,
      O => Inst_digital_clock_top_segundos_0_SRINV_31894
    );
  Inst_digital_clock_top_segundos_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_segundos_0_CLKINV_31893
    );
  Inst_Pantalla_vPos_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_25_1_GYMUX_30729,
      O => Inst_Pantalla_vPos_25_DXMUX_31655
    );
  Inst_Pantalla_vPos_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_24,
      O => Inst_Pantalla_vPos_25_DYMUX_31646
    );
  Inst_Pantalla_vPos_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_25_SRINV_31636
    );
  Inst_Pantalla_vPos_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_25_CLKINV_31635
    );
  Inst_Pantalla_vPos_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_25_CEINV_31634
    );
  Inst_control_led2_0_mux0004231 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => min2_2_0,
      ADR1 => min2_1_0,
      ADR2 => min2_0_0,
      ADR3 => Inst_digital_clock_top_hora1(3),
      O => Inst_control_led2_0_mux0004231_pack_1
    );
  Inst_control_led2_0_mux0004234_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => Inst_control_led2_0_mux0004231_10001,
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_digital_clock_top_min2c_cmp_eq0007_0,
      ADR3 => min1(0),
      O => N150
    );
  N150_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N150,
      O => N150_0
    );
  N150_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux0004231_pack_1,
      O => Inst_control_led2_0_mux0004231_10001
    );
  Inst_Pantalla_videoOn_and00001 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_videoOn_cmp_le0000,
      ADR1 => Inst_Pantalla_videoOn_cmp_le0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_videoOn_and0000
    );
  Inst_Pantalla_videoOn_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_videoOn_FFY_RST
    );
  Inst_Pantalla_videoOn : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_videoOn_DYMUX_31762,
      CE => VCC,
      CLK => Inst_Pantalla_videoOn_CLKINV_31751,
      SET => GND,
      RST => Inst_Pantalla_videoOn_FFY_RST,
      O => Inst_Pantalla_videoOn_9791
    );
  Inst_Pantalla_videoOn_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_videoOn_and0000,
      O => Inst_Pantalla_videoOn_DYMUX_31762
    );
  Inst_Pantalla_videoOn_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_videoOn_CLKINV_31751
    );
  Inst_control_led2_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_0_DXMUX_31972,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_0_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(0)
    );
  Inst_control_led2_0_mux0004251 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => Inst_control_N01_0,
      ADR1 => dorfel_2_0,
      ADR2 => dorfel_0_Q,
      ADR3 => Inst_control_led2_0_mux000417_9998,
      O => Inst_control_led2_0_mux0004
    );
  Inst_control_led2_0_mux000417 : X_LUT4
    generic map(
      INIT => X"5702"
    )
    port map (
      ADR0 => pulsador_0_IBUF_9713,
      ADR1 => texto_2_IBUF_9712,
      ADR2 => Inst_control_led2(0),
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_0_mux000417_pack_2
    );
  Inst_control_led2_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux0004,
      O => Inst_control_led2_0_DXMUX_31972
    );
  Inst_control_led2_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux000417_pack_2,
      O => Inst_control_led2_0_mux000417_9998
    );
  Inst_control_led2_0_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_0_CLKINVNOT
    );
  Inst_Pantalla_Mcount_hPos_eqn_81 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(8),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_8
    );
  Inst_Pantalla_Mcount_hPos_eqn_91 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(9),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_9
    );
  Inst_Pantalla_hPos_9_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_9_SRINV_31811,
      O => Inst_Pantalla_hPos_9_FFY_RST
    );
  Inst_Pantalla_hPos_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_9_DYMUX_31821,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_9_CLKINV_31810,
      SET => GND,
      RST => Inst_Pantalla_hPos_9_FFY_RST,
      O => Inst_Pantalla_hPos(8)
    );
  Inst_Pantalla_hPos_9_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_9_SRINV_31811,
      O => Inst_Pantalla_hPos_9_FFX_RST
    );
  Inst_Pantalla_hPos_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_9_DXMUX_31837,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_9_CLKINV_31810,
      SET => GND,
      RST => Inst_Pantalla_hPos_9_FFX_RST,
      O => Inst_Pantalla_hPos(9)
    );
  Inst_Pantalla_hPos_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_9,
      O => Inst_Pantalla_hPos_9_DXMUX_31837
    );
  Inst_Pantalla_hPos_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_hPos_eqn_8,
      O => Inst_Pantalla_hPos_9_DYMUX_31821
    );
  Inst_Pantalla_hPos_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_9_SRINV_31811
    );
  Inst_Pantalla_hPos_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_9_CLKINV_31810
    );
  Inst_control_led2_0_mux0004213 : X_LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      ADR0 => hora1(2),
      ADR1 => hora2_2_0,
      ADR2 => hora1_0_0,
      ADR3 => hora1_1_0,
      O => Inst_control_led2_0_mux0004213_pack_1
    );
  Inst_control_led2_0_mux0004216 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => hora2_1_0,
      ADR2 => hora2_0_0,
      ADR3 => Inst_control_led2_0_mux0004213_9999,
      O => Inst_control_led2_0_mux0004216_31997
    );
  Inst_control_led2_0_mux0004216_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux0004216_31997,
      O => Inst_control_led2_0_mux0004216_0
    );
  Inst_control_led2_0_mux0004216_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux0004213_pack_1,
      O => Inst_control_led2_0_mux0004213_9999
    );
  Inst_control_led2_0_mux0004255 : X_LUT4
    generic map(
      INIT => X"3232"
    )
    port map (
      ADR0 => Inst_control_led2_0_mux0004234_10003,
      ADR1 => texto_2_IBUF_9712,
      ADR2 => Inst_control_led2_0_mux0004216_0,
      ADR3 => VCC,
      O => Inst_control_N11
    );
  Inst_control_led2_0_mux0004234 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(1),
      ADR1 => Inst_digital_clock_top_min1(2),
      ADR2 => N150_0,
      ADR3 => VCC,
      O => Inst_control_led2_0_mux0004234_pack_1
    );
  Inst_control_N11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_N11,
      O => Inst_control_N11_0
    );
  Inst_control_N11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_mux0004234_pack_1,
      O => Inst_control_led2_0_mux0004234_10003
    );
  Inst_digital_clock_top_display_6_mux000065_SW0 : X_LUT4
    generic map(
      INIT => X"E9C9"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_digital_clock_top_min2(2),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => N156
    );
  N156_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N156,
      O => N156_0
    );
  N156_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min2(0),
      O => min2_0_0
    );
  Inst_Pantalla_RGB_mux0003_0_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0016,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0032,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_8_32454
    );
  Inst_Pantalla_RGB_or0025146 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0016,
      ADR1 => Inst_Pantalla_RGB_cmp_le0002,
      ADR2 => Inst_Pantalla_RGB_cmp_le0016,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025146_32462
    );
  Inst_Pantalla_RGB_or0025146_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025146_32462,
      O => Inst_Pantalla_RGB_or0025146_0
    );
  Inst_Pantalla_RGB_or0025146_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_8_32454,
      O => Inst_Pantalla_RGB_mux0003_0_8_0
    );
  Inst_digital_clock_top_display_1_mux000077_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"B8E8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(2),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => N160
    );
  N160_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N160,
      O => N160_0
    );
  N160_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora1(0),
      O => hora1_0_0
    );
  N79_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N79,
      O => N79_0
    );
  N79_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N114,
      O => N114_0
    );
  N75_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N75,
      O => N75_0
    );
  N75_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N77,
      O => N77_0
    );
  Inst_digital_clock_top_min2_cmp_eq0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min2_cmp_eq0000,
      O => Inst_digital_clock_top_min2_cmp_eq0000_0
    );
  Inst_digital_clock_top_min2_cmp_eq0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_eq0000_pack_1,
      O => Inst_digital_clock_top_min1_cmp_eq0000
    );
  N34_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N34,
      O => N34_0
    );
  Inst_Pantalla_RGB_or0025497_SW0 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0027,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR2 => Inst_Pantalla_RGB_cmp_le0018,
      ADR3 => VCC,
      O => N114
    );
  Inst_digital_clock_top_display_1_mux000015_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_1_mux000015_32306,
      O => Inst_digital_clock_top_display_1_mux000015_0
    );
  Inst_digital_clock_top_display_1_mux000015_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_0_mux000048_32299,
      O => Inst_digital_clock_top_display_0_mux000048_0
    );
  N32_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N32,
      O => N32_0
    );
  Inst_digital_clock_top_display_0_mux000048 : X_LUT4
    generic map(
      INIT => X"CF98"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(1),
      ADR1 => Inst_digital_clock_top_min1(3),
      ADR2 => Inst_digital_clock_top_min1(0),
      ADR3 => Inst_digital_clock_top_min1(2),
      O => Inst_digital_clock_top_display_0_mux000048_32299
    );
  Inst_Pantalla_RGB_or002525_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0012,
      ADR1 => Inst_Pantalla_RGB_cmp_le0011,
      ADR2 => Inst_Pantalla_RGB_cmp_le0012,
      ADR3 => VCC,
      O => N32
    );
  Inst_digital_clock_top_clk_state : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_clk_state1_DYMUX_32424,
      CE => Inst_digital_clock_top_clk_state1_CEINV_32421,
      CLK => Inst_digital_clock_top_clk_state1_CLKINV_32422,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_clk_state1
    );
  Inst_digital_clock_top_clk_state1_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state1,
      O => Inst_digital_clock_top_clk_state1_DYMUX_32424
    );
  Inst_digital_clock_top_clk_state1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_clk_state1_CLKINV_32422
    );
  Inst_digital_clock_top_clk_state1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_count_cmp_lt0000_cy_7_Q,
      O => Inst_digital_clock_top_clk_state1_CEINV_32421
    );
  Inst_digital_clock_top_display_6_mux0000152 : X_LUT4
    generic map(
      INIT => X"E9C9"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(3),
      ADR2 => Inst_digital_clock_top_min1(1),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => Inst_digital_clock_top_display_6_mux0000152_32532
    );
  Inst_digital_clock_top_display_6_mux0000152_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_6_mux0000152_32532,
      O => Inst_digital_clock_top_display_6_mux0000152_0
    );
  Inst_digital_clock_top_display_6_mux0000152_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_2_mux000038_32525,
      O => Inst_digital_clock_top_display_2_mux000038_0
    );
  Inst_Pantalla_RGB_or0025976_SW0 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_le0022,
      ADR2 => Inst_Pantalla_RGB_cmp_le0018,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0022,
      O => N77
    );
  Inst_digital_clock_top_display_2_mux000052_SW0 : X_LUT4
    generic map(
      INIT => X"1F1D"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_digital_clock_top_min2(3),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => N154
    );
  N154_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N154,
      O => N154_0
    );
  N154_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min2(1),
      O => min2_1_0
    );
  Inst_Pantalla_RGB_or0025345_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0017,
      ADR1 => Inst_Pantalla_RGB_cmp_le0019,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0020,
      ADR3 => VCC,
      O => N120
    );
  Inst_Pantalla_RGB_or0025325_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025325_32234,
      O => Inst_Pantalla_RGB_or0025325_0
    );
  Inst_Pantalla_RGB_or0025325_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N120,
      O => N120_0
    );
  Inst_digital_clock_top_min2c_1_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(3),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => min2(1)
    );
  Inst_Pantalla_RGB_mux0003_0_3 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(3),
      ADR1 => Inst_Pantalla_RGB_cmp_le0034,
      ADR2 => Inst_Pantalla_RGB_cmp_le0035,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_3_32438
    );
  Inst_Pantalla_RGB_mux0003_0_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_3_32438,
      O => Inst_Pantalla_RGB_mux0003_0_3_0
    );
  Inst_digital_clock_top_display_2_mux000038 : X_LUT4
    generic map(
      INIT => X"A8AC"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(2),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => Inst_digital_clock_top_display_2_mux000038_32525
    );
  Inst_digital_clock_top_Mrom_hora1_rom000011 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(2),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => hora1(0)
    );
  Inst_Pantalla_RGB_or0025896 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(3),
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025896_32117
    );
  Inst_digital_clock_top_hora2_cmp_eq0000_SW2 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N142
    );
  Inst_Pantalla_RGB_or0025896_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025896_32117,
      O => Inst_Pantalla_RGB_or0025896_0
    );
  Inst_Pantalla_RGB_or0025896_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N142,
      O => N142_0
    );
  Inst_Pantalla_RGB_or0025122_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0026,
      ADR1 => Inst_Pantalla_RGB_cmp_le0026,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0025,
      ADR3 => Inst_Pantalla_RGB_cmp_le0025,
      O => N34
    );
  Inst_digital_clock_top_min2c_0_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(3),
      ADR1 => Inst_digital_clock_top_min2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => min2(0)
    );
  Inst_digital_clock_top_min2c_2_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(3),
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => min2(2)
    );
  Inst_digital_clock_top_display_0_mux0000188_SW1 : X_LUT4
    generic map(
      INIT => X"CF98"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_digital_clock_top_min2(0),
      ADR3 => Inst_digital_clock_top_min2(2),
      O => N152
    );
  N152_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N152,
      O => N152_0
    );
  N152_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min2(2),
      O => min2_2_0
    );
  Inst_Pantalla_RGB_or0025552_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0028,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR2 => Inst_Pantalla_RGB_cmp_le0021,
      ADR3 => VCC,
      O => N104
    );
  N105_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N105,
      O => N105_0
    );
  N105_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N104,
      O => N104_0
    );
  Inst_Pantalla_clk25 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_clk251_DYMUX_32472,
      CE => VCC,
      CLK => Inst_Pantalla_clk251_CLKINV_32469,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_Pantalla_clk251_SRINV_32470,
      O => Inst_Pantalla_clk251
    );
  Inst_Pantalla_clk251_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk251_BYINV_32471,
      O => Inst_Pantalla_clk251_DYMUX_32472
    );
  Inst_Pantalla_clk251_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_Pantalla_clk251_BYINV_32471
    );
  Inst_Pantalla_clk251_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk251,
      O => Inst_Pantalla_clk251_SRINV_32470
    );
  Inst_Pantalla_clk251_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_Pantalla_clk251_CLKINV_32469
    );
  Inst_digital_clock_top_min1_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1_mux0000_0_0,
      ADR1 => Inst_digital_clock_top_min1_mux0000_1_0,
      ADR2 => Inst_digital_clock_top_min1_mux0000_3_0,
      ADR3 => Inst_digital_clock_top_min1_mux0000_2_0,
      O => Inst_digital_clock_top_min1_cmp_eq0000_pack_1
    );
  Inst_digital_clock_top_Madd_hora2_addsub0000_cy_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Madd_hora2_addsub0000_cy(1)
    );
  Inst_digital_clock_top_display_1_mux000041_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_1_mux000041_32186,
      O => Inst_digital_clock_top_display_1_mux000041_0
    );
  Inst_digital_clock_top_display_1_mux000041_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Madd_hora2_addsub0000_cy(1),
      O => Inst_digital_clock_top_Madd_hora2_addsub0000_cy_1_0
    );
  Inst_digital_clock_top_min1_cmp_lt00001_SW2 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(4),
      ADR1 => Inst_digital_clock_top_segundos(3),
      ADR2 => Inst_digital_clock_top_min1(0),
      ADR3 => VCC,
      O => N55_pack_2
    );
  Inst_digital_clock_top_min1_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min1_1_DXMUX_32506,
      CE => VCC,
      CLK => Inst_digital_clock_top_min1_1_CLKINV_32489,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min1_1_SRINV_32490,
      O => Inst_digital_clock_top_min1(1)
    );
  Inst_digital_clock_top_min1_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(5),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => N4,
      ADR3 => N55,
      O => Inst_digital_clock_top_min1_mux0000(1)
    );
  Inst_digital_clock_top_min1_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_1_FXMUX_32505,
      O => Inst_digital_clock_top_min1_1_DXMUX_32506
    );
  Inst_digital_clock_top_min1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_1_FXMUX_32505,
      O => Inst_digital_clock_top_min1_mux0000_1_0
    );
  Inst_digital_clock_top_min1_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_mux0000(1),
      O => Inst_digital_clock_top_min1_1_FXMUX_32505
    );
  Inst_digital_clock_top_min1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N55_pack_2,
      O => N55
    );
  Inst_digital_clock_top_min1_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min1_1_SRINV_32490
    );
  Inst_digital_clock_top_min1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_min1_1_CLKINV_32489
    );
  Inst_digital_clock_top_segundos_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_4_2,
      O => Inst_digital_clock_top_segundos_4_DXMUX_32148
    );
  Inst_digital_clock_top_segundos_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_4_2_bdd0_pack_2,
      O => Inst_digital_clock_top_Result_4_2_bdd0
    );
  Inst_digital_clock_top_segundos_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_segundos_not0001_0,
      O => Inst_digital_clock_top_segundos_4_SRINV_32131
    );
  Inst_digital_clock_top_segundos_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_segundos_4_CLKINV_32130
    );
  Inst_control_led2_5_mux00021 : X_LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      ADR0 => Inst_control_N11_0,
      ADR1 => Inst_control_N01_0,
      ADR2 => dorfel_2_0,
      ADR3 => dorfel_0_Q,
      O => Inst_control_led2_5_mux0002
    );
  Inst_control_led2_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_5_DXMUX_32658,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_5_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(5)
    );
  Inst_control_led2_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_5_FXMUX_32657,
      O => Inst_control_led2_5_DXMUX_32658
    );
  Inst_control_led2_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_5_mux0002,
      O => Inst_control_led2_5_FXMUX_32657
    );
  Inst_control_led2_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dorfel_0_pack_1,
      O => dorfel_0_Q
    );
  Inst_control_led2_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_5_CLKINVNOT
    );
  Inst_digital_clock_top_Mdecod_display_sel11 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_refresh_state(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => anod_1_OBUF_32683
    );
  anod_1_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => anod_1_OBUF_32683,
      O => anod_1_OBUF_0
    );
  Inst_Pantalla_RGB_mux0003_0_68_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_68_32796,
      O => Inst_Pantalla_RGB_mux0003_0_68_0
    );
  Inst_Pantalla_RGB_mux0003_0_68_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00259_32788,
      O => Inst_Pantalla_RGB_or00259_0
    );
  Inst_digital_clock_top_display_7_mux00011 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_clk_state1,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => Inst_digital_clock_top_refresh_state(1),
      ADR3 => VCC,
      O => disp_7_OBUF_32674
    );
  Inst_digital_clock_top_dorfel_0_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(3),
      ADR1 => Inst_digital_clock_top_contador(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => dorfel_0_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_49_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_49_32772,
      O => Inst_Pantalla_RGB_mux0003_0_49_0
    );
  Inst_Pantalla_RGB_mux0003_0_49_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or00254_32764,
      O => Inst_Pantalla_RGB_or00254_0
    );
  Inst_Pantalla_vPos_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_15_1_GYMUX_30675,
      O => Inst_Pantalla_vPos_15_DXMUX_33042
    );
  Inst_Pantalla_vPos_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_14_1_GYMUX_30621,
      O => Inst_Pantalla_vPos_15_DYMUX_33033
    );
  Inst_Pantalla_vPos_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_15_SRINV_33031
    );
  Inst_Pantalla_vPos_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_15_CLKINV_33030
    );
  Inst_Pantalla_vPos_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_15_CEINV_33029
    );
  Inst_digital_clock_top_refresh_state_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_refresh_state(0),
      O => Inst_digital_clock_top_refresh_state_0_DXMUX_32746
    );
  Inst_digital_clock_top_refresh_state_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_3_mux0000111,
      O => Inst_digital_clock_top_display_3_mux0000111_0
    );
  Inst_digital_clock_top_refresh_state_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Result_1_3,
      O => Inst_digital_clock_top_refresh_state_0_DYMUX_32731
    );
  Inst_digital_clock_top_refresh_state_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => Inst_digital_clock_top_refresh_state_0_CLKINV_32721
    );
  Inst_digital_clock_top_refresh_state_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_cy_6_Q,
      O => Inst_digital_clock_top_refresh_state_0_CEINV_32720
    );
  Inst_Pantalla_vPos_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_21_1_GYMUX_30540,
      O => Inst_Pantalla_vPos_21_DXMUX_33014
    );
  Inst_Pantalla_vPos_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_20_1_GYMUX_30486,
      O => Inst_Pantalla_vPos_21_DYMUX_33005
    );
  Inst_Pantalla_vPos_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_21_SRINV_33003
    );
  Inst_Pantalla_vPos_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_21_CLKINV_33002
    );
  Inst_Pantalla_vPos_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_21_CEINV_33001
    );
  Inst_Pantalla_RGB_or0025553_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025553_32911,
      O => Inst_Pantalla_RGB_or0025553_0
    );
  Inst_Pantalla_RGB_or0025553_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N63,
      O => Inst_Pantalla_N63_0
    );
  Inst_Pantalla_vPos_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_23_1_GYMUX_30648,
      O => Inst_Pantalla_vPos_23_DXMUX_33070
    );
  Inst_Pantalla_vPos_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_22_1_GYMUX_30594,
      O => Inst_Pantalla_vPos_23_DYMUX_33061
    );
  Inst_Pantalla_vPos_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_23_SRINV_33059
    );
  Inst_Pantalla_vPos_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_23_CLKINV_33058
    );
  Inst_Pantalla_vPos_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_23_CEINV_33057
    );
  Inst_digital_clock_top_display_5_mux0000209 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_display_5_mux0000183,
      ADR2 => Inst_digital_clock_top_display_5_mux000081,
      ADR3 => VCC,
      O => disp_5_OBUF_32698
    );
  Inst_digital_clock_top_display_0_mux000011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_0_mux000011_32856,
      O => Inst_digital_clock_top_display_0_mux000011_0
    );
  Inst_digital_clock_top_display_0_mux000011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_N36_pack_3,
      O => Inst_digital_clock_top_N36
    );
  Inst_digital_clock_top_hora2c_1_1 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2(3),
      ADR2 => Inst_digital_clock_top_hora2(2),
      ADR3 => VCC,
      O => hora2(1)
    );
  Inst_digital_clock_top_display_2_mux0000122_SW0 : X_LUT4
    generic map(
      INIT => X"A8AC"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(3),
      ADR1 => Inst_digital_clock_top_hora2(1),
      ADR2 => Inst_digital_clock_top_hora2(2),
      ADR3 => Inst_digital_clock_top_hora2(0),
      O => N136
    );
  N136_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N136,
      O => N136_0
    );
  N136_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora2(1),
      O => hora2_1_0
    );
  Inst_digital_clock_top_Mrom_hora1_rom000021 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(3),
      ADR3 => VCC,
      O => hora1_2_pack_1
    );
  Inst_Pantalla_RGB_and001611_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => hora1(2),
      ADR1 => Inst_Pantalla_RGB_cmp_le0020,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N81
    );
  N81_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N81,
      O => N81_0
    );
  N81_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora1_2_pack_1,
      O => hora1(2)
    );
  N138_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N138,
      O => N138_0
    );
  N138_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => hora1(1),
      O => hora1_1_0
    );
  Inst_digital_clock_top_hora2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_3_FXMUX_32885,
      O => Inst_digital_clock_top_hora2_3_DXMUX_32886
    );
  Inst_digital_clock_top_hora2_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_3_FXMUX_32885,
      O => Inst_digital_clock_top_hora2_mux0000_3_0
    );
  Inst_digital_clock_top_hora2_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_mux0000(3),
      O => Inst_digital_clock_top_hora2_3_FXMUX_32885
    );
  Inst_digital_clock_top_hora2_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora2_cmp_eq0000_pack_2,
      O => Inst_digital_clock_top_hora2_cmp_eq0000_9766
    );
  Inst_digital_clock_top_hora2_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_hora2_3_CLKINV_32871
    );
  N73_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N73,
      O => N73_0
    );
  N73_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_N61,
      O => Inst_Pantalla_N61_0
    );
  Inst_Pantalla_vPos_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_11_1_GYMUX_30459,
      O => Inst_Pantalla_vPos_11_DXMUX_32958
    );
  Inst_Pantalla_vPos_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_10_1_GYMUX_30432,
      O => Inst_Pantalla_vPos_11_DYMUX_32949
    );
  Inst_Pantalla_vPos_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_11_SRINV_32947
    );
  Inst_Pantalla_vPos_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_11_CLKINV_32946
    );
  Inst_Pantalla_vPos_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_11_CEINV_32945
    );
  Inst_Pantalla_vPos_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_13_1_GYMUX_30567,
      O => Inst_Pantalla_vPos_13_DXMUX_32986
    );
  Inst_Pantalla_vPos_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_12_1_GYMUX_30513,
      O => Inst_Pantalla_vPos_13_DYMUX_32977
    );
  Inst_Pantalla_vPos_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_13_SRINV_32975
    );
  Inst_Pantalla_vPos_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_13_CLKINV_32974
    );
  Inst_Pantalla_vPos_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_13_CEINV_32973
    );
  Inst_digital_clock_top_Mrom_min1_rom0000101 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(3),
      ADR3 => VCC,
      O => min1(2)
    );
  Inst_Pantalla_RGB_or0025677 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(2),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(3),
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025677_32604
    );
  Inst_Pantalla_RGB_or0025677_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025677_32604,
      O => Inst_Pantalla_RGB_or0025677_0
    );
  Inst_Pantalla_RGB_or0025677_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min1(2),
      O => min1_2_0
    );
  min1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min1(1),
      O => min1_1_0
    );
  min1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025224_33171,
      O => Inst_Pantalla_RGB_or0025224_0
    );
  Inst_digital_clock_top_display_4_mux000086_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_4_mux000086_33359,
      O => Inst_digital_clock_top_display_4_mux000086_0
    );
  Inst_Pantalla_hPos_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_1_1_GYMUX_29868,
      O => Inst_Pantalla_hPos_1_DXMUX_33427
    );
  Inst_Pantalla_hPos_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_0_1_GYMUX_29844,
      O => Inst_Pantalla_hPos_1_DYMUX_33419
    );
  Inst_Pantalla_hPos_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_1_SRINV_33417
    );
  Inst_Pantalla_hPos_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_1_CLKINV_33416
    );
  Inst_Pantalla_RGB_and0061_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0061,
      O => Inst_Pantalla_RGB_and0061_0
    );
  Inst_Pantalla_RGB_and0061_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025753_33316,
      O => Inst_Pantalla_RGB_or0025753_0
    );
  Inst_Pantalla_RGB_mux0003_0_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_11_33395,
      O => Inst_Pantalla_RGB_mux0003_0_11_0
    );
  Inst_Pantalla_vPos_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_5_1_GYMUX_30251,
      O => Inst_Pantalla_vPos_5_DXMUX_33578
    );
  Inst_Pantalla_vPos_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_4_1_GYMUX_30224,
      O => Inst_Pantalla_vPos_5_DYMUX_33569
    );
  Inst_Pantalla_vPos_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_5_SRINV_33567
    );
  Inst_Pantalla_vPos_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_5_CLKINV_33566
    );
  Inst_Pantalla_vPos_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_5_CEINV_33565
    );
  Inst_Pantalla_RGB_or0025458_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025458_33299,
      O => Inst_Pantalla_RGB_or0025458_0
    );
  Inst_Pantalla_RGB_and0026_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0026,
      O => Inst_Pantalla_RGB_and0026_0
    );
  Inst_Pantalla_RGB_and0026_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N89,
      O => N89_0
    );
  Inst_Pantalla_vPos_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_19_1_GYMUX_30810,
      O => Inst_Pantalla_vPos_19_DXMUX_33126
    );
  Inst_Pantalla_vPos_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_18_1_GYMUX_30783,
      O => Inst_Pantalla_vPos_19_DYMUX_33117
    );
  Inst_Pantalla_vPos_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_19_SRINV_33115
    );
  Inst_Pantalla_vPos_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_19_CLKINV_33114
    );
  Inst_Pantalla_vPos_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_19_CEINV_33113
    );
  Inst_Pantalla_hPos_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_3_1_GYMUX_29916,
      O => Inst_Pantalla_hPos_3_DXMUX_33451
    );
  Inst_Pantalla_hPos_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_2_1_GYMUX_29892,
      O => Inst_Pantalla_hPos_3_DYMUX_33443
    );
  Inst_Pantalla_hPos_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_3_SRINV_33441
    );
  Inst_Pantalla_hPos_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_3_CLKINV_33440
    );
  Inst_Pantalla_RGB_mux0003_0_46_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_mux0003_0_46_33407,
      O => Inst_Pantalla_RGB_mux0003_0_46_0
    );
  Inst_Pantalla_vPos_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_17_1_GYMUX_30756,
      O => Inst_Pantalla_vPos_17_DXMUX_33098
    );
  Inst_Pantalla_vPos_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_16_1_GYMUX_30702,
      O => Inst_Pantalla_vPos_17_DYMUX_33089
    );
  Inst_Pantalla_vPos_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_17_SRINV_33087
    );
  Inst_Pantalla_vPos_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_17_CLKINV_33086
    );
  Inst_Pantalla_vPos_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_17_CEINV_33085
    );
  Inst_Pantalla_RGB_and0027_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0027,
      O => Inst_Pantalla_RGB_and0027_0
    );
  Inst_Pantalla_RGB_and0027_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0032,
      O => Inst_Pantalla_RGB_and0032_0
    );
  Inst_Pantalla_RGB_or0025367_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025367_33215,
      O => Inst_Pantalla_RGB_or0025367_0
    );
  Inst_Pantalla_RGB_or0025367_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025322_33208,
      O => Inst_Pantalla_RGB_or0025322_0
    );
  Inst_Pantalla_hPos_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_5_1_GYMUX_29964,
      O => Inst_Pantalla_hPos_5_DXMUX_33475
    );
  Inst_Pantalla_hPos_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_4_1_GYMUX_29940,
      O => Inst_Pantalla_hPos_5_DYMUX_33467
    );
  Inst_Pantalla_hPos_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_5_SRINV_33465
    );
  Inst_Pantalla_hPos_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_hPos_5_CLKINV_33464
    );
  N100_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N100,
      O => N100_0
    );
  N100_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025292_33230,
      O => Inst_Pantalla_RGB_or0025292_0
    );
  Inst_Pantalla_RGB_and0068_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_and0068,
      O => Inst_Pantalla_RGB_and0068_0
    );
  Inst_Pantalla_RGB_and0068_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025480_33256,
      O => Inst_Pantalla_RGB_or0025480_0
    );
  N87_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N87,
      O => N87_0
    );
  N87_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => min1_0_pack_1,
      O => min1(0)
    );
  Inst_Pantalla_vPos_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_3_1_GYMUX_30197,
      O => Inst_Pantalla_vPos_3_DXMUX_33550
    );
  Inst_Pantalla_vPos_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_2_1_GYMUX_30170,
      O => Inst_Pantalla_vPos_3_DYMUX_33541
    );
  Inst_Pantalla_vPos_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_3_SRINV_33539
    );
  Inst_Pantalla_vPos_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_3_CLKINV_33538
    );
  Inst_Pantalla_vPos_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_3_CEINV_33537
    );
  Inst_digital_clock_top_display_2_mux0000108_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_2_mux0000108_33287,
      O => Inst_digital_clock_top_display_2_mux0000108_0
    );
  Inst_digital_clock_top_display_2_mux0000108_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025289_33280,
      O => Inst_Pantalla_RGB_or0025289_0
    );
  Inst_digital_clock_top_hora1_mux0000_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_hora1_mux0000(3),
      O => Inst_digital_clock_top_hora1_mux0000_3_0
    );
  Inst_digital_clock_top_hora1_mux0000_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_4_mux000031_33340,
      O => Inst_digital_clock_top_display_4_mux000031_0
    );
  disp_3_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N126_pack_2,
      O => N126
    );
  Inst_Pantalla_RGB_or0025136_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or0025136_33191,
      O => Inst_Pantalla_RGB_or0025136_0
    );
  N107_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N107,
      O => N107_0
    );
  N107_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N83,
      O => N83_0
    );
  Inst_Pantalla_vPos_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_7_1_GYMUX_30305,
      O => Inst_Pantalla_vPos_7_DXMUX_33606
    );
  Inst_Pantalla_vPos_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_6_1_GYMUX_30278,
      O => Inst_Pantalla_vPos_7_DYMUX_33597
    );
  Inst_Pantalla_vPos_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_7_SRINV_33595
    );
  Inst_Pantalla_vPos_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_7_CLKINV_33594
    );
  Inst_Pantalla_vPos_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_7_CEINV_33593
    );
  Inst_digital_clock_top_display_6_mux000047_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_6_mux000047_33663,
      O => Inst_digital_clock_top_display_6_mux000047_0
    );
  disp_0_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N122_pack_1,
      O => N122
    );
  N158_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N158,
      O => N158_0
    );
  N158_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N140_pack_1,
      O => N140
    );
  Inst_Pantalla_RGB_or002568_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_or002568_33651,
      O => Inst_Pantalla_RGB_or002568_0
    );
  Inst_Pantalla_vPos_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_9_1_GYMUX_30359,
      O => Inst_Pantalla_vPos_9_DXMUX_33634
    );
  Inst_Pantalla_vPos_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_8_1_GYMUX_30332,
      O => Inst_Pantalla_vPos_9_DYMUX_33625
    );
  Inst_Pantalla_vPos_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_9_SRINV_33623
    );
  Inst_Pantalla_vPos_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_9_CLKINV_33622
    );
  Inst_Pantalla_vPos_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_9_CEINV_33621
    );
  Inst_control_led2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_FXMUX_30896,
      O => Inst_control_led2_3_DXMUX_30897
    );
  Inst_control_led2_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_mux0002,
      O => Inst_control_led2_3_FXMUX_30896
    );
  Inst_control_led2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_3_GYMUX_30885,
      O => Inst_control_led2_3_DYMUX_30886
    );
  Inst_control_led2_3_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_2_mux0002,
      O => Inst_control_led2_3_GYMUX_30885
    );
  Inst_control_led2_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_3_CLKINVNOT
    );
  Inst_Pantalla_vPos_21_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_21_1_GYMUX_30540,
      O => Inst_Pantalla_vPos_21_1_DYMUX_30541
    );
  Inst_Pantalla_vPos_21_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_21,
      O => Inst_Pantalla_vPos_21_1_GYMUX_30540
    );
  Inst_Pantalla_vPos_21_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_21_1_CLKINV_30530
    );
  Inst_Pantalla_vPos_21_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_21_1_CEINV_30529
    );
  Inst_digital_clock_top_min2_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0522"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => N24,
      ADR2 => N25,
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min2_cmp_eq0000
    );
  Inst_control_led2_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_4_GYMUX_30915,
      O => Inst_control_led2_4_DYMUX_30916
    );
  Inst_control_led2_4_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_4_mux0002,
      O => Inst_control_led2_4_GYMUX_30915
    );
  Inst_control_led2_4_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_4_CLKINVNOT
    );
  Inst_Pantalla_vPos_10_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_10_1_GYMUX_30432,
      O => Inst_Pantalla_vPos_10_1_DYMUX_30433
    );
  Inst_Pantalla_vPos_10_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_10,
      O => Inst_Pantalla_vPos_10_1_GYMUX_30432
    );
  Inst_Pantalla_vPos_10_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_10_1_CLKINV_30422
    );
  Inst_Pantalla_vPos_10_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_10_1_CEINV_30421
    );
  Inst_Pantalla_RGB_or0025325 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0017,
      ADR1 => Inst_Pantalla_RGB_cmp_le0019,
      ADR2 => Inst_Pantalla_RGB_cmp_le0020,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0018,
      O => Inst_Pantalla_RGB_or0025325_32234
    );
  Inst_Pantalla_vPos_22_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_22_1_GYMUX_30594,
      O => Inst_Pantalla_vPos_22_1_DYMUX_30595
    );
  Inst_Pantalla_vPos_22_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_22,
      O => Inst_Pantalla_vPos_22_1_GYMUX_30594
    );
  Inst_Pantalla_vPos_22_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_22_1_CLKINV_30584
    );
  Inst_Pantalla_vPos_22_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_22_1_CEINV_30583
    );
  Inst_Pantalla_vPos_25_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_25_1_GYMUX_30729,
      O => Inst_Pantalla_vPos_25_1_DYMUX_30730
    );
  Inst_Pantalla_vPos_25_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_25,
      O => Inst_Pantalla_vPos_25_1_GYMUX_30729
    );
  Inst_Pantalla_vPos_25_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_25_1_CLKINV_30719
    );
  Inst_Pantalla_vPos_25_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_25_1_CEINV_30718
    );
  Inst_Pantalla_vPos_17_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_17_1_GYMUX_30756,
      O => Inst_Pantalla_vPos_17_1_DYMUX_30757
    );
  Inst_Pantalla_vPos_17_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_17,
      O => Inst_Pantalla_vPos_17_1_GYMUX_30756
    );
  Inst_Pantalla_vPos_17_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_17_1_CLKINV_30746
    );
  Inst_Pantalla_vPos_17_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_17_1_CEINV_30745
    );
  Inst_Pantalla_RGB_or0025552_SW1 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0028,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => N105
    );
  Inst_Pantalla_vPos_11_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_11_1_GYMUX_30459,
      O => Inst_Pantalla_vPos_11_1_DYMUX_30460
    );
  Inst_Pantalla_vPos_11_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_11,
      O => Inst_Pantalla_vPos_11_1_GYMUX_30459
    );
  Inst_Pantalla_vPos_11_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_11_1_CLKINV_30449
    );
  Inst_Pantalla_vPos_11_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_11_1_CEINV_30448
    );
  Inst_Pantalla_vPos_16_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_16_1_GYMUX_30702,
      O => Inst_Pantalla_vPos_16_1_DYMUX_30703
    );
  Inst_Pantalla_vPos_16_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_16,
      O => Inst_Pantalla_vPos_16_1_GYMUX_30702
    );
  Inst_Pantalla_vPos_16_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_16_1_CLKINV_30692
    );
  Inst_Pantalla_vPos_16_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_16_1_CEINV_30691
    );
  Inst_Pantalla_RGB_or0025758_SW0 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0029,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => N79
    );
  Inst_Pantalla_vPos_19_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_19_1_GYMUX_30810,
      O => Inst_Pantalla_vPos_19_1_DYMUX_30811
    );
  Inst_Pantalla_vPos_19_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_19,
      O => Inst_Pantalla_vPos_19_1_GYMUX_30810
    );
  Inst_Pantalla_vPos_19_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_19_1_CLKINV_30800
    );
  Inst_Pantalla_vPos_19_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_19_1_CEINV_30799
    );
  Inst_Pantalla_vPos_29_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_29_1_GYMUX_30837,
      O => Inst_Pantalla_vPos_29_1_DYMUX_30838
    );
  Inst_Pantalla_vPos_29_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_29,
      O => Inst_Pantalla_vPos_29_1_GYMUX_30837
    );
  Inst_Pantalla_vPos_29_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_29_1_CLKINV_30827
    );
  Inst_Pantalla_vPos_29_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_29_1_CEINV_30826
    );
  Inst_Pantalla_vPos_13_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_13_1_GYMUX_30567,
      O => Inst_Pantalla_vPos_13_1_DYMUX_30568
    );
  Inst_Pantalla_vPos_13_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_13,
      O => Inst_Pantalla_vPos_13_1_GYMUX_30567
    );
  Inst_Pantalla_vPos_13_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_13_1_CLKINV_30557
    );
  Inst_Pantalla_vPos_13_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_13_1_CEINV_30556
    );
  Inst_Pantalla_vPos_18_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_18_1_GYMUX_30783,
      O => Inst_Pantalla_vPos_18_1_DYMUX_30784
    );
  Inst_Pantalla_vPos_18_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_18,
      O => Inst_Pantalla_vPos_18_1_GYMUX_30783
    );
  Inst_Pantalla_vPos_18_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_18_1_CLKINV_30773
    );
  Inst_Pantalla_vPos_18_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_18_1_CEINV_30772
    );
  Inst_digital_clock_top_Result_4_22 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(4),
      ADR1 => Inst_digital_clock_top_Result_4_2_bdd0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Result_4_2
    );
  Inst_Pantalla_vPos_12_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_12_1_GYMUX_30513,
      O => Inst_Pantalla_vPos_12_1_DYMUX_30514
    );
  Inst_Pantalla_vPos_12_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_12,
      O => Inst_Pantalla_vPos_12_1_GYMUX_30513
    );
  Inst_Pantalla_vPos_12_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_12_1_CLKINV_30503
    );
  Inst_Pantalla_vPos_12_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_12_1_CEINV_30502
    );
  Inst_Pantalla_VSYNC_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_VSYNC_or0000,
      O => Inst_Pantalla_VSYNC_DYMUX_30407
    );
  Inst_Pantalla_VSYNC_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_VSYNC_CLKINV_30396
    );
  Inst_Pantalla_vPos_23_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_23_1_GYMUX_30648,
      O => Inst_Pantalla_vPos_23_1_DYMUX_30649
    );
  Inst_Pantalla_vPos_23_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_23,
      O => Inst_Pantalla_vPos_23_1_GYMUX_30648
    );
  Inst_Pantalla_vPos_23_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_23_1_CLKINV_30638
    );
  Inst_Pantalla_vPos_23_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_23_1_CEINV_30637
    );
  Inst_Pantalla_vPos_20_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_20_1_GYMUX_30486,
      O => Inst_Pantalla_vPos_20_1_DYMUX_30487
    );
  Inst_Pantalla_vPos_20_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_20,
      O => Inst_Pantalla_vPos_20_1_GYMUX_30486
    );
  Inst_Pantalla_vPos_20_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_20_1_CLKINV_30476
    );
  Inst_Pantalla_vPos_20_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_20_1_CEINV_30475
    );
  Inst_control_led2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_1_GYMUX_30860,
      O => Inst_control_led2_1_DYMUX_30861
    );
  Inst_control_led2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_1_mux0002,
      O => Inst_control_led2_1_GYMUX_30860
    );
  Inst_control_led2_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_1_CLKINVNOT
    );
  Inst_Pantalla_vPos_14_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_14_1_GYMUX_30621,
      O => Inst_Pantalla_vPos_14_1_DYMUX_30622
    );
  Inst_Pantalla_vPos_14_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_14,
      O => Inst_Pantalla_vPos_14_1_GYMUX_30621
    );
  Inst_Pantalla_vPos_14_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_14_1_CLKINV_30611
    );
  Inst_Pantalla_vPos_14_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_14_1_CEINV_30610
    );
  Inst_Pantalla_vPos_15_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_vPos_15_1_GYMUX_30675,
      O => Inst_Pantalla_vPos_15_1_DYMUX_30676
    );
  Inst_Pantalla_vPos_15_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_Mcount_vPos_eqn_15,
      O => Inst_Pantalla_vPos_15_1_GYMUX_30675
    );
  Inst_Pantalla_vPos_15_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_clk25_9717,
      O => Inst_Pantalla_vPos_15_1_CLKINV_30665
    );
  Inst_Pantalla_vPos_15_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_hPos_cmp_eq0000,
      O => Inst_Pantalla_vPos_15_1_CEINV_30664
    );
  Inst_digital_clock_top_Result_4_211 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(1),
      ADR1 => Inst_digital_clock_top_segundos(0),
      ADR2 => Inst_digital_clock_top_segundos(3),
      ADR3 => Inst_digital_clock_top_segundos(2),
      O => Inst_digital_clock_top_Result_4_2_bdd0_pack_2
    );
  Inst_digital_clock_top_segundos_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_4_DXMUX_32148,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_4_CLKINV_32130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_4_SRINV_32131,
      O => Inst_digital_clock_top_segundos(4)
    );
  Inst_digital_clock_top_display_1_mux000041 : X_LUT4
    generic map(
      INIT => X"B8E8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(3),
      ADR1 => Inst_digital_clock_top_hora2(1),
      ADR2 => Inst_digital_clock_top_hora2(2),
      ADR3 => Inst_digital_clock_top_hora2(0),
      O => Inst_digital_clock_top_display_1_mux000041_32186
    );
  Inst_digital_clock_top_contador_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_3_FXMUX_31041,
      O => Inst_digital_clock_top_contador_3_DXMUX_31042
    );
  Inst_digital_clock_top_contador_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_3_FXMUX_31041,
      O => Inst_digital_clock_top_contador_mux0000_3_0
    );
  Inst_digital_clock_top_contador_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_mux0000(3),
      O => Inst_digital_clock_top_contador_3_FXMUX_31041
    );
  Inst_digital_clock_top_contador_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_3_GYMUX_31029,
      O => Inst_digital_clock_top_contador_3_DYMUX_31030
    );
  Inst_digital_clock_top_contador_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_3_GYMUX_31029,
      O => Inst_digital_clock_top_contador_mux0000_2_0
    );
  Inst_digital_clock_top_contador_3_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_mux0000(2),
      O => Inst_digital_clock_top_contador_3_GYMUX_31029
    );
  Inst_digital_clock_top_contador_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_cmp_eq0000,
      O => Inst_digital_clock_top_contador_3_SRINV_31022
    );
  Inst_digital_clock_top_contador_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_contador_3_CLKINV_31021
    );
  Inst_Pantalla_RGB_or0025993_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0022,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR3 => VCC,
      O => N75
    );
  Inst_digital_clock_top_contador_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_cmp_eq0000_pack_1,
      O => Inst_digital_clock_top_contador_cmp_eq0000
    );
  Inst_digital_clock_top_contador_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_0_GYMUX_30960,
      O => Inst_digital_clock_top_contador_0_DYMUX_30961
    );
  Inst_digital_clock_top_contador_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_0_GYMUX_30960,
      O => Inst_digital_clock_top_contador_mux0000(0)
    );
  Inst_digital_clock_top_contador_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_mux0000_0_pack_3,
      O => Inst_digital_clock_top_contador_0_GYMUX_30960
    );
  Inst_digital_clock_top_contador_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_cmp_eq0000,
      O => Inst_digital_clock_top_contador_0_SRINV_30951
    );
  Inst_digital_clock_top_contador_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_contador_0_CLKINV_30950
    );
  Inst_digital_clock_top_contador_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_Madd_contador_addsub0000_cy(1),
      O => Inst_digital_clock_top_Madd_contador_addsub0000_cy_1_0
    );
  Inst_digital_clock_top_contador_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_1_GYMUX_30992,
      O => Inst_digital_clock_top_contador_1_DYMUX_30993
    );
  Inst_digital_clock_top_contador_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_1_GYMUX_30992,
      O => Inst_digital_clock_top_contador_mux0000_1_0
    );
  Inst_digital_clock_top_contador_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_mux0000(1),
      O => Inst_digital_clock_top_contador_1_GYMUX_30992
    );
  Inst_digital_clock_top_contador_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_contador_cmp_eq0000,
      O => Inst_digital_clock_top_contador_1_SRINV_30984
    );
  Inst_digital_clock_top_contador_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_clk_state_9719,
      O => Inst_digital_clock_top_contador_1_CLKINV_30983
    );
  Inst_control_led2_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_6_GYMUX_30934,
      O => Inst_control_led2_6_DYMUX_30935
    );
  Inst_control_led2_6_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_6_mux0002,
      O => Inst_control_led2_6_GYMUX_30934
    );
  Inst_control_led2_6_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2_0_not0001,
      O => Inst_control_led2_6_CLKINVNOT
    );
  Inst_digital_clock_top_display_1_mux000015 : X_LUT4
    generic map(
      INIT => X"B8E8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(2),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => Inst_digital_clock_top_display_1_mux000015_32306
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_9_11817
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_8_11833
    );
  Inst_Pantalla_vPos_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_1_rt_10977
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_3
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_5
    );
  Inst_digital_clock_top_count_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_0_DYMUX_10041,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_0_CLKINV_10024,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_0_SRINV_10025,
      O => Inst_digital_clock_top_count(1)
    );
  Inst_digital_clock_top_count_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_0_DXMUX_10061,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_0_CLKINV_10024,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_0_SRINV_10025,
      O => Inst_digital_clock_top_count(0)
    );
  Inst_digital_clock_top_count_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_2_DXMUX_10113,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_2_CLKINV_10074,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_2_SRINV_10075,
      O => Inst_digital_clock_top_count(2)
    );
  Inst_digital_clock_top_count_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_2_DYMUX_10096,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_2_CLKINV_10074,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_2_SRINV_10075,
      O => Inst_digital_clock_top_count(3)
    );
  Inst_digital_clock_top_count_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_4_DYMUX_10148,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_4_CLKINV_10126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_4_SRINV_10127,
      O => Inst_digital_clock_top_count(5)
    );
  Inst_digital_clock_top_Mcount_count_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcount_count_lut(0)
    );
  Inst_digital_clock_top_count_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_4_DXMUX_10165,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_4_CLKINV_10126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_4_SRINV_10127,
      O => Inst_digital_clock_top_count(4)
    );
  Inst_digital_clock_top_count_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_8_DXMUX_10269,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_8_CLKINV_10230,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_8_SRINV_10231,
      O => Inst_digital_clock_top_count(8)
    );
  Inst_digital_clock_top_count_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_8_DYMUX_10252,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_8_CLKINV_10230,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_8_SRINV_10231,
      O => Inst_digital_clock_top_count(9)
    );
  Inst_digital_clock_top_count_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_6_DXMUX_10217,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_6_CLKINV_10178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_6_SRINV_10179,
      O => Inst_digital_clock_top_count(6)
    );
  Inst_digital_clock_top_count_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_6_DYMUX_10200,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_6_CLKINV_10178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_6_SRINV_10179,
      O => Inst_digital_clock_top_count(7)
    );
  Inst_digital_clock_top_count_15 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_14_DYMUX_10408,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_14_CLKINV_10386,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_14_SRINV_10387,
      O => Inst_digital_clock_top_count(15)
    );
  Inst_digital_clock_top_count_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_10_DXMUX_10321,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_10_CLKINV_10282,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_10_SRINV_10283,
      O => Inst_digital_clock_top_count(10)
    );
  Inst_digital_clock_top_count_11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_10_DYMUX_10304,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_10_CLKINV_10282,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_10_SRINV_10283,
      O => Inst_digital_clock_top_count(11)
    );
  Inst_digital_clock_top_count_13 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_12_DYMUX_10356,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_12_CLKINV_10334,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_12_SRINV_10335,
      O => Inst_digital_clock_top_count(13)
    );
  Inst_digital_clock_top_count_12 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_12_DXMUX_10373,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_12_CLKINV_10334,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_12_SRINV_10335,
      O => Inst_digital_clock_top_count(12)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_1 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => Inst_Pantalla_vPos(7),
      ADR3 => Inst_Pantalla_vPos(8),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_1_10512
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_1
    );
  Inst_digital_clock_top_count_16 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_16_DXMUX_10470,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_16_CLKINV_10437,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_16_SRINV_10438,
      O => Inst_digital_clock_top_count(16)
    );
  Inst_digital_clock_top_count_14 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_14_DXMUX_10425,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_14_CLKINV_10386,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_14_SRINV_10387,
      O => Inst_digital_clock_top_count(14)
    );
  Inst_digital_clock_top_count_17_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_17_rt_10446
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_1_10546
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_1
    );
  Inst_digital_clock_top_count_17 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_count_16_DYMUX_10451,
      CE => VCC,
      CLK => Inst_digital_clock_top_count_16_CLKINV_10437,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_count_16_SRINV_10438,
      O => Inst_digital_clock_top_count(17)
    );
  Inst_Pantalla_vPos_3_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_3_rt_10479
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_1_10560
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_3 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_3_10679
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_1_10620
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_1_10576
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_1_10646
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_1 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_1_10604
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_1_10590
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_110_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_1
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_3
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_2_10770
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => Inst_Pantalla_vPos(5),
      ADR3 => Inst_Pantalla_vPos(6),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_3_10695
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_3_10756
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_4_10826
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_3_10726
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_3_10712
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_3_10786
    );
  Inst_Pantalla_vPos_2_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_4_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_3_10742
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_2
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_4_10843
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(11),
      ADR1 => Inst_Pantalla_vPos(12),
      ADR2 => Inst_Pantalla_vPos(13),
      ADR3 => Inst_Pantalla_vPos(14),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_4_10878
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => Inst_Pantalla_vPos(9),
      ADR3 => Inst_Pantalla_vPos(10),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_4_10892
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(15),
      ADR1 => Inst_Pantalla_vPos(16),
      ADR2 => Inst_Pantalla_vPos(17),
      ADR3 => Inst_Pantalla_vPos(18),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_4_10922
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_4_10859
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(23),
      ADR1 => Inst_Pantalla_vPos(24),
      ADR2 => Inst_Pantalla_vPos(25),
      ADR3 => Inst_Pantalla_vPos(26),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_4_10952
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_5 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => Inst_Pantalla_vPos(5),
      ADR3 => Inst_Pantalla_vPos(6),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_5_11010
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(19),
      ADR1 => Inst_Pantalla_vPos(20),
      ADR2 => Inst_Pantalla_vPos(21),
      ADR3 => Inst_Pantalla_vPos(22),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_4_10908
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(27),
      ADR1 => Inst_Pantalla_vPos(28),
      ADR2 => Inst_Pantalla_vPos(29),
      ADR3 => Inst_Pantalla_vPos(30),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_3_10938
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_6 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_6_12469
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_14
    );
  Inst_Pantalla_vPos_7_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_16_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_13 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_13_12541
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_13
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_12_12485
    );
  Inst_Pantalla_vPos_2_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_16_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_3
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_16 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_16_12525
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_13_12455
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_16_12652
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_14
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_16_12622
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_7 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_7_12667
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_41_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_4
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_15_12682
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_15_12608
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_15_12638
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => Inst_Pantalla_vPos(2),
      ADR3 => Inst_Pantalla_vPos(3),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_17_12724
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_14_12770
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_16_12834
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_17_12818
    );
  Inst_Pantalla_vPos_7_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_7_rt_12784
    );
  Inst_Pantalla_vPos_5_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_17_F
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_16_12804
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_81_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_16 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_16_12877
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_17_12848
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_10 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => Inst_Pantalla_vPos(3),
      ADR3 => Inst_Pantalla_vPos(4),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_10_12892
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_19_13001
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_19
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_15
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_18_13017
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_16
    );
  Inst_Pantalla_vPos_6_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_19_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_18_12987
    );
  Inst_Pantalla_vPos_8_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_19_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_18_13061
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_51_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_5
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_13_1_9041,
      ADR1 => Inst_Pantalla_vPos_14_1_9042,
      ADR2 => Inst_Pantalla_vPos_15_1_9043,
      ADR3 => Inst_Pantalla_vPos_16_1_9044,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_10_13153
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_7 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_3_1_9028,
      ADR1 => Inst_Pantalla_vPos_4_1_9030,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_7_13087
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_10 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_7_1_9034,
      ADR1 => Inst_Pantalla_vPos_8_1_9035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_10_13118
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_2_1_9027,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_12
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_10 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_5_1_9031,
      ADR1 => Inst_Pantalla_vPos_6_1_9033,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_10_13134
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_9_1_9037,
      ADR1 => Inst_Pantalla_vPos_10_1_9038,
      ADR2 => Inst_Pantalla_vPos_11_1_9039,
      ADR3 => Inst_Pantalla_vPos_12_1_9040,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_9_13167
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_9 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_9_13045
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_19_13031
    );
  Inst_Pantalla_vPos_5_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_14_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_21_1_9050,
      ADR1 => Inst_Pantalla_vPos_22_1_9051,
      ADR2 => Inst_Pantalla_vPos_23_1_9052,
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_11_13183
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_25_1_9054,
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_12_13227
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_111_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_11
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_14_13267
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_12
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_17_1_9046,
      ADR1 => Inst_Pantalla_vPos_18_1_9047,
      ADR2 => Inst_Pantalla_vPos_19_1_9048,
      ADR3 => Inst_Pantalla_vPos_20_1_9049,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_12_13197
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_11_13283
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_11 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_29_1_9055,
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_11_13211
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_131_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_13
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_11_13333
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(11),
      ADR1 => Inst_Pantalla_hPos(12),
      ADR2 => Inst_Pantalla_hPos(6),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(1)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_13_13349
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => Inst_Pantalla_hPos(10),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(0)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(10)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_12_13319
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_13_13377
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_14_13363
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_14_13393
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(3)
    );
  Inst_Pantalla_vPos_5_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_1_15_G
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(20),
      ADR2 => Inst_Pantalla_hPos(21),
      ADR3 => Inst_Pantalla_hPos(22),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(4)
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => Inst_Pantalla_hPos(31),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(7)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_13
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_13_13604
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(6)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => Inst_Pantalla_vPos(3),
      ADR3 => Inst_Pantalla_vPos(4),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_15_13554
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(2)
    );
  Inst_Pantalla_hPos_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_hPos_cmp_eq0000_wg_lut(5)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_12 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_3_12_13568
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_12_13618
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_15_13678
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_18 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => Inst_Pantalla_vPos(2),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_18_13719
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_15_13648
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_9 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_9_13706
    );
  Inst_Pantalla_vPos_8_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_18_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_141_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_14
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_14_13634
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_14_13662
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_18_13844
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_17 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_17_13828
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_18_13814
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_15 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => Inst_Pantalla_vPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_15_13752
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_15_13770
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_171_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_17
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_17_13800
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_1_Q
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_14_13784
    );
  Inst_digital_clock_top_refresh_count_5_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_5_rt_13883
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(9),
      ADR1 => Inst_digital_clock_top_refresh_count(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_4_Q_13948
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => Inst_Pantalla_hPos(6),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(0)
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(11),
      ADR1 => Inst_digital_clock_top_refresh_count(12),
      ADR2 => Inst_digital_clock_top_refresh_count(13),
      ADR3 => Inst_digital_clock_top_refresh_count(14),
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_5_Q_13934
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => Inst_Pantalla_hPos(9),
      ADR3 => Inst_Pantalla_hPos(10),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(1)
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(15),
      ADR1 => Inst_digital_clock_top_refresh_count(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_6_Q_13961
    );
  Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Mcompar_refresh_count_cmp_lt0000_lut_3_Q
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(15),
      ADR1 => Inst_Pantalla_hPos(16),
      ADR2 => Inst_Pantalla_hPos(17),
      ADR3 => Inst_Pantalla_hPos(18),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(3)
    );
  Inst_digital_clock_top_refresh_count_7_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_7_rt_13916
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(11),
      ADR1 => Inst_Pantalla_hPos(12),
      ADR2 => Inst_Pantalla_hPos(13),
      ADR3 => Inst_Pantalla_hPos(14),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(2)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(23),
      ADR1 => Inst_Pantalla_hPos(24),
      ADR2 => Inst_Pantalla_hPos(25),
      ADR3 => Inst_Pantalla_hPos(26),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(5)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(27),
      ADR1 => Inst_Pantalla_hPos(28),
      ADR2 => Inst_Pantalla_hPos(29),
      ADR3 => Inst_Pantalla_hPos(30),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(6)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_1
    );
  Inst_Pantalla_hPos_5_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_5_rt_14175
    );
  Inst_Pantalla_hPos_3_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_3_rt_14144
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(7)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(19),
      ADR1 => Inst_Pantalla_hPos(20),
      ADR2 => Inst_Pantalla_hPos(21),
      ADR3 => Inst_Pantalla_hPos(22),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(4)
    );
  Inst_Pantalla_hPos_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_1_rt_14111
    );
  Inst_Pantalla_hPos_7_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_7_rt_14206
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(12)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(13)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(10)
    );
  Inst_Pantalla_vPos_6_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(8)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(11)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(9)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_1_14192
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut(11)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(10)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => Inst_Pantalla_vPos(4),
      ADR3 => Inst_Pantalla_vPos(5),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(0)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(5)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(2)
    );
  Inst_Pantalla_vPos_8_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(6)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(9)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(7)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(4)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(8)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_1
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_1_14573
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => Inst_Pantalla_hPos(5),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_1_14526
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_1_14539
    );
  Inst_Pantalla_hPos_7_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_1_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_1
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_1_14587
    );
  Inst_Pantalla_hPos_1_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_1_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(9)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_10_12031
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_1_14617
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_7_11967
    );
  Inst_Pantalla_vPos_6_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_5_10_G
    );
  Inst_Pantalla_vPos_8_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_7_10_G
    );
  Inst_Pantalla_vPos_3_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_3_10_G
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_9_12017
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_10
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_4_1_9030,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_9
    );
  Inst_Pantalla_vPos_5_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_5_1_9031,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_5_1_rt_12146
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_9 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_7_1_9034,
      ADR1 => Inst_Pantalla_vPos_8_1_9035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_9_12178
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_1_12091
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_14_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(14)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_11
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_9_12061
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut(13)
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_6 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_1_1_9026,
      ADR1 => Inst_Pantalla_vPos_2_1_9027,
      ADR2 => Inst_Pantalla_vPos_3_1_9028,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_1_6_12118
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_4_12047
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_17_1_9046,
      ADR1 => Inst_Pantalla_vPos_18_1_9047,
      ADR2 => Inst_Pantalla_vPos_19_1_9048,
      ADR3 => Inst_Pantalla_vPos_20_1_9049,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_8_11_12258
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_5 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_29_1_9055,
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_11_5_12272
    );
  Inst_Pantalla_vPos_2_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_2_rt_12314
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_0_13_12328
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_25_1_9054,
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_10_10_12288
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_21_1_9050,
      ADR1 => Inst_Pantalla_vPos_22_1_9051,
      ADR2 => Inst_Pantalla_vPos_23_1_9052,
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_10_12244
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_9_1_9037,
      ADR1 => Inst_Pantalla_vPos_10_1_9038,
      ADR2 => Inst_Pantalla_vPos_11_1_9039,
      ADR3 => Inst_Pantalla_vPos_12_1_9040,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_11_12228
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_12_2
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_6_1_9033,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_8
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_13_1_9041,
      ADR1 => Inst_Pantalla_vPos_14_1_9042,
      ADR2 => Inst_Pantalla_vPos_15_1_9043,
      ADR3 => Inst_Pantalla_vPos_16_1_9044,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_10_12214
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_4_10
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_6_13_12425
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_9_12_12441
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_11 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_2_11_12361
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_5_11_12375
    );
  Inst_Pantalla_vPos_5_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_5_rt_12344
    );
  Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_lut_7_12_12411
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_11 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_11_17848
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => Inst_Pantalla_hPos(3),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_11_17816
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_9_17866
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_4_17803
    );
  Inst_Pantalla_hPos_9_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_11_G
    );
  Inst_Pantalla_vPos_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_31_rt_17776
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_12
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_11_17910
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_8_17880
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_11_17896
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_11_17940
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_101_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_5 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_5_17966
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_8_17996
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_12
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_9_16979
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => Inst_Pantalla_hPos(3),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_9_16885
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_6_16949
    );
  Inst_Pantalla_hPos_4_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_9_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_9_16965
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_7_16935
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_8 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_8_16993
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_7 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_7_16900
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_7_16855
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_9 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_9_16916
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_10_17131
    );
  Inst_Pantalla_hPos_9_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_10_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_81_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_8
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_10
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_3 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_3_17036
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => Inst_Pantalla_hPos(8),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_10_17084
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_9_17009
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_8_17101
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_7_17115
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_91_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_9
    );
  Inst_Pantalla_Mcount_vPos_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_lut(0)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_9
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_10_17145
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_10_17175
    );
  Inst_Pantalla_hPos_9_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_12_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_10_24825
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_4 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => Inst_Pantalla_vPos(1),
      ADR2 => Inst_Pantalla_vPos(2),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_4_24713
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_11_24795
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_11_24809
    );
  Inst_Pantalla_vPos_5_rt_9 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_11_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_7 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_7_24776
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_7_24684
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_10
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_10 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_10_24700
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_11_24762
    );
  Inst_Pantalla_vPos_3_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_12_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_2_26697
    );
  Inst_Pantalla_vPos_1_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_12_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_12
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_10_24839
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_71_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_11
    );
  Inst_Pantalla_vPos_5_rt_10 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_12_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_8 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_8_24867
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_1 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_1_25082
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_11_25023
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_9_25053
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_12_24975
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_11_25009
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_8_25039
    );
  Inst_Pantalla_vPos_7_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_11_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_12
    );
  Inst_Pantalla_vPos_4_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_4_rt
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_91_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_12 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => Inst_Pantalla_vPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_12_25125
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => Inst_Pantalla_vPos(9),
      ADR2 => Inst_Pantalla_vPos(10),
      ADR3 => Inst_Pantalla_vPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_13_25158
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => Inst_Pantalla_vPos(13),
      ADR2 => Inst_Pantalla_vPos(14),
      ADR3 => Inst_Pantalla_vPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_12_25206
    );
  Inst_Pantalla_vPos_7_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_13_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => Inst_Pantalla_vPos(25),
      ADR2 => Inst_Pantalla_vPos(26),
      ADR3 => Inst_Pantalla_vPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_12_25222
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => Inst_Pantalla_vPos(17),
      ADR2 => Inst_Pantalla_vPos(18),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_13_25192
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_5 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_5_25109
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => Inst_Pantalla_vPos(21),
      ADR2 => Inst_Pantalla_vPos(22),
      ADR3 => Inst_Pantalla_vPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_12_25236
    );
  Inst_Pantalla_vPos_2_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_15_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_14
    );
  Inst_Pantalla_vPos_4_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_15_F
    );
  Inst_Pantalla_vPos_8_rt_10 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_7_14_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_15
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_10 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => Inst_Pantalla_vPos(29),
      ADR2 => Inst_Pantalla_vPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_10_25265
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_15_25372
    );
  Inst_Pantalla_vPos_6_rt_7 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_15_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_14
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_13_25524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_14_25406
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_10_25436
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => Inst_Pantalla_vPos(5),
      ADR2 => Inst_Pantalla_vPos(6),
      ADR3 => Inst_Pantalla_vPos(7),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_13_25496
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_14_25420
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_2 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_2_25478
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_6 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => Inst_Pantalla_vPos(3),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_0_6_25507
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_11_25450
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_2
    );
  Inst_Pantalla_vPos_8_rt_11 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_14_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_131_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_13
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_13_25602
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_14_25588
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_13_25630
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_8_25572
    );
  Inst_Pantalla_Mcount_hPos_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_lut(0)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_14_25558
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_3_26713
    );
  Inst_Pantalla_hPos_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_31_rt_26219
    );
  Inst_Pantalla_hPos_9_rt_21 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(0)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(5)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(6)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(3)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(4)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(8)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(11),
      ADR1 => Inst_Pantalla_vPos(12),
      ADR2 => Inst_Pantalla_vPos(6),
      ADR3 => Inst_Pantalla_vPos(13),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(1)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(2)
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut(7)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => Inst_Pantalla_vPos(7),
      ADR3 => Inst_Pantalla_vPos(10),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(0)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(14),
      ADR1 => Inst_Pantalla_vPos(15),
      ADR2 => Inst_Pantalla_vPos(5),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(2)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => Inst_Pantalla_vPos(0),
      ADR3 => Inst_Pantalla_vPos(31),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(7)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(26),
      ADR1 => Inst_Pantalla_vPos(27),
      ADR2 => Inst_Pantalla_vPos(1),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(6)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_2
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(4),
      ADR3 => Inst_Pantalla_vPos(19),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(3)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_2_26530
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => Inst_Pantalla_vPos(20),
      ADR2 => Inst_Pantalla_vPos(21),
      ADR3 => Inst_Pantalla_vPos(22),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(4)
    );
  Inst_Pantalla_vPos_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(23),
      ADR2 => Inst_Pantalla_vPos(24),
      ADR3 => Inst_Pantalla_vPos(25),
      O => Inst_Pantalla_vPos_cmp_eq0000_wg_lut(5)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_1 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_1_26512
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_2_26593
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_110_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_1_26577
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_3 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => Inst_Pantalla_hPos(8),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_3_26654
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_2_26563
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_1_26607
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_1 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_1_26636
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_2 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => Inst_Pantalla_hPos(3),
      ADR3 => Inst_Pantalla_hPos(4),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_2_26665
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_1_26544
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_3_26683
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_9_1_9037,
      ADR1 => Inst_Pantalla_vPos_10_1_9038,
      ADR2 => Inst_Pantalla_vPos_11_1_9039,
      ADR3 => Inst_Pantalla_vPos_12_1_9040,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_8_24182
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_5 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_7_1_9034,
      ADR1 => Inst_Pantalla_vPos_8_1_9035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_5_24196
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_13_1_9041,
      ADR1 => Inst_Pantalla_vPos_14_1_9042,
      ADR2 => Inst_Pantalla_vPos_15_1_9043,
      ADR3 => Inst_Pantalla_vPos_16_1_9044,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_8_24229
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_17_1_9046,
      ADR1 => Inst_Pantalla_vPos_18_1_9047,
      ADR2 => Inst_Pantalla_vPos_19_1_9048,
      ADR3 => Inst_Pantalla_vPos_20_1_9049,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_8_24215
    );
  Inst_Pantalla_vPos_5_1_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_5_1_9031,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_8_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_21_1_9050,
      ADR1 => Inst_Pantalla_vPos_22_1_9051,
      ADR2 => Inst_Pantalla_vPos_23_1_9052,
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_7_24259
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_25_1_9054,
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_7_24245
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_6_1_9033,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_41_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_4
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_9 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_9_24410
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_8_24429
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_9_24396
    );
  Inst_Pantalla_vPos_5_rt_7 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_5_9_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_5 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => Inst_Pantalla_vPos(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_2_5_24348
    );
  Inst_Pantalla_vPos_0_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_vPos_0_rt_24314
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_5 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos_29_1_9055,
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_5_24287
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_3_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_5_24459
    );
  Inst_Pantalla_vPos_5_rt_8 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_3_10_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_10_6_24473
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_12_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => Inst_Pantalla_vPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(12)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_8_24443
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_13_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut(13)
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => Inst_Pantalla_vPos(2),
      ADR2 => Inst_Pantalla_vPos(3),
      ADR3 => Inst_Pantalla_vPos(4),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_1_9_24517
    );
  Inst_Pantalla_vPos_0_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_cy_1_10_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => Inst_Pantalla_vPos(14),
      ADR2 => Inst_Pantalla_vPos(15),
      ADR3 => Inst_Pantalla_vPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_6_10_24626
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_6 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => Inst_Pantalla_vPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_4_6_24593
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => Inst_Pantalla_vPos(10),
      ADR2 => Inst_Pantalla_vPos(11),
      ADR3 => Inst_Pantalla_vPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_5_10_24579
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => Inst_Pantalla_vPos(26),
      ADR2 => Inst_Pantalla_vPos(27),
      ADR3 => Inst_Pantalla_vPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_9_9_24642
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => Inst_Pantalla_vPos(18),
      ADR2 => Inst_Pantalla_vPos(19),
      ADR3 => Inst_Pantalla_vPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_7_10_24612
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => Inst_Pantalla_vPos(22),
      ADR2 => Inst_Pantalla_vPos(23),
      ADR3 => Inst_Pantalla_vPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_8_9_24656
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_61_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0002_lut_11_6
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_10 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_10_20890
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_8_20817
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_7_20803
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_9_20773
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_6 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => Inst_Pantalla_hPos(3),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_6_20875
    );
  Inst_Pantalla_hPos_5_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_11_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_4 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_4_20845
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_7_20787
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_3
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_9_20986
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_81_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_12
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_41_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_4
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_11_20922
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_11_20956
    );
  Inst_Pantalla_hPos_9_rt_12 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_11_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_9_20970
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_5
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_10_21000
    );
  Inst_Pantalla_hPos_0_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_0_rt_21055
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_10_21170
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_11
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_8_21120
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_12_21136
    );
  Inst_Pantalla_hPos_9_rt_13 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_11_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_12 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => Inst_Pantalla_hPos(8),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_12_21105
    );
  Inst_Pantalla_hPos_2_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_12_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_11_21184
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_13_21258
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_13_21319
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_12 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_12_21286
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_5_21200
    );
  Inst_Pantalla_hPos_9_rt_14 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_13_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_6_21214
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_2
    );
  Inst_Pantalla_hPos_6_rt_6 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_13_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_7 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => Inst_Pantalla_hPos(3),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_7_21271
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_14_21439
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_11_21383
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_61_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_6
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_13_21353
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_12_21397
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_10_21367
    );
  Inst_Pantalla_hPos_3_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_14_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_13 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_13_21469
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_11_21550
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_14_21502
    );
  Inst_Pantalla_hPos_6_rt_7 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_14_F
    );
  Inst_Pantalla_hPos_9_rt_15 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_14_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_14_21536
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_12_21566
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_13_21580
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_71_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_7
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_7 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_7_21669
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_15_21685
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_12_21733
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_15_21719
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_13 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_13_21749
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_14_21763
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => Inst_Pantalla_hPos(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_8_21636
    );
  Inst_Pantalla_hPos_9_rt_16 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_15_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_15 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_15_21623
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_14 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_14_21653
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_21_19213
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_19 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_19_19075
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_191_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_19
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_14_19179
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_14
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_12 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_12_19120
    );
  Inst_Pantalla_hPos_8_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_22_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(0),
      ADR1 => Inst_Pantalla_hPos(1),
      ADR2 => Inst_Pantalla_hPos(2),
      ADR3 => Inst_Pantalla_hPos(3),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_22_19133
    );
  Inst_Pantalla_hPos_6_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_22_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_21 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_21_19091
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_13 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => Inst_Pantalla_hPos(7),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_13_19300
    );
  Inst_Pantalla_hPos_9_rt_8 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_23_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_131_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_13
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_20_19243
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_23
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_21
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_20 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_20_19285
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_22_19257
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_22_19227
    );
  Inst_Pantalla_hPos_7_rt_3 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_1_24_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_18_19379
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_23_19409
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_15 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_15_19365
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_24 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => Inst_Pantalla_hPos(5),
      ADR2 => Inst_Pantalla_hPos(6),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_24_19480
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_21
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_211_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_21
    );
  Inst_Pantalla_hPos_9_rt_9 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_24_G
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_22 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_22_19395
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_23_19439
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_22
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_16_19531
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_24 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_24_19605
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_221_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_22
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_22
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_8 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_8_19632
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_19_19545
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_24 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_24_19575
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_23_19561
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_17 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_17_19678
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_161_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_16
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_16_19727
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_10 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_10_19697
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_17 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_17_19645
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_16
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_14 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_14_19711
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_17_19771
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_17_19741
    );
  Inst_Pantalla_hPos_9_rt_10 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_3_17_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_9
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_0_1_9252,
      ADR1 => Inst_Pantalla_hPos_1_1_9253,
      ADR2 => Inst_Pantalla_hPos_2_1_9254,
      ADR3 => Inst_Pantalla_hPos_3_1_9347,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_18_19813
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => Inst_Pantalla_hPos(19),
      ADR2 => Inst_Pantalla_hPos(20),
      ADR3 => Inst_Pantalla_hPos(21),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_17_19893
    );
  Inst_Pantalla_hPos_9_rt_11 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_5_18_F
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => Inst_Pantalla_hPos(15),
      ADR2 => Inst_Pantalla_hPos(16),
      ADR3 => Inst_Pantalla_hPos(17),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_18_19907
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_9 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_4_1_9349,
      ADR1 => Inst_Pantalla_hPos_5_1_9350,
      ADR2 => Inst_Pantalla_hPos(6),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_9_19801
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_10
    );
  Inst_Pantalla_hPos_7_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_7_1_9352,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_7_1_rt_19842
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_17 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => Inst_Pantalla_hPos(27),
      ADR2 => Inst_Pantalla_hPos(28),
      ADR3 => Inst_Pantalla_hPos(29),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_9_17_19923
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_11 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => Inst_Pantalla_hPos(11),
      ADR2 => Inst_Pantalla_hPos(12),
      ADR3 => Inst_Pantalla_hPos(13),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_11_19859
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_10 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_1_10_19982
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_18 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => Inst_Pantalla_hPos(23),
      ADR2 => Inst_Pantalla_hPos(24),
      ADR3 => Inst_Pantalla_hPos(25),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_18_19937
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_5_12_20044
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_16 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_4_16_20058
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_111_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_11_11
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_19 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_2_19_20028
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_12 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_3_12_20014
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_19 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_7_19_20073
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => Inst_Pantalla_hPos(4),
      ADR3 => Inst_Pantalla_hPos(5),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_0_20_19995
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_10_17
    );
  Inst_Pantalla_hPos_6_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_4_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_4_20208
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_201_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_8_20
    );
  Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_20 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_lut_6_20_20088
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_4
    );
  Inst_Pantalla_hPos_2_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_4_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_4
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_4
    );
  Inst_Pantalla_hPos_4_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_4_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_1_20286
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_1 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_12_1_20314
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_2_20242
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_2_1_9254,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_7
    );
  Inst_Pantalla_hPos_1_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos_1_1_9253,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_hPos_1_1_rt_20341
    );
  Inst_Pantalla_hPos_7_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_7_G
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_1_20272
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_3 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_3_20256
    );
  Inst_Pantalla_hPos_8_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_7_3_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_13_1
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => Inst_Pantalla_hPos(25),
      ADR2 => Inst_Pantalla_hPos(26),
      ADR3 => Inst_Pantalla_hPos(27),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_6_20467
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_8
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_5 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => Inst_Pantalla_hPos(29),
      ADR2 => Inst_Pantalla_hPos(30),
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_5_20452
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => Inst_Pantalla_hPos(21),
      ADR2 => Inst_Pantalla_hPos(22),
      ADR3 => Inst_Pantalla_hPos(23),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_7_20423
    );
  Inst_Pantalla_hPos_1_rt_4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_1_8_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => Inst_Pantalla_hPos(13),
      ADR2 => Inst_Pantalla_hPos(14),
      ADR3 => Inst_Pantalla_hPos(15),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_7_20393
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_5 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => Inst_Pantalla_hPos(5),
      ADR3 => Inst_Pantalla_hPos(6),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_5_20377
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => Inst_Pantalla_hPos(9),
      ADR2 => Inst_Pantalla_hPos(10),
      ADR3 => Inst_Pantalla_hPos(11),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_5_20407
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_5 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => Inst_Pantalla_hPos(17),
      ADR2 => Inst_Pantalla_hPos(18),
      ADR3 => Inst_Pantalla_hPos(19),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_5_20437
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => Inst_Pantalla_hPos(18),
      ADR2 => Inst_Pantalla_hPos(19),
      ADR3 => Inst_Pantalla_hPos(20),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_7_8_20590
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => Inst_Pantalla_hPos(26),
      ADR2 => Inst_Pantalla_hPos(27),
      ADR3 => Inst_Pantalla_hPos(28),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_9_6_20620
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_6 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => Inst_Pantalla_hPos(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_4_6_20571
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_11_2
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => Inst_Pantalla_hPos(14),
      ADR2 => Inst_Pantalla_hPos(15),
      ADR3 => Inst_Pantalla_hPos(16),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_6_6_20604
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_7 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => Inst_Pantalla_hPos(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_7_20524
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_8 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_8_20557
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_7 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => Inst_Pantalla_hPos(22),
      ADR2 => Inst_Pantalla_hPos(23),
      ADR3 => Inst_Pantalla_hPos(24),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_8_7_20634
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_6 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => Inst_Pantalla_hPos(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_2_6_20540
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_4 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => Inst_Pantalla_hPos(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_0_4_20690
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_1_9
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_9 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => Inst_Pantalla_hPos(10),
      ADR2 => Inst_Pantalla_hPos(11),
      ADR3 => Inst_Pantalla_hPos(12),
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_5_9_20739
    );
  Inst_Pantalla_hPos_8_rt_5 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_5_9_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_3 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => Inst_Pantalla_hPos(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_10_3_20662
    );
  Inst_Pantalla_hPos_5_rt_2 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_cy_3_9_F
    );
  Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_8 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => Inst_Pantalla_hPos(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcompar_RGB_cmp_ge0000_lut_3_8_20706
    );
  Inst_Pantalla_Mcount_vPos_eqn_111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_11_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_11
    );
  Inst_Pantalla_Mcount_vPos_eqn_201 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_20_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_20
    );
  Inst_Pantalla_vPos_20_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_20_1_DYMUX_30487,
      CE => Inst_Pantalla_vPos_20_1_CEINV_30475,
      CLK => Inst_Pantalla_vPos_20_1_CLKINV_30476,
      SET => GND,
      RST => Inst_Pantalla_vPos_20_1_FFY_RSTAND_30493,
      O => Inst_Pantalla_vPos_20_1_9049
    );
  Inst_Pantalla_vPos_20_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_20_1_FFY_RSTAND_30493
    );
  Inst_Pantalla_Mcount_vPos_eqn_101 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_10_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_10
    );
  Inst_Pantalla_HSYNC : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_HSYNC_DYMUX_30384,
      CE => VCC,
      CLK => Inst_Pantalla_HSYNC_CLKINV_30373,
      SET => GND,
      RST => Inst_Pantalla_HSYNC_FFY_RSTAND_30389,
      O => Inst_Pantalla_HSYNC_9686
    );
  Inst_Pantalla_HSYNC_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_HSYNC_FFY_RSTAND_30389
    );
  Inst_Pantalla_VSYNC : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_VSYNC_DYMUX_30407,
      CE => VCC,
      CLK => Inst_Pantalla_VSYNC_CLKINV_30396,
      SET => GND,
      RST => Inst_Pantalla_VSYNC_FFY_RSTAND_30412,
      O => Inst_Pantalla_VSYNC_9695
    );
  Inst_Pantalla_VSYNC_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_VSYNC_FFY_RSTAND_30412
    );
  Inst_Pantalla_vPos_9_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_9_1_DYMUX_30360,
      CE => Inst_Pantalla_vPos_9_1_CEINV_30348,
      CLK => Inst_Pantalla_vPos_9_1_CLKINV_30349,
      SET => GND,
      RST => Inst_Pantalla_vPos_9_1_FFY_RSTAND_30366,
      O => Inst_Pantalla_vPos_9_1_9037
    );
  Inst_Pantalla_vPos_9_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_9_1_FFY_RSTAND_30366
    );
  Inst_Pantalla_VSYNC_or00001 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_Pantalla_Mcompar_VSYNC_cmp_le0000_cy_10_Q,
      ADR1 => Inst_Pantalla_VSYNC_cmp_le0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_VSYNC_or0000
    );
  Inst_Pantalla_Mcount_vPos_eqn_91 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_9_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_9
    );
  Inst_Pantalla_vPos_10_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_10_1_DYMUX_30433,
      CE => Inst_Pantalla_vPos_10_1_CEINV_30421,
      CLK => Inst_Pantalla_vPos_10_1_CLKINV_30422,
      SET => GND,
      RST => Inst_Pantalla_vPos_10_1_FFY_RSTAND_30439,
      O => Inst_Pantalla_vPos_10_1_9038
    );
  Inst_Pantalla_vPos_10_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_10_1_FFY_RSTAND_30439
    );
  Inst_Pantalla_vPos_11_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_11_1_DYMUX_30460,
      CE => Inst_Pantalla_vPos_11_1_CEINV_30448,
      CLK => Inst_Pantalla_vPos_11_1_CLKINV_30449,
      SET => GND,
      RST => Inst_Pantalla_vPos_11_1_FFY_RSTAND_30466,
      O => Inst_Pantalla_vPos_11_1_9039
    );
  Inst_Pantalla_vPos_11_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_11_1_FFY_RSTAND_30466
    );
  Inst_Pantalla_HSYNC_or00001 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_Pantalla_Mcompar_videoOn_cmp_le0000_cy_10_14,
      ADR1 => Inst_Pantalla_HSYNC_cmp_le0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_HSYNC_or0000
    );
  Inst_Pantalla_vPos_21_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_21_1_DYMUX_30541,
      CE => Inst_Pantalla_vPos_21_1_CEINV_30529,
      CLK => Inst_Pantalla_vPos_21_1_CLKINV_30530,
      SET => GND,
      RST => Inst_Pantalla_vPos_21_1_FFY_RSTAND_30547,
      O => Inst_Pantalla_vPos_21_1_9050
    );
  Inst_Pantalla_vPos_21_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_21_1_FFY_RSTAND_30547
    );
  Inst_Pantalla_vPos_22_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_22_1_DYMUX_30595,
      CE => Inst_Pantalla_vPos_22_1_CEINV_30583,
      CLK => Inst_Pantalla_vPos_22_1_CLKINV_30584,
      SET => GND,
      RST => Inst_Pantalla_vPos_22_1_FFY_RSTAND_30601,
      O => Inst_Pantalla_vPos_22_1_9051
    );
  Inst_Pantalla_vPos_22_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_22_1_FFY_RSTAND_30601
    );
  Inst_Pantalla_vPos_14_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_14_1_DYMUX_30622,
      CE => Inst_Pantalla_vPos_14_1_CEINV_30610,
      CLK => Inst_Pantalla_vPos_14_1_CLKINV_30611,
      SET => GND,
      RST => Inst_Pantalla_vPos_14_1_FFY_RSTAND_30628,
      O => Inst_Pantalla_vPos_14_1_9042
    );
  Inst_Pantalla_vPos_14_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_14_1_FFY_RSTAND_30628
    );
  Inst_Pantalla_Mcount_vPos_eqn_131 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_13_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_13
    );
  Inst_Pantalla_vPos_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_27_DXMUX_31701,
      CE => Inst_Pantalla_vPos_27_CEINV_31672,
      CLK => Inst_Pantalla_vPos_27_CLKINV_31673,
      SET => GND,
      RST => Inst_Pantalla_vPos_27_SRINV_31674,
      O => Inst_Pantalla_vPos(27)
    );
  Inst_Pantalla_Mcount_vPos_eqn_211 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_21_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_21
    );
  Inst_Pantalla_vPos_12_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_12_1_DYMUX_30514,
      CE => Inst_Pantalla_vPos_12_1_CEINV_30502,
      CLK => Inst_Pantalla_vPos_12_1_CLKINV_30503,
      SET => GND,
      RST => Inst_Pantalla_vPos_12_1_FFY_RSTAND_30520,
      O => Inst_Pantalla_vPos_12_1_9040
    );
  Inst_Pantalla_vPos_12_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_12_1_FFY_RSTAND_30520
    );
  Inst_Pantalla_Mcount_vPos_eqn_141 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_14_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_14
    );
  Inst_Pantalla_vPos_13_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_13_1_DYMUX_30568,
      CE => Inst_Pantalla_vPos_13_1_CEINV_30556,
      CLK => Inst_Pantalla_vPos_13_1_CLKINV_30557,
      SET => GND,
      RST => Inst_Pantalla_vPos_13_1_FFY_RSTAND_30574,
      O => Inst_Pantalla_vPos_13_1_9041
    );
  Inst_Pantalla_vPos_13_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_13_1_FFY_RSTAND_30574
    );
  Inst_Pantalla_Mcount_vPos_eqn_121 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_12_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_12
    );
  Inst_Pantalla_Mcount_vPos_eqn_221 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_22_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_22
    );
  Inst_Pantalla_Mcount_vPos_eqn_231 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_23_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_23
    );
  Inst_Pantalla_Mcount_vPos_eqn_251 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_25_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_25
    );
  Inst_Pantalla_vPos_15_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_15_1_DYMUX_30676,
      CE => Inst_Pantalla_vPos_15_1_CEINV_30664,
      CLK => Inst_Pantalla_vPos_15_1_CLKINV_30665,
      SET => GND,
      RST => Inst_Pantalla_vPos_15_1_FFY_RSTAND_30682,
      O => Inst_Pantalla_vPos_15_1_9043
    );
  Inst_Pantalla_vPos_15_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_15_1_FFY_RSTAND_30682
    );
  Inst_Pantalla_vPos_17_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_17_1_DYMUX_30757,
      CE => Inst_Pantalla_vPos_17_1_CEINV_30745,
      CLK => Inst_Pantalla_vPos_17_1_CLKINV_30746,
      SET => GND,
      RST => Inst_Pantalla_vPos_17_1_FFY_RSTAND_30763,
      O => Inst_Pantalla_vPos_17_1_9046
    );
  Inst_Pantalla_vPos_17_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_17_1_FFY_RSTAND_30763
    );
  Inst_Pantalla_Mcount_vPos_eqn_151 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_15_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_15
    );
  Inst_Pantalla_vPos_25_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_25_1_DYMUX_30730,
      CE => Inst_Pantalla_vPos_25_1_CEINV_30718,
      CLK => Inst_Pantalla_vPos_25_1_CLKINV_30719,
      SET => GND,
      RST => Inst_Pantalla_vPos_25_1_FFY_RSTAND_30736,
      O => Inst_Pantalla_vPos_25_1_9054
    );
  Inst_Pantalla_vPos_25_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_25_1_FFY_RSTAND_30736
    );
  Inst_Pantalla_Mcount_vPos_eqn_171 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_17_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_17
    );
  Inst_Pantalla_vPos_23_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_23_1_DYMUX_30649,
      CE => Inst_Pantalla_vPos_23_1_CEINV_30637,
      CLK => Inst_Pantalla_vPos_23_1_CLKINV_30638,
      SET => GND,
      RST => Inst_Pantalla_vPos_23_1_FFY_RSTAND_30655,
      O => Inst_Pantalla_vPos_23_1_9052
    );
  Inst_Pantalla_vPos_23_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_23_1_FFY_RSTAND_30655
    );
  Inst_Pantalla_Mcount_vPos_eqn_161 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_16_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_16
    );
  Inst_Pantalla_vPos_16_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_16_1_DYMUX_30703,
      CE => Inst_Pantalla_vPos_16_1_CEINV_30691,
      CLK => Inst_Pantalla_vPos_16_1_CLKINV_30692,
      SET => GND,
      RST => Inst_Pantalla_vPos_16_1_FFY_RSTAND_30709,
      O => Inst_Pantalla_vPos_16_1_9044
    );
  Inst_Pantalla_vPos_16_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_16_1_FFY_RSTAND_30709
    );
  Inst_control_led2_3_mux00021 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => dorfel_0_Q,
      ADR1 => Inst_control_N3,
      ADR2 => dorfel_2_0,
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_3_mux0002
    );
  Inst_control_led2_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_3_DXMUX_30897,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_3_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(3)
    );
  Inst_Pantalla_vPos_18_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_18_1_DYMUX_30784,
      CE => Inst_Pantalla_vPos_18_1_CEINV_30772,
      CLK => Inst_Pantalla_vPos_18_1_CLKINV_30773,
      SET => GND,
      RST => Inst_Pantalla_vPos_18_1_FFY_RSTAND_30790,
      O => Inst_Pantalla_vPos_18_1_9047
    );
  Inst_Pantalla_vPos_18_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_18_1_FFY_RSTAND_30790
    );
  Inst_Pantalla_Mcount_vPos_eqn_291 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_29_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_29
    );
  Inst_control_led2_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_3_DYMUX_30886,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_2_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(2)
    );
  Inst_Pantalla_vPos_29_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_29_1_DYMUX_30838,
      CE => Inst_Pantalla_vPos_29_1_CEINV_30826,
      CLK => Inst_Pantalla_vPos_29_1_CLKINV_30827,
      SET => GND,
      RST => Inst_Pantalla_vPos_29_1_FFY_RSTAND_30844,
      O => Inst_Pantalla_vPos_29_1_9055
    );
  Inst_Pantalla_vPos_29_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_29_1_FFY_RSTAND_30844
    );
  Inst_control_led2_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_1_DYMUX_30861,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_1_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(1)
    );
  Inst_Pantalla_vPos_19_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_19_1_DYMUX_30811,
      CE => Inst_Pantalla_vPos_19_1_CEINV_30799,
      CLK => Inst_Pantalla_vPos_19_1_CLKINV_30800,
      SET => GND,
      RST => Inst_Pantalla_vPos_19_1_FFY_RSTAND_30817,
      O => Inst_Pantalla_vPos_19_1_9048
    );
  Inst_Pantalla_vPos_19_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_19_1_FFY_RSTAND_30817
    );
  Inst_control_led2_2_mux00021 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => Inst_control_N3,
      ADR1 => dorfel_2_0,
      ADR2 => dorfel_0_Q,
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_2_mux0002
    );
  Inst_control_led2_1_mux00021 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => dorfel_0_Q,
      ADR1 => Inst_control_N01_0,
      ADR2 => dorfel_2_0,
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_1_mux0002
    );
  Inst_Pantalla_Mcount_vPos_eqn_191 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_19_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_19
    );
  Inst_control_led2_4_mux00021 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => Inst_control_N01_0,
      ADR1 => dorfel_2_0,
      ADR2 => dorfel_0_Q,
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_4_mux0002
    );
  Inst_Pantalla_Mcount_vPos_eqn_181 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_18_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_18
    );
  Inst_control_led2_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_4_DYMUX_30916,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_4_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(4)
    );
  Inst_digital_clock_top_min2_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"6A6A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(0),
      ADR2 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR3 => VCC,
      O => Inst_digital_clock_top_min2_mux0000(1)
    );
  Inst_control_led2_6_mux00021 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => Inst_control_N3,
      ADR1 => dorfel_2_0,
      ADR2 => dorfel_0_Q,
      ADR3 => Inst_control_N11_0,
      O => Inst_control_led2_6_mux0002
    );
  Inst_digital_clock_top_contador_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR1 => Inst_digital_clock_top_contador(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_contador_mux0000_0_pack_3
    );
  Inst_digital_clock_top_Madd_contador_addsub0000_cy_1_11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(1),
      ADR1 => Inst_digital_clock_top_contador(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Madd_contador_addsub0000_cy(1)
    );
  Inst_digital_clock_top_contador_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_contador_1_DYMUX_30993,
      CE => VCC,
      CLK => Inst_digital_clock_top_contador_1_CLKINV_30983,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_contador_1_SRINV_30984,
      O => Inst_digital_clock_top_contador(1)
    );
  Inst_digital_clock_top_contador_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(2),
      ADR1 => Inst_digital_clock_top_contador(1),
      ADR2 => Inst_digital_clock_top_contador(0),
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_contador_mux0000(2)
    );
  Inst_control_led2_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_control_led2_6_DYMUX_30935,
      GE => VCC,
      CLK => NlwInverterSignal_Inst_control_led2_6_CLK,
      SET => GND,
      RST => GND,
      O => Inst_control_led2(6)
    );
  Inst_digital_clock_top_contador_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(3),
      ADR1 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR2 => Inst_digital_clock_top_contador(2),
      ADR3 => Inst_digital_clock_top_Madd_contador_addsub0000_cy_1_0,
      O => Inst_digital_clock_top_contador_mux0000(3)
    );
  Inst_digital_clock_top_contador_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_contador_3_DXMUX_31042,
      CE => VCC,
      CLK => Inst_digital_clock_top_contador_3_CLKINV_31021,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_contador_3_SRINV_31022,
      O => Inst_digital_clock_top_contador(3)
    );
  Inst_digital_clock_top_contador_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_contador_3_DYMUX_31030,
      CE => VCC,
      CLK => Inst_digital_clock_top_contador_3_CLKINV_31021,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_contador_3_SRINV_31022,
      O => Inst_digital_clock_top_contador(2)
    );
  Inst_digital_clock_top_contador_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"6A6A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador(1),
      ADR1 => Inst_digital_clock_top_contador(0),
      ADR2 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR3 => VCC,
      O => Inst_digital_clock_top_contador_mux0000(1)
    );
  Inst_digital_clock_top_contador_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_contador_0_DYMUX_30961,
      CE => VCC,
      CLK => Inst_digital_clock_top_contador_0_CLKINV_30950,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_contador_0_SRINV_30951,
      O => Inst_digital_clock_top_contador(0)
    );
  Inst_digital_clock_top_min2_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min2_1_DYMUX_31067,
      CE => VCC,
      CLK => Inst_digital_clock_top_min2_1_CLKINV_31056,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min2_1_SRINV_31057,
      O => Inst_digital_clock_top_min2(0)
    );
  Inst_digital_clock_top_min2_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1_cmp_eq0000,
      ADR1 => Inst_digital_clock_top_min2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_min2_mux0000(0)
    );
  Inst_digital_clock_top_contador_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => Inst_digital_clock_top_contador_mux0000_1_0,
      ADR1 => Inst_digital_clock_top_contador_mux0000_3_0,
      ADR2 => Inst_digital_clock_top_contador_mux0000_2_0,
      ADR3 => Inst_digital_clock_top_contador_mux0000(0),
      O => Inst_digital_clock_top_contador_cmp_eq0000_pack_1
    );
  Inst_digital_clock_top_Mrom_salida1_mux0000611 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(1),
      ADR1 => Inst_digital_clock_top_min2(0),
      ADR2 => Inst_digital_clock_top_min2(2),
      ADR3 => VCC,
      O => Inst_digital_clock_top_min2c_cmp_eq0007
    );
  Inst_Pantalla_hPos_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_13_DXMUX_31195,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_13_CLKINV_31168,
      SET => GND,
      RST => Inst_Pantalla_hPos_13_SRINV_31169,
      O => Inst_Pantalla_hPos(13)
    );
  Inst_digital_clock_top_min2_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min2_1_DXMUX_31080,
      CE => VCC,
      CLK => Inst_digital_clock_top_min2_1_CLKINV_31056,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min2_1_SRINV_31057,
      O => Inst_digital_clock_top_min2(1)
    );
  Inst_Pantalla_hPos_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_11_DYMUX_31137,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_11_CLKINV_31126,
      SET => GND,
      RST => Inst_Pantalla_hPos_11_SRINV_31127,
      O => Inst_Pantalla_hPos(10)
    );
  Inst_Pantalla_Mcount_hPos_eqn_211 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(21),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_21
    );
  Inst_Pantalla_Mcount_hPos_eqn_101 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(10),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_10
    );
  Inst_Pantalla_hPos_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_13_DYMUX_31179,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_13_CLKINV_31168,
      SET => GND,
      RST => Inst_Pantalla_hPos_13_SRINV_31169,
      O => Inst_Pantalla_hPos(12)
    );
  Inst_Pantalla_Mcount_hPos_eqn_131 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(13),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_13
    );
  Inst_Pantalla_Mcount_hPos_eqn_121 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(12),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_12
    );
  Inst_digital_clock_top_min2_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min2_2_DYMUX_31105,
      CE => VCC,
      CLK => Inst_digital_clock_top_min2_2_CLKINV_31096,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min2_2_SRINV_31097,
      O => Inst_digital_clock_top_min2(2)
    );
  Inst_digital_clock_top_min2_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(2),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => Inst_digital_clock_top_min2(0),
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_min2_mux0000(2)
    );
  Inst_Pantalla_Mcount_hPos_eqn_111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(11),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_11
    );
  Inst_Pantalla_hPos_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_11_DXMUX_31153,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_11_CLKINV_31126,
      SET => GND,
      RST => Inst_Pantalla_hPos_11_SRINV_31127,
      O => Inst_Pantalla_hPos(11)
    );
  Inst_Pantalla_Mcount_hPos_eqn_201 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(20),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_20
    );
  Inst_Pantalla_hPos_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_21_DYMUX_31221,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_21_CLKINV_31210,
      SET => GND,
      RST => Inst_Pantalla_hPos_21_SRINV_31211,
      O => Inst_Pantalla_hPos(20)
    );
  Inst_Pantalla_hPos_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_23_DXMUX_31321,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_23_CLKINV_31294,
      SET => GND,
      RST => Inst_Pantalla_hPos_23_SRINV_31295,
      O => Inst_Pantalla_hPos(23)
    );
  Inst_Pantalla_Mcount_hPos_eqn_161 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(16),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_16
    );
  Inst_Pantalla_hPos_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_15_DXMUX_31279,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_15_CLKINV_31252,
      SET => GND,
      RST => Inst_Pantalla_hPos_15_SRINV_31253,
      O => Inst_Pantalla_hPos(15)
    );
  Inst_Pantalla_Mcount_hPos_eqn_311 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(31),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_31
    );
  Inst_Pantalla_Mcount_hPos_eqn_301 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(30),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_30
    );
  Inst_Pantalla_hPos_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_31_DXMUX_31363,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_31_CLKINV_31336,
      SET => GND,
      RST => Inst_Pantalla_hPos_31_SRINV_31337,
      O => Inst_Pantalla_hPos(31)
    );
  Inst_Pantalla_hPos_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_21_DXMUX_31237,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_21_CLKINV_31210,
      SET => GND,
      RST => Inst_Pantalla_hPos_21_SRINV_31211,
      O => Inst_Pantalla_hPos(21)
    );
  Inst_Pantalla_Mcount_hPos_eqn_141 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(14),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_14
    );
  Inst_Pantalla_Mcount_hPos_eqn_221 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(22),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_22
    );
  Inst_Pantalla_Mcount_hPos_eqn_231 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(23),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_23
    );
  Inst_Pantalla_hPos_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_31_DYMUX_31347,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_31_CLKINV_31336,
      SET => GND,
      RST => Inst_Pantalla_hPos_31_SRINV_31337,
      O => Inst_Pantalla_hPos(30)
    );
  Inst_Pantalla_Mcount_hPos_eqn_151 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(15),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_15
    );
  Inst_digital_clock_top_Mdecod_display_sel01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_refresh_state(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => anod_0_OBUF_32707
    );
  Inst_Pantalla_hPos_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_15_DYMUX_31263,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_15_CLKINV_31252,
      SET => GND,
      RST => Inst_Pantalla_hPos_15_SRINV_31253,
      O => Inst_Pantalla_hPos(14)
    );
  Inst_Pantalla_hPos_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_23_DYMUX_31305,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_23_CLKINV_31294,
      SET => GND,
      RST => Inst_Pantalla_hPos_23_SRINV_31295,
      O => Inst_Pantalla_hPos(22)
    );
  Inst_Pantalla_Mcount_hPos_eqn_181 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(18),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_18
    );
  Inst_Pantalla_hPos_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_27_DYMUX_31515,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_27_CLKINV_31504,
      SET => GND,
      RST => Inst_Pantalla_hPos_27_SRINV_31505,
      O => Inst_Pantalla_hPos(26)
    );
  Inst_Pantalla_Mcount_hPos_eqn_271 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(27),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_27
    );
  Inst_Pantalla_Mcount_hPos_eqn_171 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(17),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_17
    );
  Inst_Pantalla_hPos_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_17_DXMUX_31405,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_17_CLKINV_31378,
      SET => GND,
      RST => Inst_Pantalla_hPos_17_SRINV_31379,
      O => Inst_Pantalla_hPos(17)
    );
  Inst_Pantalla_Mcount_hPos_eqn_251 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(25),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_25
    );
  Inst_Pantalla_hPos_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_19_DXMUX_31489,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_19_CLKINV_31462,
      SET => GND,
      RST => Inst_Pantalla_hPos_19_SRINV_31463,
      O => Inst_Pantalla_hPos(19)
    );
  Inst_Pantalla_hPos_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_25_DYMUX_31431,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_25_CLKINV_31420,
      SET => GND,
      RST => Inst_Pantalla_hPos_25_SRINV_31421,
      O => Inst_Pantalla_hPos(24)
    );
  Inst_Pantalla_hPos_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_19_DYMUX_31473,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_19_CLKINV_31462,
      SET => GND,
      RST => Inst_Pantalla_hPos_19_SRINV_31463,
      O => Inst_Pantalla_hPos(18)
    );
  Inst_Pantalla_Mcount_hPos_eqn_241 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(24),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_24
    );
  Inst_Pantalla_hPos_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_25_DXMUX_31447,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_25_CLKINV_31420,
      SET => GND,
      RST => Inst_Pantalla_hPos_25_SRINV_31421,
      O => Inst_Pantalla_hPos(25)
    );
  Inst_Pantalla_Mcount_hPos_eqn_191 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(19),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_19
    );
  Inst_Pantalla_Mcount_hPos_eqn_261 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(26),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_26
    );
  Inst_Pantalla_hPos_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_17_DYMUX_31389,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_17_CLKINV_31378,
      SET => GND,
      RST => Inst_Pantalla_hPos_17_SRINV_31379,
      O => Inst_Pantalla_hPos(16)
    );
  Inst_Pantalla_Mcount_vPos_eqn_261 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_26_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_26
    );
  Inst_Pantalla_Mcount_vPos_eqn_311 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_31_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_31
    );
  Inst_Pantalla_hPos_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_29_DYMUX_31557,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_29_CLKINV_31546,
      SET => GND,
      RST => Inst_Pantalla_hPos_29_SRINV_31547,
      O => Inst_Pantalla_hPos(28)
    );
  Inst_Pantalla_hPos_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_27_DXMUX_31531,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_27_CLKINV_31504,
      SET => GND,
      RST => Inst_Pantalla_hPos_27_SRINV_31505,
      O => Inst_Pantalla_hPos(27)
    );
  Inst_Pantalla_vPos_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_31_DXMUX_31618,
      CE => Inst_Pantalla_vPos_31_CEINV_31589,
      CLK => Inst_Pantalla_vPos_31_CLKINV_31590,
      SET => GND,
      RST => Inst_Pantalla_vPos_31_SRINV_31591,
      O => Inst_Pantalla_vPos(31)
    );
  Inst_Pantalla_vPos_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_25_DXMUX_31655,
      CE => Inst_Pantalla_vPos_25_CEINV_31634,
      CLK => Inst_Pantalla_vPos_25_CLKINV_31635,
      SET => GND,
      RST => Inst_Pantalla_vPos_25_SRINV_31636,
      O => Inst_Pantalla_vPos(25)
    );
  Inst_Pantalla_Mcount_hPos_eqn_281 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(28),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_28
    );
  Inst_Pantalla_hPos_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_29_DXMUX_31573,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_29_CLKINV_31546,
      SET => GND,
      RST => Inst_Pantalla_hPos_29_SRINV_31547,
      O => Inst_Pantalla_hPos(29)
    );
  Inst_Pantalla_Mcount_vPos_eqn_301 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_30_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_30
    );
  Inst_Pantalla_vPos_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_25_DYMUX_31646,
      CE => Inst_Pantalla_vPos_25_CEINV_31634,
      CLK => Inst_Pantalla_vPos_25_CLKINV_31635,
      SET => GND,
      RST => Inst_Pantalla_vPos_25_SRINV_31636,
      O => Inst_Pantalla_vPos(24)
    );
  Inst_Pantalla_Mcount_hPos_eqn_291 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(29),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_29
    );
  Inst_Pantalla_vPos_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_31_DYMUX_31601,
      CE => Inst_Pantalla_vPos_31_CEINV_31589,
      CLK => Inst_Pantalla_vPos_31_CLKINV_31590,
      SET => GND,
      RST => Inst_Pantalla_vPos_31_SRINV_31591,
      O => Inst_Pantalla_vPos(30)
    );
  Inst_Pantalla_Mcount_vPos_eqn_241 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_24_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_24
    );
  Inst_Pantalla_RGB_or0025410 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => hora2_0_0,
      ADR1 => Inst_Pantalla_RGB_or0025348_0,
      ADR2 => Inst_Pantalla_RGB_or0025322_0,
      ADR3 => Inst_Pantalla_RGB_or0025377_O,
      O => Inst_Pantalla_RGB_or0025410_28722
    );
  Inst_Pantalla_RGB_or0025486_SW0 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => min2_0_0,
      ADR1 => Inst_Pantalla_N63_0,
      ADR2 => Inst_Pantalla_RGB_or0025480_0,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025486_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_or0025209 : X_LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      ADR0 => min1(0),
      ADR1 => Inst_Pantalla_N61_0,
      ADR2 => Inst_Pantalla_RGB_and0063,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025209_28698
    );
  Inst_Pantalla_RGB_or0025122 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0024,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0024,
      ADR2 => N34_0,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025122_O_pack_1
    );
  Inst_Pantalla_RGB_or0025149 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0007,
      ADR1 => Inst_Pantalla_RGB_or0025135_O,
      ADR2 => Inst_Pantalla_RGB_or0025136_0,
      ADR3 => Inst_Pantalla_RGB_or0025146_0,
      O => Inst_Pantalla_RGB_or0025149_28770
    );
  Inst_Pantalla_RGB_or0025348 : X_LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0018,
      ADR1 => Inst_Pantalla_RGB_or0025348_SW0_O,
      ADR2 => Inst_Pantalla_RGB_or0025325_0,
      ADR3 => N120_0,
      O => Inst_Pantalla_RGB_or0025348_28866
    );
  Inst_Pantalla_RGB_or0025377 : X_LUT4
    generic map(
      INIT => X"A8A0"
    )
    port map (
      ADR0 => hora2_1_0,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR2 => Inst_Pantalla_RGB_or0025367_0,
      ADR3 => N112_0,
      O => Inst_Pantalla_RGB_or0025377_O_pack_1
    );
  Inst_Pantalla_RGB_or002521211 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0022,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_N59_pack_1
    );
  Inst_Pantalla_RGB_or0025274 : X_LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      ADR0 => hora1_0_0,
      ADR1 => Inst_Pantalla_N59,
      ADR2 => Inst_Pantalla_RGB_and0027_0,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025274_28818
    );
  Inst_Pantalla_RGB_or0025252 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => hora1_0_0,
      ADR1 => Inst_Pantalla_RGB_cmp_le0021,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => Inst_Pantalla_N59,
      O => Inst_Pantalla_RGB_or0025252_O_pack_1
    );
  Inst_Pantalla_RGB_or0025258 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_and0025,
      ADR1 => Inst_Pantalla_RGB_and0026_0,
      ADR2 => Inst_Pantalla_RGB_and0032_0,
      ADR3 => Inst_Pantalla_RGB_or0025252_O,
      O => Inst_Pantalla_RGB_or0025258_28842
    );
  Inst_Pantalla_RGB_or0025348_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => hora2_1_0,
      ADR1 => Inst_Pantalla_RGB_cmp_le0017,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0017,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0018,
      O => Inst_Pantalla_RGB_or0025348_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_or0025510 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => min2_1_0,
      ADR1 => Inst_Pantalla_RGB_or0025497_0,
      ADR2 => Inst_Pantalla_N34_0,
      ADR3 => Inst_Pantalla_RGB_or0025486_SW0_O,
      O => Inst_Pantalla_RGB_or0025510_28794
    );
  Inst_Pantalla_RGB_or0025135 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0008,
      ADR1 => Inst_Pantalla_RGB_cmp_le0005,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025135_O_pack_1
    );
  Inst_Pantalla_RGB_or0025164 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0007,
      ADR1 => Inst_Pantalla_RGB_or0025122_O,
      ADR2 => Inst_Pantalla_RGB_or0025112_0,
      ADR3 => Inst_Pantalla_RGB_or0025149_0,
      O => Inst_Pantalla_RGB_or0025164_28746
    );
  Inst_Pantalla_RGB_or002581 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR1 => Inst_Pantalla_RGB_cmp_le0018,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_N13_pack_1
    );
  Inst_Pantalla_RGB_or0025473 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => min2_0_0,
      ADR1 => Inst_Pantalla_N34_0,
      ADR2 => Inst_Pantalla_RGB_or0025452_O,
      ADR3 => Inst_Pantalla_RGB_or0025458_0,
      O => Inst_Pantalla_RGB_or0025473_28938
    );
  Inst_Pantalla_RGB_or0025536 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(3),
      ADR1 => Inst_digital_clock_top_min2(2),
      ADR2 => Inst_Pantalla_RGB_or0025510_0,
      ADR3 => Inst_Pantalla_RGB_or0025473_0,
      O => Inst_Pantalla_RGB_or0025536_O_pack_2
    );
  Inst_Pantalla_RGB_or0025552 : X_LUT4
    generic map(
      INIT => X"C480"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0027,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0027,
      ADR2 => N105_0,
      ADR3 => N104_0,
      O => Inst_Pantalla_RGB_or0025552_O_pack_1
    );
  Inst_Pantalla_RGB_or0025706 : X_LUT4
    generic map(
      INIT => X"7530"
    )
    port map (
      ADR0 => min1_1_0,
      ADR1 => min1_2_0,
      ADR2 => Inst_Pantalla_RGB_and0062,
      ADR3 => Inst_Pantalla_RGB_and0061_0,
      O => Inst_Pantalla_RGB_or0025706_O_pack_2
    );
  Inst_Pantalla_RGB_or0025719 : X_LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      ADR0 => min1_2_0,
      ADR1 => Inst_Pantalla_RGB_and0068_0,
      ADR2 => min1(0),
      ADR3 => Inst_Pantalla_RGB_or0025706_O,
      O => Inst_Pantalla_RGB_or0025719_29010
    );
  Inst_Pantalla_RGB_or0025645 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0030,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => N83_0,
      O => Inst_Pantalla_RGB_or0025645_O_pack_1
    );
  Inst_Pantalla_RGB_or0025489 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0028,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0028,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => Inst_Pantalla_RGB_or0025489_O_pack_1
    );
  Inst_Pantalla_RGB_or0025437 : X_LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_or0025410_0,
      ADR1 => hora2_2_0,
      ADR2 => Inst_Pantalla_RGB_or0025292_0,
      ADR3 => Inst_Pantalla_RGB_or0025239_SW0_SW0_O,
      O => Inst_Pantalla_RGB_or0025437_28890
    );
  Inst_Pantalla_RGB_or0025576 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0018,
      ADR1 => min2_0_0,
      ADR2 => Inst_Pantalla_N63_0,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0018,
      O => Inst_Pantalla_RGB_or0025576_O_pack_1
    );
  Inst_Pantalla_RGB_or0025239_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0001,
      ADR1 => Inst_Pantalla_RGB_or002575_0,
      ADR2 => Inst_Pantalla_RGB_or0025164_0,
      ADR3 => N48_0,
      O => Inst_Pantalla_RGB_or0025239_SW0_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_or0025592 : X_LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      ADR0 => min2_1_0,
      ADR1 => min2_2_0,
      ADR2 => Inst_Pantalla_RGB_or0025576_O,
      ADR3 => Inst_Pantalla_RGB_or0025561_0,
      O => Inst_Pantalla_RGB_or0025592_29034
    );
  Inst_Pantalla_RGB_or0025561 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => min2_0_0,
      ADR1 => Inst_Pantalla_RGB_or0025553_0,
      ADR2 => Inst_Pantalla_N34_0,
      ADR3 => Inst_Pantalla_RGB_or0025552_O,
      O => Inst_Pantalla_RGB_or0025561_28914
    );
  Inst_Pantalla_RGB_or0025660 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => min1(0),
      ADR1 => Inst_Pantalla_RGB_and0061_0,
      ADR2 => Inst_Pantalla_RGB_or0025224_0,
      ADR3 => Inst_Pantalla_RGB_or0025645_O,
      O => Inst_Pantalla_RGB_or0025660_28986
    );
  Inst_Pantalla_RGB_or0025619 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2c_cmp_eq0007_0,
      ADR1 => Inst_digital_clock_top_min2(3),
      ADR2 => Inst_Pantalla_RGB_or0025592_0,
      ADR3 => Inst_Pantalla_RGB_or0025536_O,
      O => Inst_Pantalla_RGB_or0025619_28962
    );
  Inst_Pantalla_RGB_or0025452 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => Inst_Pantalla_N63_0,
      ADR1 => min2_1_0,
      ADR2 => min2_0_0,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025452_O_pack_2
    );
  Inst_Pantalla_RGB_or0025666 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_N61_0,
      ADR3 => Inst_Pantalla_RGB_and0068_0,
      O => Inst_Pantalla_RGB_or0025666_O_pack_1
    );
  Inst_Pantalla_RGB_or0025784 : X_LUT4
    generic map(
      INIT => X"FEDC"
    )
    port map (
      ADR0 => min1_2_0,
      ADR1 => Inst_Pantalla_RGB_and0063,
      ADR2 => Inst_Pantalla_RGB_or0025758_O,
      ADR3 => Inst_Pantalla_RGB_or0025776_0,
      O => Inst_Pantalla_RGB_or0025784_29178
    );
  Inst_Pantalla_RGB_or0025821 : X_LUT4
    generic map(
      INIT => X"A2A0"
    )
    port map (
      ADR0 => min1_1_0,
      ADR1 => min1(0),
      ADR2 => Inst_Pantalla_RGB_or0025747_0,
      ADR3 => Inst_Pantalla_RGB_or0025784_0,
      O => Inst_Pantalla_RGB_or0025821_O_pack_1
    );
  Inst_Pantalla_RGB_or0025776 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0018,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_N61_0,
      ADR3 => Inst_Pantalla_RGB_and0073,
      O => Inst_Pantalla_RGB_or0025776_29154
    );
  Inst_Pantalla_RGB_or0025881_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_le0022,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => Inst_Pantalla_RGB_cmp_le0023,
      O => N116_pack_1
    );
  Inst_Pantalla_RGB_or0025881 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR1 => Inst_Pantalla_RGB_cmp_le0021,
      ADR2 => N116,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025881_29202
    );
  Inst_Pantalla_RGB_or0025849 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_Pantalla_RGB_or0025719_0,
      ADR2 => Inst_Pantalla_RGB_or0025686_0,
      ADR3 => Inst_Pantalla_RGB_or0025821_O,
      O => Inst_Pantalla_RGB_or0025849_29226
    );
  Inst_Pantalla_RGB_or0025669 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => min1(0),
      ADR1 => Inst_Pantalla_RGB_and0073,
      ADR2 => Inst_Pantalla_RGB_and0063,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025669_29106
    );
  Inst_Pantalla_RGB_or0025497 : X_LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      ADR0 => min2_0_0,
      ADR1 => Inst_Pantalla_RGB_cmp_le0027,
      ADR2 => N114_0,
      ADR3 => Inst_Pantalla_RGB_or0025489_O,
      O => Inst_Pantalla_RGB_or0025497_29058
    );
  Inst_Pantalla_RGB_or0025747 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_and0063,
      ADR1 => min1_2_0,
      ADR2 => Inst_Pantalla_RGB_and0068_0,
      ADR3 => Inst_Pantalla_RGB_or0025745_SW0_O,
      O => Inst_Pantalla_RGB_or0025747_29082
    );
  Inst_Pantalla_RGB_or0025686 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_or0025677_0,
      ADR1 => Inst_Pantalla_RGB_or0025666_O,
      ADR2 => Inst_Pantalla_RGB_or0025669_0,
      ADR3 => Inst_Pantalla_RGB_or0025660_0,
      O => Inst_Pantalla_RGB_or0025686_29130
    );
  Inst_Pantalla_RGB_or0025745_SW0 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0030,
      ADR1 => Inst_Pantalla_RGB_cmp_le0018,
      ADR2 => N87_0,
      ADR3 => Inst_Pantalla_RGB_and0062,
      O => Inst_Pantalla_RGB_or0025745_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_and00631 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => Inst_Pantalla_RGB_cmp_le0030,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_and0063_pack_1
    );
  Inst_Pantalla_RGB_and00731 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0030,
      ADR1 => Inst_Pantalla_RGB_cmp_le0030,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_and0073_pack_2
    );
  Inst_Pantalla_RGB_or0025758 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_or0025753_0,
      ADR3 => N79_0,
      O => Inst_Pantalla_RGB_or0025758_O_pack_1
    );
  Inst_Pantalla_RGB_or0025926 : X_LUT4
    generic map(
      INIT => X"7530"
    )
    port map (
      ADR0 => hora1_1_0,
      ADR1 => hora1(2),
      ADR2 => Inst_Pantalla_RGB_and0026_0,
      ADR3 => Inst_Pantalla_RGB_and0025,
      O => Inst_Pantalla_RGB_or0025926_O_pack_2
    );
  Inst_digital_clock_top_min1_mux0000_2_1_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(3),
      ADR1 => Inst_digital_clock_top_segundos(4),
      ADR2 => Inst_digital_clock_top_min1(0),
      ADR3 => Inst_digital_clock_top_min1(1),
      O => Inst_digital_clock_top_min1_mux0000_2_1_SW0_O_pack_2
    );
  Inst_Pantalla_RGB_or0025887_SW1 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0023,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0020,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0022,
      O => Inst_Pantalla_RGB_or0025887_SW1_O_pack_1
    );
  Inst_Pantalla_RGB_or0025887 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0018,
      ADR1 => Inst_Pantalla_RGB_cmp_le0023,
      ADR2 => hora1_0_0,
      ADR3 => Inst_Pantalla_RGB_or0025887_SW1_O,
      O => Inst_Pantalla_RGB_or0025887_29298
    );
  Inst_digital_clock_top_min1_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"CC6C"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(5),
      ADR1 => Inst_digital_clock_top_min1(2),
      ADR2 => N4,
      ADR3 => Inst_digital_clock_top_min1_mux0000_2_1_SW0_O,
      O => Inst_digital_clock_top_min1_mux0000(2)
    );
  Inst_digital_clock_top_min1_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min1_2_DXMUX_29388,
      CE => VCC,
      CLK => Inst_digital_clock_top_min1_2_CLKINV_29372,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min1_2_SRINV_29373,
      O => Inst_digital_clock_top_min1(2)
    );
  Inst_Pantalla_vPos_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_27_DYMUX_31684,
      CE => Inst_Pantalla_vPos_27_CEINV_31672,
      CLK => Inst_Pantalla_vPos_27_CLKINV_31673,
      SET => GND,
      RST => Inst_Pantalla_vPos_27_SRINV_31674,
      O => Inst_Pantalla_vPos(26)
    );
  Inst_digital_clock_top_min1_cmp_lt00001_SW3 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(5),
      ADR1 => Inst_digital_clock_top_segundos(4),
      ADR2 => Inst_digital_clock_top_segundos(3),
      ADR3 => Inst_digital_clock_top_min1(2),
      O => Inst_digital_clock_top_min1_cmp_lt00001_SW3_O_pack_2
    );
  Inst_digital_clock_top_min1_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min1_0_DXMUX_29354,
      CE => VCC,
      CLK => Inst_digital_clock_top_min1_0_CLKINV_29338,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min1_0_SRINV_29339,
      O => Inst_digital_clock_top_min1(0)
    );
  Inst_digital_clock_top_min1_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"F078"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(5),
      ADR1 => Inst_digital_clock_top_segundos(4),
      ADR2 => Inst_digital_clock_top_min1(0),
      ADR3 => Inst_digital_clock_top_min1_mux0000_0_1_SW0_O,
      O => Inst_digital_clock_top_min1_mux0000(0)
    );
  Inst_digital_clock_top_min1_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => N93_0,
      ADR3 => Inst_digital_clock_top_min1_cmp_lt00001_SW3_O,
      O => Inst_digital_clock_top_min1_mux0000(3)
    );
  Inst_Pantalla_RGB_or002521221 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0023,
      ADR1 => Inst_Pantalla_RGB_cmp_le0023,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_N62_pack_1
    );
  Inst_Pantalla_RGB_or0025939 : X_LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      ADR0 => hora1(2),
      ADR1 => Inst_Pantalla_RGB_and0032_0,
      ADR2 => hora1_0_0,
      ADR3 => Inst_Pantalla_RGB_or0025926_O,
      O => Inst_Pantalla_RGB_or0025939_29250
    );
  Inst_Pantalla_RGB_or0025875 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => hora1_0_0,
      ADR1 => Inst_Pantalla_RGB_and0025,
      ADR2 => Inst_Pantalla_RGB_or0025289_0,
      ADR3 => Inst_Pantalla_RGB_or0025860_O,
      O => Inst_Pantalla_RGB_or0025875_29274
    );
  Inst_Pantalla_RGB_or0025993 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_le0018,
      ADR2 => Inst_Pantalla_N62,
      ADR3 => N75_0,
      O => Inst_Pantalla_RGB_or0025993_29322
    );
  Inst_Pantalla_RGB_or0025860 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR1 => Inst_Pantalla_RGB_cmp_le0023,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => N81_0,
      O => Inst_Pantalla_RGB_or0025860_O_pack_1
    );
  Inst_digital_clock_top_min1_mux0000_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"15FF"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(2),
      ADR1 => Inst_digital_clock_top_segundos(0),
      ADR2 => Inst_digital_clock_top_segundos(1),
      ADR3 => Inst_digital_clock_top_segundos(3),
      O => Inst_digital_clock_top_min1_mux0000_0_1_SW0_O_pack_2
    );
  Inst_Pantalla_RGB_mux0003_0_95 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_mux0003_0_76_0,
      ADR1 => Inst_Pantalla_RGB_mux0003_0_31_0,
      ADR2 => Inst_Pantalla_RGB_mux0003_0_57_O,
      ADR3 => Inst_Pantalla_RGB_mux0003_0_18_0,
      O => Inst_Pantalla_RGB_mux0003_0_95_29520
    );
  Inst_digital_clock_top_min1_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_min1_3_DXMUX_29422,
      CE => VCC,
      CLK => Inst_digital_clock_top_min1_3_CLKINV_29406,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_min1_3_SRINV_29407,
      O => Inst_digital_clock_top_min1(3)
    );
  Inst_Pantalla_RGB_mux0003_0_18 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_mux0003_0_3_0,
      ADR1 => Inst_Pantalla_RGB_mux0003_0_8_0,
      ADR2 => Inst_Pantalla_RGB_mux0003_0_0_O,
      ADR3 => Inst_Pantalla_RGB_mux0003_0_11_0,
      O => Inst_Pantalla_RGB_mux0003_0_18_29472
    );
  Inst_Pantalla_RGB_or0025190_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0029,
      ADR1 => Inst_Pantalla_RGB_cmp_le0021,
      ADR2 => N73_0,
      ADR3 => Inst_Pantalla_RGB_and0062,
      O => N85
    );
  Inst_Pantalla_RGB_or002546 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0003,
      ADR1 => Inst_Pantalla_RGB_cmp_le0002,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or002546_O_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0034,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_0_O_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_76 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0037,
      ADR1 => Inst_Pantalla_RGB_cmp_le0037,
      ADR2 => Inst_Pantalla_RGB_mux0003_0_68_0,
      ADR3 => Inst_Pantalla_RGB_mux0003_0_65_O,
      O => Inst_Pantalla_RGB_mux0003_0_76_29496
    );
  Inst_Pantalla_RGB_or002525 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0014,
      ADR1 => Inst_Pantalla_RGB_cmp_le0013,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0014,
      ADR3 => N32_0,
      O => Inst_Pantalla_RGB_or002525_O_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_65 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(4),
      ADR1 => Inst_Pantalla_RGB_cmp_le0036,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0036,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_65_O_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_31 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0038,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0039,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0006,
      ADR3 => Inst_Pantalla_RGB_mux0003_0_26_O,
      O => Inst_Pantalla_RGB_mux0003_0_31_29448
    );
  Inst_Pantalla_RGB_or002552 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0000,
      ADR1 => Inst_Pantalla_RGB_cmp_le0000,
      ADR2 => Inst_Pantalla_RGB_cmp_le0001,
      ADR3 => Inst_Pantalla_RGB_or002546_O,
      O => Inst_Pantalla_RGB_or002552_29568
    );
  Inst_Pantalla_RGB_or002536 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0013,
      ADR1 => Inst_Pantalla_RGB_or00254_0,
      ADR2 => Inst_Pantalla_RGB_or00259_0,
      ADR3 => Inst_Pantalla_RGB_or002525_O,
      O => Inst_Pantalla_RGB_or002536_29592
    );
  Inst_Pantalla_RGB_or002556 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0002,
      ADR1 => Inst_Pantalla_RGB_cmp_le0001,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0004,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or002556_O_pack_1
    );
  Inst_Pantalla_RGB_and00621 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => Inst_Pantalla_RGB_cmp_le0030,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0018,
      O => Inst_Pantalla_RGB_and0062_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_26 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_control_led2(6),
      ADR1 => Inst_Pantalla_RGB_cmp_le0006,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_26_O_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_57 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0032,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0031,
      ADR2 => Inst_Pantalla_RGB_mux0003_0_49_0,
      ADR3 => Inst_Pantalla_RGB_mux0003_0_46_0,
      O => Inst_Pantalla_RGB_mux0003_0_57_O_pack_1
    );
  Inst_Pantalla_RGB_or00251121 : X_LUT4
    generic map(
      INIT => X"C840"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0027,
      ADR2 => N107_0,
      ADR3 => Inst_Pantalla_RGB_or00251121_SW1_O,
      O => Inst_Pantalla_N34
    );
  Inst_Pantalla_RGB_or0025906_SW0 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR2 => N116,
      ADR3 => Inst_Pantalla_RGB_or0025887_0,
      O => Inst_Pantalla_RGB_or0025906_SW0_O_pack_1
    );
  Inst_Pantalla_RGB_or00251040 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => hora1_1_0,
      ADR1 => hora1_0_0,
      ADR2 => Inst_Pantalla_RGB_or00251002_0,
      ADR3 => Inst_Pantalla_RGB_or0025967_O,
      O => Inst_Pantalla_RGB_or00251040_29664
    );
  Inst_Pantalla_RGB_or0025967 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_and0032_0,
      ADR1 => hora1(2),
      ADR2 => Inst_Pantalla_RGB_and0027_0,
      ADR3 => N71_0,
      O => Inst_Pantalla_RGB_or0025967_O_pack_1
    );
  Inst_Pantalla_RGB_or0025906 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_or0025896_0,
      ADR1 => Inst_Pantalla_RGB_or0025881_0,
      ADR2 => Inst_Pantalla_RGB_or0025887_0,
      ADR3 => Inst_Pantalla_RGB_or0025875_0,
      O => Inst_Pantalla_RGB_or0025906_O_pack_1
    );
  Inst_Pantalla_RGB_or0025976 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_N62,
      ADR3 => N77_0,
      O => Inst_Pantalla_RGB_or0025976_O_pack_1
    );
  Inst_digital_clock_top_hora1_0_rstpot : X_LUT4
    generic map(
      INIT => X"0606"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2_cmp_eq0000_0,
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => Inst_digital_clock_top_hora1_and0000,
      ADR3 => VCC,
      O => Inst_digital_clock_top_hora1_0_rstpot_29762
    );
  Inst_Pantalla_RGB_or00251068_SW1 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_Pantalla_RGB_mux0003_0_95_0,
      ADR2 => Inst_Pantalla_RGB_or0025939_0,
      ADR3 => Inst_Pantalla_RGB_or0025906_O,
      O => N99
    );
  Inst_Pantalla_RGB_or00251002 : X_LUT4
    generic map(
      INIT => X"FEDC"
    )
    port map (
      ADR0 => hora1(2),
      ADR1 => Inst_Pantalla_RGB_and0027_0,
      ADR2 => Inst_Pantalla_RGB_or0025976_O,
      ADR3 => Inst_Pantalla_RGB_or0025993_0,
      O => Inst_Pantalla_RGB_or00251002_29640
    );
  Inst_digital_clock_top_Mcount_segundos_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6A6A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(2),
      ADR1 => Inst_digital_clock_top_segundos(1),
      ADR2 => Inst_digital_clock_top_segundos(0),
      ADR3 => VCC,
      O => Inst_digital_clock_top_Result_2_2
    );
  Inst_digital_clock_top_hora1_and000082 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1_and000050,
      ADR1 => Inst_digital_clock_top_hora2_mux0000_3_0,
      ADR2 => Inst_digital_clock_top_hora1_mux0001_1_0,
      ADR3 => N30_0,
      O => Inst_digital_clock_top_hora1_and0000_pack_2
    );
  Inst_digital_clock_top_hora1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora1_0_DXMUX_29765,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora1_0_CLKINV_29749,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora1(0)
    );
  Inst_Pantalla_RGB_or002575 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0005,
      ADR1 => Inst_Pantalla_RGB_or002568_0,
      ADR2 => Inst_Pantalla_RGB_or002556_O,
      ADR3 => Inst_Pantalla_RGB_or002552_0,
      O => Inst_Pantalla_RGB_or002575_29616
    );
  Inst_Pantalla_RGB_or00251121_SW1 : X_LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0028,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_or00251121_SW1_O_pack_1
    );
  Inst_Pantalla_RGB_or00251068_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_or0025896_0,
      ADR1 => Inst_Pantalla_RGB_or0025875_0,
      ADR2 => Inst_Pantalla_RGB_or0025906_SW0_O,
      ADR3 => Inst_Pantalla_RGB_or0025939_0,
      O => N97
    );
  Inst_digital_clock_top_Result_5_21 : X_LUT4
    generic map(
      INIT => X"9A9A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(5),
      ADR1 => Inst_digital_clock_top_Result_4_2_bdd0,
      ADR2 => Inst_digital_clock_top_segundos(4),
      ADR3 => VCC,
      O => Inst_digital_clock_top_Result_5_2
    );
  Inst_Pantalla_Mcount_hPos_eqn_110 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(1),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_1
    );
  Inst_Pantalla_hPos_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_3_1_DYMUX_29917,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_3_1_CLKINV_29906,
      SET => GND,
      RST => Inst_Pantalla_hPos_3_1_FFY_RSTAND_29922,
      O => Inst_Pantalla_hPos_3_1_9347
    );
  Inst_Pantalla_hPos_3_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_3_1_FFY_RSTAND_29922
    );
  Inst_digital_clock_top_segundos_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_3_DYMUX_29790,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_3_CLKINV_29780,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_3_SRINV_29781,
      O => Inst_digital_clock_top_segundos(2)
    );
  Inst_Pantalla_Mcount_hPos_eqn_01 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(0),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_0
    );
  Inst_Pantalla_hPos_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_2_1_DYMUX_29893,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_2_1_CLKINV_29882,
      SET => GND,
      RST => Inst_Pantalla_hPos_2_1_FFY_RSTAND_29898,
      O => Inst_Pantalla_hPos_2_1_9254
    );
  Inst_Pantalla_hPos_2_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_2_1_FFY_RSTAND_29898
    );
  Inst_Pantalla_Mcount_hPos_eqn_41 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(4),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_4
    );
  Inst_Pantalla_hPos_0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_0_1_DYMUX_29845,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_0_1_CLKINV_29834,
      SET => GND,
      RST => Inst_Pantalla_hPos_0_1_FFY_RSTAND_29850,
      O => Inst_Pantalla_hPos_0_1_9252
    );
  Inst_Pantalla_hPos_0_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_0_1_FFY_RSTAND_29850
    );
  Inst_Pantalla_hPos_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_1_1_DYMUX_29869,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_1_1_CLKINV_29858,
      SET => GND,
      RST => Inst_Pantalla_hPos_1_1_FFY_RSTAND_29874,
      O => Inst_Pantalla_hPos_1_1_9253
    );
  Inst_Pantalla_hPos_1_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_1_1_FFY_RSTAND_29874
    );
  Inst_digital_clock_top_segundos_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_5_DYMUX_29823,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_5_CLKINV_29813,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_5_SRINV_29814,
      O => Inst_digital_clock_top_segundos(5)
    );
  Inst_Pantalla_Mcount_hPos_eqn_32 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(3),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_3
    );
  Inst_digital_clock_top_Mcount_segundos_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_segundos(3),
      ADR1 => Inst_digital_clock_top_segundos(1),
      ADR2 => Inst_digital_clock_top_segundos(0),
      ADR3 => Inst_digital_clock_top_segundos(2),
      O => Inst_digital_clock_top_Result_3_2
    );
  Inst_Pantalla_Mcount_hPos_eqn_210 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(2),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_2
    );
  Inst_digital_clock_top_segundos_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_segundos_3_DXMUX_29802,
      CE => VCC,
      CLK => Inst_digital_clock_top_segundos_3_CLKINV_29780,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => Inst_digital_clock_top_segundos_3_SRINV_29781,
      O => Inst_digital_clock_top_segundos(3)
    );
  Inst_digital_clock_top_hora2_0_rstpot : X_LUT4
    generic map(
      INIT => X"0606"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      ADR1 => Inst_digital_clock_top_hora2(0),
      ADR2 => Inst_digital_clock_top_hora1_and0000,
      ADR3 => VCC,
      O => Inst_digital_clock_top_hora2_0_rstpot_30077
    );
  Inst_digital_clock_top_hora1_and000045 : X_LUT4
    generic map(
      INIT => X"2484"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(0),
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => Inst_digital_clock_top_min2_cmp_eq0000_0,
      ADR3 => Inst_digital_clock_top_hora1(1),
      O => Inst_digital_clock_top_hora1_and000045_30024
    );
  Inst_digital_clock_top_hora1_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => Inst_digital_clock_top_min2_cmp_eq0000_0,
      ADR3 => N6,
      O => Inst_digital_clock_top_hora1_mux0001_1_Q
    );
  Inst_digital_clock_top_hora1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora1_3_DYMUX_30044,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora1_3_CLKINV_30036,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora1(2)
    );
  Inst_Pantalla_hPos_7_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_7_1_DYMUX_29989,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_7_1_CLKINV_29978,
      SET => GND,
      RST => Inst_Pantalla_hPos_7_1_FFY_RSTAND_29994,
      O => Inst_Pantalla_hPos_7_1_9352
    );
  Inst_Pantalla_hPos_7_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_7_1_FFY_RSTAND_29994
    );
  Inst_digital_clock_top_hora2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora2_1_DYMUX_30080,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora2_1_CLKINV_30071,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora2(0)
    );
  Inst_digital_clock_top_hora1_2_rstpot : X_LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_Madd_hora1_addsub0000_cy(1),
      ADR2 => Inst_digital_clock_top_min2_cmp_eq0000_0,
      ADR3 => Inst_digital_clock_top_hora1_and0000,
      O => Inst_digital_clock_top_hora1_2_rstpot_30041
    );
  Inst_digital_clock_top_hora2_1_rstpot : X_LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2(0),
      ADR2 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      ADR3 => Inst_digital_clock_top_hora1_and0000,
      O => Inst_digital_clock_top_hora2_1_rstpot_30088
    );
  Inst_Pantalla_Mcount_hPos_eqn_51 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(5),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_5
    );
  Inst_Pantalla_Mcount_hPos_eqn_71 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result(7),
      ADR1 => Inst_Pantalla_hPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_hPos_eqn_7
    );
  Inst_digital_clock_top_hora1_3_rstpot : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1_mux0001_3_Q,
      ADR1 => Inst_digital_clock_top_hora1_and0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_hora1_3_rstpot_30054
    );
  Inst_Pantalla_hPos_4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_4_1_DYMUX_29941,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_4_1_CLKINV_29930,
      SET => GND,
      RST => Inst_Pantalla_hPos_4_1_FFY_RSTAND_29946,
      O => Inst_Pantalla_hPos_4_1_9349
    );
  Inst_Pantalla_hPos_4_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_4_1_FFY_RSTAND_29946
    );
  Inst_Pantalla_hPos_5_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_5_1_DYMUX_29965,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_5_1_CLKINV_29954,
      SET => GND,
      RST => Inst_Pantalla_hPos_5_1_FFY_RSTAND_29970,
      O => Inst_Pantalla_hPos_5_1_9350
    );
  Inst_Pantalla_hPos_5_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_hPos_5_1_FFY_RSTAND_29970
    );
  Inst_digital_clock_top_hora1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora1_3_DXMUX_30057,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora1_3_CLKINV_30036,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora1(3)
    );
  Inst_digital_clock_top_hora1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora1_1_DYMUX_30016,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora1_1_CLKINV_30008,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora1(1)
    );
  Inst_Pantalla_Mcount_vPos_eqn_271 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_27_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_27
    );
  Inst_digital_clock_top_hora2_2_rstpot : X_LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(2),
      ADR1 => Inst_digital_clock_top_Madd_hora2_addsub0000_cy_1_0,
      ADR2 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      ADR3 => Inst_digital_clock_top_hora1_and0000,
      O => Inst_digital_clock_top_hora2_2_rstpot_30110
    );
  Inst_digital_clock_top_hora2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora2_1_DXMUX_30091,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora2_1_CLKINV_30071,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora2(1)
    );
  Inst_Pantalla_vPos_4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_4_1_DYMUX_30225,
      CE => Inst_Pantalla_vPos_4_1_CEINV_30213,
      CLK => Inst_Pantalla_vPos_4_1_CLKINV_30214,
      SET => GND,
      RST => Inst_Pantalla_vPos_4_1_FFY_RSTAND_30231,
      O => Inst_Pantalla_vPos_4_1_9030
    );
  Inst_Pantalla_vPos_4_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_4_1_FFY_RSTAND_30231
    );
  Inst_Pantalla_vPos_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_3_1_DYMUX_30198,
      CE => Inst_Pantalla_vPos_3_1_CEINV_30186,
      CLK => Inst_Pantalla_vPos_3_1_CLKINV_30187,
      SET => GND,
      RST => Inst_Pantalla_vPos_3_1_FFY_RSTAND_30204,
      O => Inst_Pantalla_vPos_3_1_9028
    );
  Inst_Pantalla_vPos_3_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_3_1_FFY_RSTAND_30204
    );
  Inst_Pantalla_Mcount_vPos_eqn_110 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_1_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_1
    );
  Inst_Pantalla_vPos_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_1_1_DYMUX_30144,
      CE => Inst_Pantalla_vPos_1_1_CEINV_30132,
      CLK => Inst_Pantalla_vPos_1_1_CLKINV_30133,
      SET => GND,
      RST => Inst_Pantalla_vPos_1_1_FFY_RSTAND_30150,
      O => Inst_Pantalla_vPos_1_1_9026
    );
  Inst_Pantalla_vPos_1_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_1_1_FFY_RSTAND_30150
    );
  Inst_Pantalla_Mcount_vPos_eqn_210 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_2_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_2
    );
  Inst_Pantalla_Mcount_vPos_eqn_32 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_3_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_3
    );
  Inst_digital_clock_top_hora2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora2_2_DYMUX_30113,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora2_2_CLKINV_30105,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora2(2)
    );
  Inst_digital_clock_top_hora2c_0_1 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(0),
      ADR1 => Inst_digital_clock_top_hora2(3),
      ADR2 => Inst_digital_clock_top_hora2(2),
      ADR3 => VCC,
      O => hora2(0)
    );
  Inst_Pantalla_Mcount_vPos_eqn_41 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_4_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_4
    );
  Inst_Pantalla_vPos_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_2_1_DYMUX_30171,
      CE => Inst_Pantalla_vPos_2_1_CEINV_30159,
      CLK => Inst_Pantalla_vPos_2_1_CLKINV_30160,
      SET => GND,
      RST => Inst_Pantalla_vPos_2_1_FFY_RSTAND_30177,
      O => Inst_Pantalla_vPos_2_1_9027
    );
  Inst_Pantalla_vPos_2_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_2_1_FFY_RSTAND_30177
    );
  Inst_Pantalla_Mcount_vPos_eqn_61 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_6_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_6
    );
  Inst_Pantalla_Mcount_vPos_eqn_71 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_7_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_7
    );
  Inst_Pantalla_Mcount_vPos_eqn_51 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_5_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_5
    );
  Inst_Pantalla_vPos_8_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_8_1_DYMUX_30333,
      CE => Inst_Pantalla_vPos_8_1_CEINV_30321,
      CLK => Inst_Pantalla_vPos_8_1_CLKINV_30322,
      SET => GND,
      RST => Inst_Pantalla_vPos_8_1_FFY_RSTAND_30339,
      O => Inst_Pantalla_vPos_8_1_9035
    );
  Inst_Pantalla_vPos_8_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_8_1_FFY_RSTAND_30339
    );
  Inst_Pantalla_Mcount_vPos_eqn_81 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_Pantalla_Result_8_1,
      ADR1 => Inst_Pantalla_vPos_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Mcount_vPos_eqn_8
    );
  Inst_Pantalla_vPos_6_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_6_1_DYMUX_30279,
      CE => Inst_Pantalla_vPos_6_1_CEINV_30267,
      CLK => Inst_Pantalla_vPos_6_1_CLKINV_30268,
      SET => GND,
      RST => Inst_Pantalla_vPos_6_1_FFY_RSTAND_30285,
      O => Inst_Pantalla_vPos_6_1_9033
    );
  Inst_Pantalla_vPos_6_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_6_1_FFY_RSTAND_30285
    );
  Inst_Pantalla_vPos_7_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_7_1_DYMUX_30306,
      CE => Inst_Pantalla_vPos_7_1_CEINV_30294,
      CLK => Inst_Pantalla_vPos_7_1_CLKINV_30295,
      SET => GND,
      RST => Inst_Pantalla_vPos_7_1_FFY_RSTAND_30312,
      O => Inst_Pantalla_vPos_7_1_9034
    );
  Inst_Pantalla_vPos_7_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_7_1_FFY_RSTAND_30312
    );
  Inst_Pantalla_vPos_5_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_5_1_DYMUX_30252,
      CE => Inst_Pantalla_vPos_5_1_CEINV_30240,
      CLK => Inst_Pantalla_vPos_5_1_CLKINV_30241,
      SET => GND,
      RST => Inst_Pantalla_vPos_5_1_FFY_RSTAND_30258,
      O => Inst_Pantalla_vPos_5_1_9031
    );
  Inst_Pantalla_vPos_5_1_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_9685,
      O => Inst_Pantalla_vPos_5_1_FFY_RSTAND_30258
    );
  Inst_digital_clock_top_Mrom_hora1_rom0000411 : X_LUT4
    generic map(
      INIT => X"C9C8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(3),
      ADR2 => Inst_digital_clock_top_hora1(1),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => Inst_digital_clock_top_N36_pack_3
    );
  Inst_digital_clock_top_display_0_mux000011 : X_LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => Inst_digital_clock_top_display_3_mux0000111_0,
      ADR3 => Inst_digital_clock_top_N36,
      O => Inst_digital_clock_top_display_0_mux000011_32856
    );
  Inst_digital_clock_top_hora2_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(3),
      ADR1 => Inst_digital_clock_top_hora2(2),
      ADR2 => Inst_digital_clock_top_Madd_hora2_addsub0000_cy_1_0,
      ADR3 => Inst_digital_clock_top_hora2_cmp_eq0000_9766,
      O => Inst_digital_clock_top_hora2_mux0000(3)
    );
  Inst_digital_clock_top_Mcount_refresh_state_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_refresh_state(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_Result_1_3
    );
  Inst_digital_clock_top_Mrom_hora1_rom0000111 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => Inst_digital_clock_top_hora1(3),
      ADR3 => VCC,
      O => hora1(1)
    );
  Inst_digital_clock_top_hora2_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0402"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(0),
      ADR2 => N142_0,
      ADR3 => Inst_digital_clock_top_min2_cmp_eq0000_0,
      O => Inst_digital_clock_top_hora2_cmp_eq0000_pack_2
    );
  Inst_Pantalla_RGB_mux0003_0_68 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(5),
      ADR1 => Inst_Pantalla_RGB_cmp_ge0038,
      ADR2 => Inst_Pantalla_RGB_cmp_le0010,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_68_32796
    );
  Inst_digital_clock_top_Mdecod_display_sel21 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(1),
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_display_3_mux0000111
    );
  Inst_digital_clock_top_display_6_mux0000170_SW0 : X_LUT4
    generic map(
      INIT => X"E9C9"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(3),
      ADR2 => Inst_digital_clock_top_hora1(2),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => N138
    );
  Inst_Pantalla_RGB_or00254 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0009,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0010,
      ADR2 => Inst_Pantalla_RGB_cmp_le0008,
      ADR3 => Inst_Pantalla_RGB_cmp_le0005,
      O => Inst_Pantalla_RGB_or00254_32764
    );
  Inst_digital_clock_top_refresh_state_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_state_0_DYMUX_32731,
      CE => Inst_digital_clock_top_refresh_state_0_CEINV_32720,
      CLK => Inst_digital_clock_top_refresh_state_0_CLKINV_32721,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_refresh_state(1)
    );
  Inst_digital_clock_top_refresh_state_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_refresh_state_0_DXMUX_32746,
      CE => Inst_digital_clock_top_refresh_state_0_CEINV_32720,
      CLK => Inst_digital_clock_top_refresh_state_0_CLKINV_32721,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_refresh_state(0)
    );
  Inst_Pantalla_RGB_mux0003_0_49 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(2),
      ADR1 => Inst_Pantalla_RGB_cmp_ge0033,
      ADR2 => Inst_Pantalla_RGB_cmp_le0008,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_49_32772
    );
  Inst_Pantalla_RGB_or00259 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0009,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0008,
      ADR2 => Inst_Pantalla_RGB_cmp_le0010,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0011,
      O => Inst_Pantalla_RGB_or00259_32788
    );
  Inst_digital_clock_top_Mdecod_display_sel31 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_refresh_state(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => anod_3_OBUF_32808
    );
  Inst_Pantalla_RGB_or002531211 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0029,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_N61
    );
  Inst_Pantalla_vPos_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_21_DXMUX_33014,
      CE => Inst_Pantalla_vPos_21_CEINV_33001,
      CLK => Inst_Pantalla_vPos_21_CLKINV_33002,
      SET => GND,
      RST => Inst_Pantalla_vPos_21_SRINV_33003,
      O => Inst_Pantalla_vPos(21)
    );
  Inst_Pantalla_vPos_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_13_DXMUX_32986,
      CE => Inst_Pantalla_vPos_13_CEINV_32973,
      CLK => Inst_Pantalla_vPos_13_CLKINV_32974,
      SET => GND,
      RST => Inst_Pantalla_vPos_13_SRINV_32975,
      O => Inst_Pantalla_vPos(13)
    );
  Inst_Pantalla_RGB_or0025190_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => min1(0),
      ADR1 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => VCC,
      O => N73
    );
  Inst_Pantalla_vPos_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_21_DYMUX_33005,
      CE => Inst_Pantalla_vPos_21_CEINV_33001,
      CLK => Inst_Pantalla_vPos_21_CLKINV_33002,
      SET => GND,
      RST => Inst_Pantalla_vPos_21_SRINV_33003,
      O => Inst_Pantalla_vPos(20)
    );
  Inst_Pantalla_RGB_or0025553 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0028,
      ADR2 => Inst_Pantalla_RGB_cmp_le0028,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_or0025553_32911
    );
  Inst_digital_clock_top_hora2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_digital_clock_top_hora2_3_DXMUX_32886,
      CE => VCC,
      CLK => Inst_digital_clock_top_hora2_3_CLKINV_32871,
      SET => GND,
      RST => GND,
      O => Inst_digital_clock_top_hora2(3)
    );
  Inst_Pantalla_vPos_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_11_DYMUX_32949,
      CE => Inst_Pantalla_vPos_11_CEINV_32945,
      CLK => Inst_Pantalla_vPos_11_CLKINV_32946,
      SET => GND,
      RST => Inst_Pantalla_vPos_11_SRINV_32947,
      O => Inst_Pantalla_vPos(10)
    );
  Inst_Pantalla_vPos_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_11_DXMUX_32958,
      CE => Inst_Pantalla_vPos_11_CEINV_32945,
      CLK => Inst_Pantalla_vPos_11_CLKINV_32946,
      SET => GND,
      RST => Inst_Pantalla_vPos_11_SRINV_32947,
      O => Inst_Pantalla_vPos(11)
    );
  Inst_Pantalla_vPos_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_13_DYMUX_32977,
      CE => Inst_Pantalla_vPos_13_CEINV_32973,
      CLK => Inst_Pantalla_vPos_13_CLKINV_32974,
      SET => GND,
      RST => Inst_Pantalla_vPos_13_SRINV_32975,
      O => Inst_Pantalla_vPos(12)
    );
  Inst_Pantalla_RGB_or002511121 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0028,
      ADR1 => Inst_Pantalla_RGB_cmp_le0028,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_N63
    );
  Inst_Pantalla_vPos_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_17_DYMUX_33089,
      CE => Inst_Pantalla_vPos_17_CEINV_33085,
      CLK => Inst_Pantalla_vPos_17_CLKINV_33086,
      SET => GND,
      RST => Inst_Pantalla_vPos_17_SRINV_33087,
      O => Inst_Pantalla_vPos(16)
    );
  Inst_Pantalla_vPos_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_17_DXMUX_33098,
      CE => Inst_Pantalla_vPos_17_CEINV_33085,
      CLK => Inst_Pantalla_vPos_17_CLKINV_33086,
      SET => GND,
      RST => Inst_Pantalla_vPos_17_SRINV_33087,
      O => Inst_Pantalla_vPos(17)
    );
  Inst_Pantalla_vPos_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_15_DYMUX_33033,
      CE => Inst_Pantalla_vPos_15_CEINV_33029,
      CLK => Inst_Pantalla_vPos_15_CLKINV_33030,
      SET => GND,
      RST => Inst_Pantalla_vPos_15_SRINV_33031,
      O => Inst_Pantalla_vPos(14)
    );
  Inst_Pantalla_vPos_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_23_DXMUX_33070,
      CE => Inst_Pantalla_vPos_23_CEINV_33057,
      CLK => Inst_Pantalla_vPos_23_CLKINV_33058,
      SET => GND,
      RST => Inst_Pantalla_vPos_23_SRINV_33059,
      O => Inst_Pantalla_vPos(23)
    );
  Inst_Pantalla_RGB_and00261_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0023,
      ADR3 => VCC,
      O => N89
    );
  Inst_Pantalla_vPos_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_23_DYMUX_33061,
      CE => Inst_Pantalla_vPos_23_CEINV_33057,
      CLK => Inst_Pantalla_vPos_23_CLKINV_33058,
      SET => GND,
      RST => Inst_Pantalla_vPos_23_SRINV_33059,
      O => Inst_Pantalla_vPos(22)
    );
  Inst_Pantalla_vPos_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_19_DYMUX_33117,
      CE => Inst_Pantalla_vPos_19_CEINV_33113,
      CLK => Inst_Pantalla_vPos_19_CLKINV_33114,
      SET => GND,
      RST => Inst_Pantalla_vPos_19_SRINV_33115,
      O => Inst_Pantalla_vPos(18)
    );
  Inst_Pantalla_vPos_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_15_DXMUX_33042,
      CE => Inst_Pantalla_vPos_15_CEINV_33029,
      CLK => Inst_Pantalla_vPos_15_CLKINV_33030,
      SET => GND,
      RST => Inst_Pantalla_vPos_15_SRINV_33031,
      O => Inst_Pantalla_vPos(15)
    );
  Inst_Pantalla_vPos_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_19_DXMUX_33126,
      CE => Inst_Pantalla_vPos_19_CEINV_33113,
      CLK => Inst_Pantalla_vPos_19_CLKINV_33114,
      SET => GND,
      RST => Inst_Pantalla_vPos_19_SRINV_33115,
      O => Inst_Pantalla_vPos(19)
    );
  Inst_Pantalla_RGB_or0025367 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0019,
      ADR1 => Inst_Pantalla_RGB_cmp_le0019,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => Inst_Pantalla_RGB_or0025367_33215
    );
  Inst_Pantalla_RGB_or0025136 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0015,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0015,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025136_33191
    );
  Inst_Pantalla_RGB_or0025292 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_Pantalla_RGB_or0025289_0,
      ADR2 => Inst_Pantalla_RGB_or0025274_0,
      ADR3 => Inst_Pantalla_RGB_or0025258_0,
      O => Inst_Pantalla_RGB_or0025292_33230
    );
  Inst_Pantalla_RGB_or0025224 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(1),
      ADR1 => Inst_digital_clock_top_min1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025224_33171
    );
  Inst_Pantalla_RGB_or0025480 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0028,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0027,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => Inst_Pantalla_RGB_or0025480_33256
    );
  Inst_Pantalla_RGB_or00251068_SW2 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_Pantalla_RGB_mux0003_0_95_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N100
    );
  Inst_digital_clock_top_Mrom_min1_rom000091 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(1),
      ADR1 => Inst_digital_clock_top_min1(2),
      ADR2 => Inst_digital_clock_top_min1(3),
      ADR3 => VCC,
      O => min1(1)
    );
  Inst_Pantalla_RGB_or0025289 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(1),
      ADR1 => Inst_digital_clock_top_hora1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025289_33280
    );
  Inst_Pantalla_RGB_and00681 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0029,
      ADR1 => Inst_Pantalla_RGB_cmp_le0030,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => Inst_Pantalla_RGB_and0068
    );
  Inst_digital_clock_top_display_2_mux0000108 : X_LUT4
    generic map(
      INIT => X"A8AC"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(2),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => Inst_digital_clock_top_display_2_mux0000108_33287
    );
  Inst_Pantalla_RGB_or0025458 : X_LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      ADR0 => min2_1_0,
      ADR1 => Inst_Pantalla_RGB_cmp_le0027,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0027,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025458_33299
    );
  Inst_Pantalla_RGB_and00261 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0023,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0022,
      O => Inst_Pantalla_RGB_and0026
    );
  Inst_Pantalla_RGB_or0025753 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0030,
      ADR1 => Inst_Pantalla_RGB_cmp_le0030,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_or0025753_33316
    );
  Inst_Pantalla_RGB_or00253511 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0030,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0030,
      ADR3 => Inst_Pantalla_RGB_cmp_le0018,
      O => Inst_Pantalla_RGB_and0061
    );
  Inst_Pantalla_RGB_or0025322 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0019,
      ADR1 => hora2_1_0,
      ADR2 => Inst_Pantalla_RGB_cmp_le0019,
      ADR3 => Inst_Pantalla_N13,
      O => Inst_Pantalla_RGB_or0025322_33208
    );
  Inst_digital_clock_top_hora1_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"665A"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(3),
      ADR1 => N60_0,
      ADR2 => N59_0,
      ADR3 => Inst_digital_clock_top_min1_cmp_eq0000,
      O => Inst_digital_clock_top_hora1_mux0000(3)
    );
  Inst_digital_clock_top_display_4_mux000086 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min2(2),
      ADR1 => Inst_digital_clock_top_min2(1),
      ADR2 => Inst_digital_clock_top_min2(3),
      ADR3 => Inst_digital_clock_top_min2(0),
      O => Inst_digital_clock_top_display_4_mux000086_33359
    );
  Inst_Pantalla_hPos_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_1_DYMUX_33419,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_1_CLKINV_33416,
      SET => GND,
      RST => Inst_Pantalla_hPos_1_SRINV_33417,
      O => Inst_Pantalla_hPos(0)
    );
  Inst_digital_clock_top_display_4_mux000031 : X_LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora1(2),
      ADR1 => Inst_digital_clock_top_hora1(1),
      ADR2 => Inst_digital_clock_top_hora1(3),
      ADR3 => Inst_digital_clock_top_hora1(0),
      O => Inst_digital_clock_top_display_4_mux000031_33340
    );
  Inst_Pantalla_RGB_or00253511_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => min1(0),
      ADR1 => Inst_Pantalla_RGB_cmp_ge0030,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR3 => VCC,
      O => N87
    );
  Inst_Pantalla_hPos_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_1_DXMUX_33427,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_1_CLKINV_33416,
      SET => GND,
      RST => Inst_Pantalla_hPos_1_SRINV_33417,
      O => Inst_Pantalla_hPos(1)
    );
  Inst_Pantalla_hPos_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_3_DYMUX_33443,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_3_CLKINV_33440,
      SET => GND,
      RST => Inst_Pantalla_hPos_3_SRINV_33441,
      O => Inst_Pantalla_hPos(2)
    );
  Inst_Pantalla_hPos_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_3_DXMUX_33451,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_3_CLKINV_33440,
      SET => GND,
      RST => Inst_Pantalla_hPos_3_SRINV_33441,
      O => Inst_Pantalla_hPos(3)
    );
  Inst_Pantalla_RGB_mux0003_0_46 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(0),
      ADR1 => Inst_Pantalla_RGB_cmp_le0031,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0003,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_46_33407
    );
  Inst_digital_clock_top_Mrom_min1_rom000081 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => Inst_digital_clock_top_min1(3),
      ADR1 => Inst_digital_clock_top_min1(1),
      ADR2 => Inst_digital_clock_top_min1(2),
      ADR3 => Inst_digital_clock_top_min1(0),
      O => min1_0_pack_1
    );
  Inst_Pantalla_RGB_mux0003_0_11 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_control_led2(1),
      ADR1 => Inst_Pantalla_RGB_cmp_le0033,
      ADR2 => Inst_Pantalla_RGB_cmp_le0016,
      ADR3 => VCC,
      O => Inst_Pantalla_RGB_mux0003_0_11_33395
    );
  Inst_Pantalla_hPos_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_5_DYMUX_33467,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_5_CLKINV_33464,
      SET => GND,
      RST => Inst_Pantalla_hPos_5_SRINV_33465,
      O => Inst_Pantalla_hPos(4)
    );
  Inst_Pantalla_hPos_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_hPos_5_DXMUX_33475,
      CE => VCC,
      CLK => Inst_Pantalla_hPos_5_CLKINV_33464,
      SET => GND,
      RST => Inst_Pantalla_hPos_5_SRINV_33465,
      O => Inst_Pantalla_hPos(5)
    );
  Inst_digital_clock_top_display_3_mux0000179 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => N144_0,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => Inst_digital_clock_top_refresh_state(1),
      ADR3 => N126,
      O => disp_3_OBUF_33527
    );
  Inst_Pantalla_vPos_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_3_DXMUX_33550,
      CE => Inst_Pantalla_vPos_3_CEINV_33537,
      CLK => Inst_Pantalla_vPos_3_CLKINV_33538,
      SET => GND,
      RST => Inst_Pantalla_vPos_3_SRINV_33539,
      O => Inst_Pantalla_vPos(3)
    );
  Inst_Pantalla_vPos_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_5_DXMUX_33578,
      CE => Inst_Pantalla_vPos_5_CEINV_33565,
      CLK => Inst_Pantalla_vPos_5_CLKINV_33566,
      SET => GND,
      RST => Inst_Pantalla_vPos_5_SRINV_33567,
      O => Inst_Pantalla_vPos(5)
    );
  Inst_Pantalla_RGB_and00271 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0020,
      ADR1 => Inst_Pantalla_RGB_cmp_le0023,
      ADR2 => Inst_Pantalla_RGB_cmp_le0018,
      ADR3 => Inst_Pantalla_RGB_cmp_ge0022,
      O => Inst_Pantalla_RGB_and0027
    );
  Inst_Pantalla_RGB_and00321 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0021,
      ADR1 => Inst_Pantalla_RGB_cmp_le0023,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0022,
      ADR3 => Inst_Pantalla_RGB_cmp_le0021,
      O => Inst_Pantalla_RGB_and0032
    );
  Inst_Pantalla_vPos_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_7_DYMUX_33597,
      CE => Inst_Pantalla_vPos_7_CEINV_33593,
      CLK => Inst_Pantalla_vPos_7_CLKINV_33594,
      SET => GND,
      RST => Inst_Pantalla_vPos_7_SRINV_33595,
      O => Inst_Pantalla_vPos(6)
    );
  Inst_Pantalla_vPos_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_3_DYMUX_33541,
      CE => Inst_Pantalla_vPos_3_CEINV_33537,
      CLK => Inst_Pantalla_vPos_3_CLKINV_33538,
      SET => GND,
      RST => Inst_Pantalla_vPos_3_SRINV_33539,
      O => Inst_Pantalla_vPos(2)
    );
  Inst_Pantalla_vPos_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_5_DYMUX_33569,
      CE => Inst_Pantalla_vPos_5_CEINV_33565,
      CLK => Inst_Pantalla_vPos_5_CLKINV_33566,
      SET => GND,
      RST => Inst_Pantalla_vPos_5_SRINV_33567,
      O => Inst_Pantalla_vPos(4)
    );
  Inst_digital_clock_top_display_3_mux0000179_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_display_3_mux000011,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => N162,
      ADR3 => VCC,
      O => N126_pack_2
    );
  Inst_Pantalla_vPos_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_9_DYMUX_33625,
      CE => Inst_Pantalla_vPos_9_CEINV_33621,
      CLK => Inst_Pantalla_vPos_9_CLKINV_33622,
      SET => GND,
      RST => Inst_Pantalla_vPos_9_SRINV_33623,
      O => Inst_Pantalla_vPos(8)
    );
  Inst_Pantalla_RGB_and001611_SW1 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_digital_clock_top_min1(2),
      ADR2 => Inst_digital_clock_top_min1(1),
      ADR3 => Inst_digital_clock_top_min1(3),
      O => N83
    );
  Inst_Pantalla_vPos_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_7_DXMUX_33606,
      CE => Inst_Pantalla_vPos_7_CEINV_33593,
      CLK => Inst_Pantalla_vPos_7_CLKINV_33594,
      SET => GND,
      RST => Inst_Pantalla_vPos_7_SRINV_33595,
      O => Inst_Pantalla_vPos(7)
    );
  Inst_Pantalla_vPos_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => Inst_Pantalla_vPos_9_DXMUX_33634,
      CE => Inst_Pantalla_vPos_9_CEINV_33621,
      CLK => Inst_Pantalla_vPos_9_CLKINV_33622,
      SET => GND,
      RST => Inst_Pantalla_vPos_9_SRINV_33623,
      O => Inst_Pantalla_vPos(9)
    );
  Inst_digital_clock_top_display_0_mux0000160_SW0 : X_LUT4
    generic map(
      INIT => X"CF98"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(1),
      ADR1 => Inst_digital_clock_top_hora2(3),
      ADR2 => Inst_digital_clock_top_hora2(0),
      ADR3 => Inst_digital_clock_top_hora2(2),
      O => N140_pack_1
    );
  Inst_Pantalla_RGB_or002568 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_ge0005,
      ADR1 => Inst_Pantalla_RGB_cmp_le0004,
      ADR2 => Inst_Pantalla_RGB_cmp_ge0006,
      ADR3 => Inst_Pantalla_RGB_cmp_le0006,
      O => Inst_Pantalla_RGB_or002568_33651
    );
  Inst_Pantalla_RGB_or00251121_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => Inst_Pantalla_RGB_cmp_le0020,
      ADR1 => Inst_Pantalla_RGB_cmp_ge0018,
      ADR2 => Inst_Pantalla_RGB_cmp_le0028,
      ADR3 => VCC,
      O => N107
    );
  Inst_digital_clock_top_display_0_mux0000188_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"9810"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_state(0),
      ADR1 => Inst_digital_clock_top_refresh_state(1),
      ADR2 => Inst_digital_clock_top_display_0_mux000048_0,
      ADR3 => N140,
      O => N158
    );
  Inst_digital_clock_top_display_6_mux000047 : X_LUT4
    generic map(
      INIT => X"E9C9"
    )
    port map (
      ADR0 => Inst_digital_clock_top_hora2(2),
      ADR1 => Inst_digital_clock_top_hora2(3),
      ADR2 => Inst_digital_clock_top_hora2(1),
      ADR3 => Inst_digital_clock_top_hora2(0),
      O => Inst_digital_clock_top_display_6_mux000047_33663
    );
  Inst_digital_clock_top_display_0_mux0000188_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Inst_digital_clock_top_display_0_mux000011_0,
      ADR1 => N158_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N122_pack_1
    );
  Inst_digital_clock_top_display_0_mux0000188 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => N152_0,
      ADR1 => Inst_digital_clock_top_refresh_state(0),
      ADR2 => Inst_digital_clock_top_refresh_state(1),
      ADR3 => N122,
      O => disp_0_OBUF_33735
    );
  Inst_digital_clock_top_count_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_8_F
    );
  Inst_digital_clock_top_count_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_8_G
    );
  Inst_digital_clock_top_count_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_4_F
    );
  Inst_digital_clock_top_count_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_4_G
    );
  Inst_digital_clock_top_count_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_6_F
    );
  Inst_digital_clock_top_count_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_6_G
    );
  Inst_digital_clock_top_count_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_14_F
    );
  Inst_digital_clock_top_count_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_14_G
    );
  Inst_digital_clock_top_count_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_16_F
    );
  Inst_digital_clock_top_count_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_10_F
    );
  Inst_digital_clock_top_count_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_10_G
    );
  Inst_digital_clock_top_count_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_12_F
    );
  Inst_digital_clock_top_count_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_12_G
    );
  Inst_digital_clock_top_count_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_2_F
    );
  Inst_digital_clock_top_count_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_2_G
    );
  Inst_digital_clock_top_count_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_count_0_G
    );
  Inst_digital_clock_top_refresh_count_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_0_G
    );
  Inst_digital_clock_top_refresh_count_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_2_F
    );
  Inst_digital_clock_top_refresh_count_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_2_G
    );
  Inst_digital_clock_top_refresh_count_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_6_F
    );
  Inst_digital_clock_top_refresh_count_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_6_G
    );
  Inst_digital_clock_top_refresh_count_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_8_F
    );
  Inst_digital_clock_top_refresh_count_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_8_G
    );
  Inst_digital_clock_top_refresh_count_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_10_F
    );
  Inst_digital_clock_top_refresh_count_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_10_G
    );
  Inst_digital_clock_top_refresh_count_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_12_F
    );
  Inst_digital_clock_top_refresh_count_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_12_G
    );
  Inst_digital_clock_top_refresh_count_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_14_F
    );
  Inst_digital_clock_top_refresh_count_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_14_G
    );
  Inst_digital_clock_top_refresh_count_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_4_F
    );
  Inst_digital_clock_top_refresh_count_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_digital_clock_top_refresh_count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_refresh_count_4_G
    );
  Inst_Pantalla_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_0_1_G
    );
  Inst_Pantalla_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_2_1_F
    );
  Inst_Pantalla_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_2_1_G
    );
  Inst_Pantalla_Result_10_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_10_1_F
    );
  Inst_Pantalla_Result_10_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_10_1_G
    );
  Inst_Pantalla_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_6_1_F
    );
  Inst_Pantalla_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_6_1_G
    );
  Inst_Pantalla_Result_16_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_16_1_F
    );
  Inst_Pantalla_Result_16_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_16_1_G
    );
  Inst_Pantalla_Result_12_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_12_1_F
    );
  Inst_Pantalla_Result_12_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_12_1_G
    );
  Inst_Pantalla_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_4_1_F
    );
  Inst_Pantalla_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_4_1_G
    );
  Inst_Pantalla_Result_14_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_14_1_F
    );
  Inst_Pantalla_Result_14_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_14_1_G
    );
  Inst_Pantalla_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_8_1_F
    );
  Inst_Pantalla_Result_8_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_8_1_G
    );
  Inst_Pantalla_Result_28_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_28_1_F
    );
  Inst_Pantalla_Result_28_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_28_1_G
    );
  Inst_Pantalla_Result_30_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_30_1_F
    );
  Inst_Pantalla_Result_22_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_22_1_F
    );
  Inst_Pantalla_Result_22_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_22_1_G
    );
  Inst_Pantalla_Result_26_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_26_1_F
    );
  Inst_Pantalla_Result_26_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_26_1_G
    );
  Inst_Pantalla_Result_24_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_24_1_F
    );
  Inst_Pantalla_Result_24_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_24_1_G
    );
  Inst_Pantalla_Result_20_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_20_1_F
    );
  Inst_Pantalla_Result_20_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_20_1_G
    );
  Inst_Pantalla_Result_18_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_18_1_F
    );
  Inst_Pantalla_Result_18_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_vPos(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_18_1_G
    );
  Inst_Pantalla_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_4_F
    );
  Inst_Pantalla_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_4_G
    );
  Inst_Pantalla_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_0_G
    );
  Inst_Pantalla_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_2_F
    );
  Inst_Pantalla_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_2_G
    );
  Inst_Pantalla_Result_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_14_F
    );
  Inst_Pantalla_Result_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_14_G
    );
  Inst_Pantalla_Result_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_20_F
    );
  Inst_Pantalla_Result_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_20_G
    );
  Inst_Pantalla_Result_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_16_F
    );
  Inst_Pantalla_Result_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_16_G
    );
  Inst_Pantalla_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_8_F
    );
  Inst_Pantalla_Result_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_8_G
    );
  Inst_Pantalla_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_6_F
    );
  Inst_Pantalla_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_6_G
    );
  Inst_Pantalla_Result_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_10_F
    );
  Inst_Pantalla_Result_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_10_G
    );
  Inst_Pantalla_Result_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_18_F
    );
  Inst_Pantalla_Result_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_18_G
    );
  Inst_Pantalla_Result_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_12_F
    );
  Inst_Pantalla_Result_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_12_G
    );
  Inst_Pantalla_Result_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_26_F
    );
  Inst_Pantalla_Result_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_26_G
    );
  Inst_Pantalla_Result_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_22_F
    );
  Inst_Pantalla_Result_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_22_G
    );
  Inst_Pantalla_Result_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_30_F
    );
  Inst_Pantalla_Result_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_24_F
    );
  Inst_Pantalla_Result_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_24_G
    );
  Inst_Pantalla_Result_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_28_F
    );
  Inst_Pantalla_Result_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => Inst_Pantalla_hPos(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_Pantalla_Result_28_G
    );
  VSYNC_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_VSYNC_9695,
      O => VSYNC_O
    );
  disp_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_2_OBUF_F5MUX_28265,
      O => disp_2_O
    );
  disp_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_3_OBUF_33527,
      O => disp_3_O
    );
  disp_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_4_OBUF_F5MUX_28115,
      O => disp_4_O
    );
  led2_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_control_led2(0),
      O => led2_0_O
    );
  anod_2_OUTPUT_OFF_OMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_digital_clock_top_display_3_mux0000111_0,
      O => anod_2_O
    );
  disp_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_5_OBUF_32698,
      O => disp_5_O
    );
  anod_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => anod_3_OBUF_32808,
      O => anod_3_O
    );
  disp_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_1_OBUF_F5MUX_28140,
      O => disp_1_O
    );
  anod_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => anod_0_OBUF_32707,
      O => anod_0_O
    );
  anod_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => anod_1_OBUF_0,
      O => anod_1_O
    );
  HSYNC_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_HSYNC_9686,
      O => HSYNC_O
    );
  disp_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_0_OBUF_33735,
      O => disp_0_O
    );
  RGB_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_6_O
    );
  RGB_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_3_O
    );
  RGB_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_5_O
    );
  RGB_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_4_O
    );
  RGB_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_0_Q,
      O => RGB_0_O
    );
  RGB_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_7_O
    );
  disp_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_7_OBUF_32674,
      O => disp_7_O
    );
  RGB_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_2_Q,
      O => RGB_2_O
    );
  disp_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp_6_OBUF_F5MUX_28190,
      O => disp_6_O
    );
  RGB_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Inst_Pantalla_RGB_0_Q,
      O => RGB_1_O
    );
  Inst_control_led2_0_not0001_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_control_led2_0_not0001_G
    );
  Inst_control_N3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_control_N3_G
    );
  Inst_digital_clock_top_hora1_and000050_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Inst_digital_clock_top_hora1_and000050_G_28306
    );
  NlwBlock_top_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_top_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_Inst_control_led2_1_1_CLK : X_INV
    port map (
      I => led2_1_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_1_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_4_1_CLK : X_INV
    port map (
      I => led2_4_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_4_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_5_1_CLK : X_INV
    port map (
      I => led2_5_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_5_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_6_1_CLK : X_INV
    port map (
      I => led2_6_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_6_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_3_1_CLK : X_INV
    port map (
      I => led2_3_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_3_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_2_1_CLK : X_INV
    port map (
      I => led2_2_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_Inst_control_led2_2_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_0_CLK : X_INV
    port map (
      I => Inst_control_led2_0_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_0_CLK
    );
  NlwInverterBlock_Inst_control_led2_5_CLK : X_INV
    port map (
      I => Inst_control_led2_5_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_5_CLK
    );
  NlwInverterBlock_Inst_control_led2_3_CLK : X_INV
    port map (
      I => Inst_control_led2_3_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_3_CLK
    );
  NlwInverterBlock_Inst_control_led2_2_CLK : X_INV
    port map (
      I => Inst_control_led2_3_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_2_CLK
    );
  NlwInverterBlock_Inst_control_led2_1_CLK : X_INV
    port map (
      I => Inst_control_led2_1_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_1_CLK
    );
  NlwInverterBlock_Inst_control_led2_4_CLK : X_INV
    port map (
      I => Inst_control_led2_4_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_4_CLK
    );
  NlwInverterBlock_Inst_control_led2_6_CLK : X_INV
    port map (
      I => Inst_control_led2_6_CLKINVNOT,
      O => NlwInverterSignal_Inst_control_led2_6_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

