// Seed: 469960275
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11,
    output wor id_12,
    input id_13,
    input id_14,
    output id_15
);
  type_24 id_16 (.id_0(id_0));
  logic id_17, id_18, id_19;
  assign id_12[1] = id_10;
endmodule
