Search.setIndex({envversion:47,filenames:["index"],objects:{},objnames:{},objtypes:{},terms:{"100mhz":0,"12mhz":0,"default":0,"final":0,"try":0,about:0,actual:0,adr:0,all:0,assign:0,basic_verilog:0,bennett:0,between:0,bit:0,blackic:0,branch:0,build:0,button:0,cad:0,can:0,chang:0,clk:0,clock:0,complet:0,connect:0,continu:0,control:0,correspond:0,dat:0,declar:0,depend:0,describ:0,design:0,directori:0,doe:0,don:0,edg:0,endmodul:0,extern:0,find:0,flash:[],flip:0,flop:0,follow:0,fpga:0,gate:0,get:0,group:0,hold:0,how:0,huge:0,individu:0,infeas:0,input:0,insid:0,instanc:0,instanti:0,instead:0,jeremi:0,know:0,ld1:0,ld2:0,ld3:0,ld4:0,let:0,level:0,light:0,line:0,link:0,make:0,map:0,memori:0,miso:0,modern:0,modifi:0,modul:0,more:0,mosi:0,move:0,mux:0,my_l:0,name:0,net:0,network:0,next:0,number:0,onboard:0,onc:0,oscil:0,other:0,our:0,output:0,p14_1:0,p14_2:0,p14_3:0,p14_4:0,pcf:0,pin:0,pmod:0,port:0,possibl:0,press:0,provid:0,ramc:0,ramo:0,ramw:0,rd0:0,rd2:0,rd4:0,rd6:0,red:0,repositori:0,scl:0,set:0,set_io:0,signal:0,spi:0,sram:0,stage:0,start:0,state:0,structur:0,tell:0,than:0,them:0,thi:0,togeth:0,top:0,tutori:0,uart_tx:0,understand:0,unus:0,valu:0,want:0,where:0,which:0,wire:0,you:0},titles:["Basic Verilog"],titleterms:{basic:0,chip:0,combinatori:0,constraint:0,detail:0,exampl:0,exercis:0,file:0,first:[],interfac:0,led:0,logic:0,mystorm:0,physic:0,process:0,regist:0,schemat:0,sequenti:0,transfer:0,verilog:0}})