// Seed: 2088946124
module module_0 (
    output tri id_0,
    input supply1 id_1
);
  assign id_0 = -1;
  logic id_3;
  ;
  assign id_3 = -1'b0;
  assign id_3 = 1;
  wire [-1 : 1] id_4;
  assign id_4 = id_4;
  reg id_5;
  initial id_5 = #1 id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wire id_5
);
  assign id_4 = -1'h0;
  logic [-1 : 1 'd0] id_7;
  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
