// Seed: 531808718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6
);
  wire id_8;
  assign id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8
  );
  assign id_8 = 1;
endmodule
