INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/fc_feature_map_buffer/sim/fc_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/sim/mp_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/sim/conv_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/input_image/sim/input_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_image
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/CNN_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fully_connected_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/max_pooling_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_max
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/CNN/CNN/CNN.srcs/sim_1/new/CNN_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_top_tb
