; SMT-LIBv2 description generated by Yosys 0.9+3627 (git sha1 06347b119b, g++ 9.3.0 -fPIC -Os)
; yosys-smt2-module basic_axi4_lite_slave
(declare-sort |basic_axi4_lite_slave_s| 0)
(declare-fun |basic_axi4_lite_slave_is| (|basic_axi4_lite_slave_s|) Bool)
(declare-fun |basic_axi4_lite_slave#0| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \r_PAST_VALID
; yosys-smt2-register r_PAST_VALID 1
; yosys-smt2-wire r_PAST_VALID 1
(define-fun |basic_axi4_lite_slave_n r_PAST_VALID| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#0| state)) #b1))
(declare-fun |basic_axi4_lite_slave#1| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \o_S_WREADY
; yosys-smt2-output o_S_WREADY 1
; yosys-smt2-register o_S_WREADY 1
; yosys-smt2-wire o_S_WREADY 1
(define-fun |basic_axi4_lite_slave_n o_S_WREADY| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#1| state)) #b1))
(declare-fun |basic_axi4_lite_slave#2| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \o_S_RVALID
; yosys-smt2-output o_S_RVALID 1
; yosys-smt2-register o_S_RVALID 1
; yosys-smt2-wire o_S_RVALID 1
(define-fun |basic_axi4_lite_slave_n o_S_RVALID| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#2| state)) #b1))
(declare-fun |basic_axi4_lite_slave#3| (|basic_axi4_lite_slave_s|) (_ BitVec 8)) ; \o_S_RDATA
; yosys-smt2-output o_S_RDATA 8
; yosys-smt2-register o_S_RDATA 8
; yosys-smt2-wire o_S_RDATA 8
(define-fun |basic_axi4_lite_slave_n o_S_RDATA| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (|basic_axi4_lite_slave#3| state))
(declare-fun |basic_axi4_lite_slave#4| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \o_S_BVALID
; yosys-smt2-output o_S_BVALID 1
; yosys-smt2-register o_S_BVALID 1
; yosys-smt2-wire o_S_BVALID 1
(define-fun |basic_axi4_lite_slave_n o_S_BVALID| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#4| state)) #b1))
; yosys-smt2-output o_S_BRESP 2
; yosys-smt2-wire o_S_BRESP 2
(define-fun |basic_axi4_lite_slave_n o_S_BRESP| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) #b00)
(declare-fun |basic_axi4_lite_slave#5| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \o_S_AWREADY
; yosys-smt2-output o_S_AWREADY 1
; yosys-smt2-register o_S_AWREADY 1
; yosys-smt2-wire o_S_AWREADY 1
(define-fun |basic_axi4_lite_slave_n o_S_AWREADY| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#5| state)) #b1))
(declare-fun |basic_axi4_lite_slave#6| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; \o_S_ARREADY
; yosys-smt2-output o_S_ARREADY 1
; yosys-smt2-register o_S_ARREADY 1
; yosys-smt2-wire o_S_ARREADY 1
(define-fun |basic_axi4_lite_slave_n o_S_ARREADY| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#6| state)) #b1))
(declare-fun |basic_axi4_lite_slave#7| (|basic_axi4_lite_slave_s|) Bool) ; \i_M_WVALID
; yosys-smt2-input i_M_WVALID 1
; yosys-smt2-wire i_M_WVALID 1
(define-fun |basic_axi4_lite_slave_n i_M_WVALID| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#7| state))
(declare-fun |basic_axi4_lite_slave#8| (|basic_axi4_lite_slave_s|) (_ BitVec 8)) ; \i_M_WDATA
; yosys-smt2-input i_M_WDATA 8
; yosys-smt2-wire i_M_WDATA 8
(define-fun |basic_axi4_lite_slave_n i_M_WDATA| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (|basic_axi4_lite_slave#8| state))
(declare-fun |basic_axi4_lite_slave#9| (|basic_axi4_lite_slave_s|) Bool) ; \i_M_RREADY
; yosys-smt2-input i_M_RREADY 1
; yosys-smt2-wire i_M_RREADY 1
(define-fun |basic_axi4_lite_slave_n i_M_RREADY| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#9| state))
(declare-fun |basic_axi4_lite_slave#10| (|basic_axi4_lite_slave_s|) Bool) ; \i_M_BREADY
; yosys-smt2-input i_M_BREADY 1
; yosys-smt2-wire i_M_BREADY 1
(define-fun |basic_axi4_lite_slave_n i_M_BREADY| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#10| state))
(declare-fun |basic_axi4_lite_slave#11| (|basic_axi4_lite_slave_s|) Bool) ; \i_M_AWVALID
; yosys-smt2-input i_M_AWVALID 1
; yosys-smt2-wire i_M_AWVALID 1
(define-fun |basic_axi4_lite_slave_n i_M_AWVALID| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#11| state))
(declare-fun |basic_axi4_lite_slave#12| (|basic_axi4_lite_slave_s|) (_ BitVec 2)) ; \i_M_AWADDR
; yosys-smt2-input i_M_AWADDR 2
; yosys-smt2-wire i_M_AWADDR 2
(define-fun |basic_axi4_lite_slave_n i_M_AWADDR| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) (|basic_axi4_lite_slave#12| state))
(declare-fun |basic_axi4_lite_slave#13| (|basic_axi4_lite_slave_s|) Bool) ; \i_M_ARVALID
; yosys-smt2-input i_M_ARVALID 1
; yosys-smt2-wire i_M_ARVALID 1
(define-fun |basic_axi4_lite_slave_n i_M_ARVALID| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#13| state))
(declare-fun |basic_axi4_lite_slave#14| (|basic_axi4_lite_slave_s|) (_ BitVec 2)) ; \i_M_ARADDR
; yosys-smt2-input i_M_ARADDR 2
; yosys-smt2-wire i_M_ARADDR 2
(define-fun |basic_axi4_lite_slave_n i_M_ARADDR| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) (|basic_axi4_lite_slave#14| state))
(declare-fun |basic_axi4_lite_slave#15| (|basic_axi4_lite_slave_s|) Bool) ; \i_ARESETN
; yosys-smt2-input i_ARESETN 1
; yosys-smt2-wire i_ARESETN 1
(define-fun |basic_axi4_lite_slave_n i_ARESETN| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#15| state))
(declare-fun |basic_axi4_lite_slave#16| (|basic_axi4_lite_slave_s|) Bool) ; \i_ACLK
; yosys-smt2-input i_ACLK 1
; yosys-smt2-wire i_ACLK 1
(define-fun |basic_axi4_lite_slave_n i_ACLK| ((state |basic_axi4_lite_slave_s|)) Bool (|basic_axi4_lite_slave#16| state))
(declare-fun |basic_axi4_lite_slave#17| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $past$basic_axi4_lite_slave.v:115$6$0
; yosys-smt2-register $past$basic_axi4_lite_slave.v:115$6$0 1
(define-fun |basic_axi4_lite_slave_n $past$basic_axi4_lite_slave.v:115$6$0| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#17| state)) #b1))
(declare-fun |basic_axi4_lite_slave#18| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $past$basic_axi4_lite_slave.v:110$4$0
; yosys-smt2-register $past$basic_axi4_lite_slave.v:110$4$0 1
(define-fun |basic_axi4_lite_slave_n $past$basic_axi4_lite_slave.v:110$4$0| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#18| state)) #b1))
(declare-fun |basic_axi4_lite_slave#19| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $past$basic_axi4_lite_slave.v:101$3$0
; yosys-smt2-register $past$basic_axi4_lite_slave.v:101$3$0 1
(define-fun |basic_axi4_lite_slave_n $past$basic_axi4_lite_slave.v:101$3$0| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1))
(declare-fun |basic_axi4_lite_slave#20| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:134$35_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:134$35_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:134$35_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#20| state)) #b1))
(declare-fun |basic_axi4_lite_slave#21| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:134$35_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:134$35_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:134$35_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#21| state)) #b1))
(declare-fun |basic_axi4_lite_slave#22| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:132$34_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:132$34_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:132$34_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#22| state)) #b1))
(declare-fun |basic_axi4_lite_slave#23| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:132$34_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:132$34_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:132$34_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#23| state)) #b1))
(declare-fun |basic_axi4_lite_slave#24| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:130$33_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:130$33_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:130$33_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#24| state)) #b1))
(declare-fun |basic_axi4_lite_slave#25| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:130$33_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:130$33_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:130$33_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#25| state)) #b1))
(declare-fun |basic_axi4_lite_slave#26| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:128$32_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:128$32_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:128$32_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#26| state)) #b1))
(declare-fun |basic_axi4_lite_slave#27| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:128$32_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:128$32_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:128$32_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#27| state)) #b1))
(declare-fun |basic_axi4_lite_slave#28| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:126$31_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:126$31_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:126$31_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#28| state)) #b1))
(declare-fun |basic_axi4_lite_slave#29| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:126$31_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:126$31_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:126$31_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#29| state)) #b1))
(declare-fun |basic_axi4_lite_slave#30| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:124$30_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:124$30_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:124$30_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#30| state)) #b1))
(declare-fun |basic_axi4_lite_slave#31| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:124$30_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:124$30_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:124$30_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#31| state)) #b1))
(declare-fun |basic_axi4_lite_slave#32| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:122$29_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:122$29_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:122$29_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#32| state)) #b1))
(declare-fun |basic_axi4_lite_slave#33| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:122$29_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:122$29_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:122$29_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#33| state)) #b1))
(declare-fun |basic_axi4_lite_slave#34| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:120$28_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:120$28_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:120$28_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#34| state)) #b1))
(declare-fun |basic_axi4_lite_slave#35| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:120$28_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:120$28_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:120$28_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#35| state)) #b1))
(declare-fun |basic_axi4_lite_slave#36| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:118$27_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:118$27_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:118$27_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#36| state)) #b1))
(declare-fun |basic_axi4_lite_slave#37| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:118$27_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:118$27_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:118$27_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#37| state)) #b1))
(declare-fun |basic_axi4_lite_slave#38| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:116$26_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:116$26_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:116$26_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#38| state)) #b1))
(declare-fun |basic_axi4_lite_slave#39| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:116$26_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:116$26_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:116$26_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#39| state)) #b1))
(declare-fun |basic_axi4_lite_slave#40| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:114$25_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:114$25_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:114$25_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#40| state)) #b1))
(declare-fun |basic_axi4_lite_slave#41| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:114$25_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:114$25_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:114$25_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#41| state)) #b1))
(declare-fun |basic_axi4_lite_slave#42| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:112$24_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:112$24_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:112$24_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#42| state)) #b1))
(declare-fun |basic_axi4_lite_slave#43| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:112$24_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:112$24_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:112$24_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#43| state)) #b1))
(declare-fun |basic_axi4_lite_slave#44| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:110$23_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:110$23_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:110$23_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#44| state)) #b1))
(declare-fun |basic_axi4_lite_slave#45| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:110$23_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:110$23_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:110$23_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#45| state)) #b1))
(declare-fun |basic_axi4_lite_slave#46| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:108$22_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:108$22_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:108$22_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#46| state)) #b1))
(declare-fun |basic_axi4_lite_slave#47| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:107$21_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:107$21_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:107$21_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#47| state)) #b1))
(declare-fun |basic_axi4_lite_slave#48| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:107$21_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:107$21_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:107$21_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#48| state)) #b1))
(declare-fun |basic_axi4_lite_slave#49| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:103$20_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:103$20_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:103$20_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#49| state)) #b1))
(declare-fun |basic_axi4_lite_slave#50| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:102$19_EN
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:102$19_EN 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:102$19_EN| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#50| state)) #b1))
(declare-fun |basic_axi4_lite_slave#51| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $formal$basic_axi4_lite_slave.v:102$19_CHECK
; yosys-smt2-register $formal$basic_axi4_lite_slave.v:102$19_CHECK 1
(define-fun |basic_axi4_lite_slave_n $formal$basic_axi4_lite_slave.v:102$19_CHECK| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#51| state)) #b1))
(declare-fun |basic_axi4_lite_slave#52| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:132$163_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:132$163_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:132$163_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#52| state)) #b1))
(declare-fun |basic_axi4_lite_slave#53| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:132$162_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:132$162_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:132$162_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#53| state)) #b1))
(declare-fun |basic_axi4_lite_slave#54| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:128$157_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:128$157_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:128$157_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#54| state)) #b1))
(declare-fun |basic_axi4_lite_slave#55| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:124$152_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:124$152_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:124$152_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#55| state)) #b1))
(declare-fun |basic_axi4_lite_slave#56| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:120$147_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:120$147_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:120$147_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#56| state)) #b1))
(declare-fun |basic_axi4_lite_slave#57| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:119$146_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:119$146_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:119$146_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#57| state)) #b1))
(declare-fun |basic_axi4_lite_slave#58| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $eq$basic_axi4_lite_slave.v:117$144_Y
; yosys-smt2-register $eq$basic_axi4_lite_slave.v:117$144_Y 1
(define-fun |basic_axi4_lite_slave_n $eq$basic_axi4_lite_slave.v:117$144_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#58| state)) #b1))
(declare-fun |basic_axi4_lite_slave#59| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $and$basic_axi4_lite_slave.v:0$125_Y
; yosys-smt2-register $and$basic_axi4_lite_slave.v:0$125_Y 1
(define-fun |basic_axi4_lite_slave_n $and$basic_axi4_lite_slave.v:0$125_Y| ((state |basic_axi4_lite_slave_s|)) Bool (= ((_ extract 0 0) (|basic_axi4_lite_slave#59| state)) #b1))
; yosys-smt2-cover 0 basic_axi4_lite_slave.v:107.9-108.46
(define-fun |basic_axi4_lite_slave_c 0| ((state |basic_axi4_lite_slave_s|)) Bool (and (= ((_ extract 0 0) (|basic_axi4_lite_slave#48| state)) #b1) (= ((_ extract 0 0) (|basic_axi4_lite_slave#47| state)) #b1))) ; $cover$basic_axi4_lite_slave.v:107$172
(define-fun |basic_axi4_lite_slave#60| ((state |basic_axi4_lite_slave_s|)) Bool (distinct (|basic_axi4_lite_slave#59| state) (ite (|basic_axi4_lite_slave#16| state) #b1 #b0))) ; $0$formal$basic_axi4_lite_slave.v:96$18_CHECK[0:0]$87
; yosys-smt2-assume 0 basic_axi4_lite_slave.v:96.7-97.27
(define-fun |basic_axi4_lite_slave_u 0| ((state |basic_axi4_lite_slave_s|)) Bool (or (|basic_axi4_lite_slave#60| state) (not true))) ; $assume$basic_axi4_lite_slave.v:96$169
; yosys-smt2-assert 0 basic_axi4_lite_slave.v:134.9-135.33
(define-fun |basic_axi4_lite_slave_a 0| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#21| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#20| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:134$186
; yosys-smt2-assert 1 basic_axi4_lite_slave.v:132.59-133.33
(define-fun |basic_axi4_lite_slave_a 1| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#23| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#22| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:132$185
; yosys-smt2-assert 2 basic_axi4_lite_slave.v:130.9-131.29
(define-fun |basic_axi4_lite_slave_a 2| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#25| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#24| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:130$184
; yosys-smt2-assert 3 basic_axi4_lite_slave.v:128.57-129.29
(define-fun |basic_axi4_lite_slave_a 3| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#27| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#26| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:128$183
; yosys-smt2-assert 4 basic_axi4_lite_slave.v:126.9-127.29
(define-fun |basic_axi4_lite_slave_a 4| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#29| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#28| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:126$182
; yosys-smt2-assert 5 basic_axi4_lite_slave.v:124.57-125.29
(define-fun |basic_axi4_lite_slave_a 5| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#31| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#30| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:124$181
; yosys-smt2-assert 6 basic_axi4_lite_slave.v:122.9-123.30
(define-fun |basic_axi4_lite_slave_a 6| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#33| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#32| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:122$180
; yosys-smt2-assert 7 basic_axi4_lite_slave.v:120.59-121.30
(define-fun |basic_axi4_lite_slave_a 7| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#35| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#34| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:120$179
; yosys-smt2-assert 8 basic_axi4_lite_slave.v:118.25-119.37
(define-fun |basic_axi4_lite_slave_a 8| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#37| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#36| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:118$178
; yosys-smt2-assert 9 basic_axi4_lite_slave.v:116.24-117.36
(define-fun |basic_axi4_lite_slave_a 9| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#39| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#38| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:116$177
; yosys-smt2-assert 10 basic_axi4_lite_slave.v:114.24-115.36
(define-fun |basic_axi4_lite_slave_a 10| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#41| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#40| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:114$176
; yosys-smt2-assert 11 basic_axi4_lite_slave.v:112.32-113.30
(define-fun |basic_axi4_lite_slave_a 11| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#43| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#42| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:112$175
; yosys-smt2-assert 12 basic_axi4_lite_slave.v:110.31-111.29
(define-fun |basic_axi4_lite_slave_a 12| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#45| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#44| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:110$174
; yosys-smt2-assert 13 basic_axi4_lite_slave.v:108.47-109.27
(define-fun |basic_axi4_lite_slave_a 13| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#46| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#47| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:108$173
; yosys-smt2-assert 14 basic_axi4_lite_slave.v:103.29-104.28
(define-fun |basic_axi4_lite_slave_a 14| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#49| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#50| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:103$171
; yosys-smt2-assert 15 basic_axi4_lite_slave.v:102.9-103.28
(define-fun |basic_axi4_lite_slave_a 15| ((state |basic_axi4_lite_slave_s|)) Bool (or (= ((_ extract 0 0) (|basic_axi4_lite_slave#51| state)) #b1) (not (= ((_ extract 0 0) (|basic_axi4_lite_slave#50| state)) #b1)))) ; $assert$basic_axi4_lite_slave.v:102$170
; yosys-smt2-anyseq basic_axi4_lite_slave#61 1 $auto$setundef.cc:501:execute$559
(declare-fun |basic_axi4_lite_slave#61| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$560
(define-fun |basic_axi4_lite_slave#62| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#4| state))) ; $eq$basic_axi4_lite_slave.v:103$131_Y
; yosys-smt2-anyseq basic_axi4_lite_slave#63 1 $auto$setundef.cc:501:execute$557
(declare-fun |basic_axi4_lite_slave#63| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$558
(define-fun |basic_axi4_lite_slave#64| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#63| state) (|basic_axi4_lite_slave#62| state))) ; $procmux$230_Y
(define-fun |basic_axi4_lite_slave#65| ((state |basic_axi4_lite_slave_s|)) Bool (not (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#59| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$basic_axi4_lite_slave.v:0$126_Y
(define-fun |basic_axi4_lite_slave#66| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#65| state) false) (or  (|basic_axi4_lite_slave#16| state) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$basic_axi4_lite_slave.v:99$128_Y
(define-fun |basic_axi4_lite_slave#67| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#0| state)) #b1) false) (or  (|basic_axi4_lite_slave#66| state) false))) ; $logic_and$basic_axi4_lite_slave.v:99$129_Y
(define-fun |basic_axi4_lite_slave#68| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#64| state) (|basic_axi4_lite_slave#61| state))) ; $0$formal$basic_axi4_lite_slave.v:102$19_CHECK[0:0]$89
(define-fun |basic_axi4_lite_slave#69| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) #b0 #b1)) ; $procmux$225_Y
(define-fun |basic_axi4_lite_slave#70| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#69| state) #b0)) ; $auto$rtlil.cc:2218:Mux$702
; yosys-smt2-anyseq basic_axi4_lite_slave#71 1 $auto$setundef.cc:501:execute$563
(declare-fun |basic_axi4_lite_slave#71| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$564
(define-fun |basic_axi4_lite_slave#72| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#2| state))) ; $eq$basic_axi4_lite_slave.v:104$132_Y
; yosys-smt2-anyseq basic_axi4_lite_slave#73 1 $auto$setundef.cc:501:execute$561
(declare-fun |basic_axi4_lite_slave#73| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$562
(define-fun |basic_axi4_lite_slave#74| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#73| state) (|basic_axi4_lite_slave#72| state))) ; $procmux$240_Y
(define-fun |basic_axi4_lite_slave#75| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#74| state) (|basic_axi4_lite_slave#71| state))) ; $0$formal$basic_axi4_lite_slave.v:103$20_CHECK[0:0]$91
; yosys-smt2-anyseq basic_axi4_lite_slave#76 1 $auto$setundef.cc:501:execute$567
(declare-fun |basic_axi4_lite_slave#76| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$568
; yosys-smt2-anyseq basic_axi4_lite_slave#77 1 $auto$setundef.cc:501:execute$565
(declare-fun |basic_axi4_lite_slave#77| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$566
; yosys-smt2-memory r_MEMORY 2 8 2 1 sync
(declare-fun |basic_axi4_lite_slave#78#0| (|basic_axi4_lite_slave_s|) (Array (_ BitVec 2) (_ BitVec 8))) ; r_MEMORY
(define-fun |basic_axi4_lite_slave_m r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (Array (_ BitVec 2) (_ BitVec 8)) (|basic_axi4_lite_slave#78#0| state))
(define-fun |basic_axi4_lite_slave_m:R0A r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) (|basic_axi4_lite_slave#14| state)) ; \i_M_ARADDR
(define-fun |basic_axi4_lite_slave#79| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (select (|basic_axi4_lite_slave#78#0| state) (|basic_axi4_lite_slave_m:R0A r_MEMORY| state))) ; $memrd$\r_MEMORY$basic_axi4_lite_slave.v:45$47_DATA
(define-fun |basic_axi4_lite_slave_m:R0D r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (|basic_axi4_lite_slave#79| state))
(define-fun |basic_axi4_lite_slave_m:R1A r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) #b00) ; 2'00
(define-fun |basic_axi4_lite_slave#80| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (select (|basic_axi4_lite_slave#78#0| state) (|basic_axi4_lite_slave_m:R1A r_MEMORY| state))) ; $memrd$\r_MEMORY$basic_axi4_lite_slave.v:108$133_DATA
(define-fun |basic_axi4_lite_slave_m:R1D r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (|basic_axi4_lite_slave#80| state))
(define-fun |basic_axi4_lite_slave#81| ((state |basic_axi4_lite_slave_s|)) Bool (= (|basic_axi4_lite_slave#80| state) #b00001001)) ; $eq$basic_axi4_lite_slave.v:108$134_Y
(define-fun |basic_axi4_lite_slave#82| ((state |basic_axi4_lite_slave_s|)) Bool (= (|basic_axi4_lite_slave#3| state) #b00001001)) ; $eq$basic_axi4_lite_slave.v:108$135_Y
(define-fun |basic_axi4_lite_slave#83| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#81| state) false) (or  (|basic_axi4_lite_slave#82| state) false))) ; $logic_and$basic_axi4_lite_slave.v:108$136_Y
(define-fun |basic_axi4_lite_slave#84| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (ite (|basic_axi4_lite_slave#83| state) #b1 #b0) (|basic_axi4_lite_slave#77| state))) ; $procmux$250_Y
(define-fun |basic_axi4_lite_slave#85| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#84| state) (|basic_axi4_lite_slave#76| state))) ; $0$formal$basic_axi4_lite_slave.v:107$21_CHECK[0:0]$93
(define-fun |basic_axi4_lite_slave#86| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) #b1 #b0)) ; $procmux$245_Y
(define-fun |basic_axi4_lite_slave#87| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#86| state) #b0)) ; $auto$rtlil.cc:2218:Mux$704
; yosys-smt2-anyseq basic_axi4_lite_slave#88 1 $auto$setundef.cc:501:execute$571
(declare-fun |basic_axi4_lite_slave#88| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$572
; yosys-smt2-anyseq basic_axi4_lite_slave#89 1 $auto$setundef.cc:501:execute$569
(declare-fun |basic_axi4_lite_slave#89| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$570
(define-fun |basic_axi4_lite_slave#90| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) #b1 (|basic_axi4_lite_slave#89| state))) ; $procmux$260_Y
(define-fun |basic_axi4_lite_slave#91| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#90| state) (|basic_axi4_lite_slave#88| state))) ; $0$formal$basic_axi4_lite_slave.v:108$22_CHECK[0:0]$95
; yosys-smt2-anyseq basic_axi4_lite_slave#92 1 $auto$setundef.cc:501:execute$577
(declare-fun |basic_axi4_lite_slave#92| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$578
; yosys-smt2-anyseq basic_axi4_lite_slave#93 1 $auto$setundef.cc:501:execute$575
(declare-fun |basic_axi4_lite_slave#93| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$576
; yosys-smt2-anyseq basic_axi4_lite_slave#94 1 $auto$setundef.cc:501:execute$573
(declare-fun |basic_axi4_lite_slave#94| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$574
(define-fun |basic_axi4_lite_slave#95| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#18| state)) #b1) (|basic_axi4_lite_slave#72| state) (|basic_axi4_lite_slave#94| state))) ; $procmux$271_Y
(define-fun |basic_axi4_lite_slave#96| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#95| state) (|basic_axi4_lite_slave#93| state))) ; $procmux$274_Y
(define-fun |basic_axi4_lite_slave#97| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#96| state) (|basic_axi4_lite_slave#92| state))) ; $0$formal$basic_axi4_lite_slave.v:110$23_CHECK[0:0]$97
(define-fun |basic_axi4_lite_slave#98| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#18| state)) #b1) #b1 #b0)) ; $procmux$264_Y
(define-fun |basic_axi4_lite_slave#99| ((state |basic_axi4_lite_slave_s|)) Bool (and  (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#67| state))) ; $auto$opt_dff.cc:276:combine_resets$658
(define-fun |basic_axi4_lite_slave#100| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#98| state) #b0)) ; $auto$rtlil.cc:2218:Mux$706
; yosys-smt2-anyseq basic_axi4_lite_slave#101 1 $auto$setundef.cc:501:execute$583
(declare-fun |basic_axi4_lite_slave#101| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$584
; yosys-smt2-anyseq basic_axi4_lite_slave#102 1 $auto$setundef.cc:501:execute$581
(declare-fun |basic_axi4_lite_slave#102| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$582
; yosys-smt2-anyseq basic_axi4_lite_slave#103 1 $auto$setundef.cc:501:execute$579
(declare-fun |basic_axi4_lite_slave#103| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$580
(define-fun |basic_axi4_lite_slave#104| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#52| state)) #b1) (|basic_axi4_lite_slave#103| state) (|basic_axi4_lite_slave#6| state))) ; $procmux$285_Y
(define-fun |basic_axi4_lite_slave#105| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#104| state) (|basic_axi4_lite_slave#102| state))) ; $procmux$288_Y
(define-fun |basic_axi4_lite_slave#106| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#105| state) (|basic_axi4_lite_slave#101| state))) ; $0$formal$basic_axi4_lite_slave.v:112$24_CHECK[0:0]$99
(define-fun |basic_axi4_lite_slave#107| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#52| state)) #b1) #b0 #b1)) ; $procmux$278_Y
(define-fun |basic_axi4_lite_slave#108| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#107| state) #b0)) ; $auto$rtlil.cc:2218:Mux$708
; yosys-smt2-anyseq basic_axi4_lite_slave#109 1 $auto$setundef.cc:501:execute$589
(declare-fun |basic_axi4_lite_slave#109| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$590
; yosys-smt2-anyseq basic_axi4_lite_slave#110 1 $auto$setundef.cc:501:execute$587
(declare-fun |basic_axi4_lite_slave#110| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$588
; yosys-smt2-anyseq basic_axi4_lite_slave#111 1 $auto$setundef.cc:501:execute$585
(declare-fun |basic_axi4_lite_slave#111| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$586
(define-fun |basic_axi4_lite_slave#112| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#17| state))) ; $eq$basic_axi4_lite_slave.v:115$142_Y
(define-fun |basic_axi4_lite_slave#113| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#4| state)) #b1) (|basic_axi4_lite_slave#112| state) (|basic_axi4_lite_slave#111| state))) ; $procmux$299_Y
(define-fun |basic_axi4_lite_slave#114| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#113| state) (|basic_axi4_lite_slave#110| state))) ; $procmux$302_Y
(define-fun |basic_axi4_lite_slave#115| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#114| state) (|basic_axi4_lite_slave#109| state))) ; $0$formal$basic_axi4_lite_slave.v:114$25_CHECK[0:0]$101
(define-fun |basic_axi4_lite_slave#116| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#4| state)) #b1) #b1 #b0)) ; $procmux$292_Y
(define-fun |basic_axi4_lite_slave#117| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#116| state) #b0)) ; $auto$rtlil.cc:2218:Mux$710
; yosys-smt2-anyseq basic_axi4_lite_slave#118 1 $auto$setundef.cc:501:execute$595
(declare-fun |basic_axi4_lite_slave#118| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$596
; yosys-smt2-anyseq basic_axi4_lite_slave#119 1 $auto$setundef.cc:501:execute$593
(declare-fun |basic_axi4_lite_slave#119| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$594
; yosys-smt2-anyseq basic_axi4_lite_slave#120 1 $auto$setundef.cc:501:execute$591
(declare-fun |basic_axi4_lite_slave#120| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$592
(define-fun |basic_axi4_lite_slave#121| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#1| state)) #b1) (|basic_axi4_lite_slave#120| state) (|basic_axi4_lite_slave#58| state))) ; $procmux$313_Y
(define-fun |basic_axi4_lite_slave#122| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#121| state) (|basic_axi4_lite_slave#119| state))) ; $procmux$316_Y
(define-fun |basic_axi4_lite_slave#123| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#122| state) (|basic_axi4_lite_slave#118| state))) ; $0$formal$basic_axi4_lite_slave.v:116$26_CHECK[0:0]$103
(define-fun |basic_axi4_lite_slave#124| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#1| state)) #b1) #b0 #b1)) ; $procmux$306_Y
(define-fun |basic_axi4_lite_slave#125| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#124| state) #b0)) ; $auto$rtlil.cc:2218:Mux$712
; yosys-smt2-anyseq basic_axi4_lite_slave#126 1 $auto$setundef.cc:501:execute$601
(declare-fun |basic_axi4_lite_slave#126| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$602
; yosys-smt2-anyseq basic_axi4_lite_slave#127 1 $auto$setundef.cc:501:execute$599
(declare-fun |basic_axi4_lite_slave#127| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$600
; yosys-smt2-anyseq basic_axi4_lite_slave#128 1 $auto$setundef.cc:501:execute$597
(declare-fun |basic_axi4_lite_slave#128| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$598
(define-fun |basic_axi4_lite_slave#129| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#5| state)) #b1) (|basic_axi4_lite_slave#128| state) (|basic_axi4_lite_slave#57| state))) ; $procmux$327_Y
(define-fun |basic_axi4_lite_slave#130| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#129| state) (|basic_axi4_lite_slave#127| state))) ; $procmux$330_Y
(define-fun |basic_axi4_lite_slave#131| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#130| state) (|basic_axi4_lite_slave#126| state))) ; $0$formal$basic_axi4_lite_slave.v:118$27_CHECK[0:0]$105
(define-fun |basic_axi4_lite_slave#132| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#5| state)) #b1) #b0 #b1)) ; $procmux$320_Y
(define-fun |basic_axi4_lite_slave#133| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#132| state) #b0)) ; $auto$rtlil.cc:2218:Mux$714
; yosys-smt2-anyseq basic_axi4_lite_slave#134 1 $auto$setundef.cc:501:execute$607
(declare-fun |basic_axi4_lite_slave#134| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$608
; yosys-smt2-anyseq basic_axi4_lite_slave#135 1 $auto$setundef.cc:501:execute$605
(declare-fun |basic_axi4_lite_slave#135| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$606
; yosys-smt2-anyseq basic_axi4_lite_slave#136 1 $auto$setundef.cc:501:execute$603
(declare-fun |basic_axi4_lite_slave#136| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$604
(define-fun |basic_axi4_lite_slave#137| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#5| state))) ; $eq$basic_axi4_lite_slave.v:121$150_Y
(define-fun |basic_axi4_lite_slave#138| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#56| state)) #b1) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#57| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:120$149_Y
(define-fun |basic_axi4_lite_slave#139| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#138| state) (|basic_axi4_lite_slave#137| state) (|basic_axi4_lite_slave#136| state))) ; $procmux$343_Y
(define-fun |basic_axi4_lite_slave#140| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#139| state) (|basic_axi4_lite_slave#135| state))) ; $procmux$346_Y
(define-fun |basic_axi4_lite_slave#141| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#140| state) (|basic_axi4_lite_slave#134| state))) ; $0$formal$basic_axi4_lite_slave.v:120$28_CHECK[0:0]$107
(define-fun |basic_axi4_lite_slave#142| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#138| state) #b1 #b0)) ; $procmux$335_Y
(define-fun |basic_axi4_lite_slave#143| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#142| state) #b0)) ; $auto$rtlil.cc:2218:Mux$716
; yosys-smt2-anyseq basic_axi4_lite_slave#144 1 $auto$setundef.cc:501:execute$613
(declare-fun |basic_axi4_lite_slave#144| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$614
; yosys-smt2-anyseq basic_axi4_lite_slave#145 1 $auto$setundef.cc:501:execute$611
(declare-fun |basic_axi4_lite_slave#145| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$612
; yosys-smt2-anyseq basic_axi4_lite_slave#146 1 $auto$setundef.cc:501:execute$609
(declare-fun |basic_axi4_lite_slave#146| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$610
(define-fun |basic_axi4_lite_slave#147| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#138| state) (|basic_axi4_lite_slave#146| state) (|basic_axi4_lite_slave#5| state))) ; $procmux$359_Y
(define-fun |basic_axi4_lite_slave#148| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#147| state) (|basic_axi4_lite_slave#145| state))) ; $procmux$362_Y
(define-fun |basic_axi4_lite_slave#149| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#148| state) (|basic_axi4_lite_slave#144| state))) ; $0$formal$basic_axi4_lite_slave.v:122$29_CHECK[0:0]$109
(define-fun |basic_axi4_lite_slave#150| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#138| state) #b0 #b1)) ; $procmux$351_Y
(define-fun |basic_axi4_lite_slave#151| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#150| state) #b0)) ; $auto$rtlil.cc:2218:Mux$718
; yosys-smt2-anyseq basic_axi4_lite_slave#152 1 $auto$setundef.cc:501:execute$619
(declare-fun |basic_axi4_lite_slave#152| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$620
; yosys-smt2-anyseq basic_axi4_lite_slave#153 1 $auto$setundef.cc:501:execute$617
(declare-fun |basic_axi4_lite_slave#153| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$618
; yosys-smt2-anyseq basic_axi4_lite_slave#154 1 $auto$setundef.cc:501:execute$615
(declare-fun |basic_axi4_lite_slave#154| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$616
(define-fun |basic_axi4_lite_slave#155| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#1| state))) ; $eq$basic_axi4_lite_slave.v:125$155_Y
(define-fun |basic_axi4_lite_slave#156| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#55| state)) #b1) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#58| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:124$154_Y
(define-fun |basic_axi4_lite_slave#157| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#156| state) (|basic_axi4_lite_slave#155| state) (|basic_axi4_lite_slave#154| state))) ; $procmux$375_Y
(define-fun |basic_axi4_lite_slave#158| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#157| state) (|basic_axi4_lite_slave#153| state))) ; $procmux$378_Y
(define-fun |basic_axi4_lite_slave#159| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#158| state) (|basic_axi4_lite_slave#152| state))) ; $0$formal$basic_axi4_lite_slave.v:124$30_CHECK[0:0]$111
(define-fun |basic_axi4_lite_slave#160| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#156| state) #b1 #b0)) ; $procmux$367_Y
(define-fun |basic_axi4_lite_slave#161| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#160| state) #b0)) ; $auto$rtlil.cc:2218:Mux$720
; yosys-smt2-anyseq basic_axi4_lite_slave#162 1 $auto$setundef.cc:501:execute$625
(declare-fun |basic_axi4_lite_slave#162| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$626
; yosys-smt2-anyseq basic_axi4_lite_slave#163 1 $auto$setundef.cc:501:execute$623
(declare-fun |basic_axi4_lite_slave#163| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$624
; yosys-smt2-anyseq basic_axi4_lite_slave#164 1 $auto$setundef.cc:501:execute$621
(declare-fun |basic_axi4_lite_slave#164| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$622
(define-fun |basic_axi4_lite_slave#165| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#156| state) (|basic_axi4_lite_slave#164| state) (|basic_axi4_lite_slave#1| state))) ; $procmux$391_Y
(define-fun |basic_axi4_lite_slave#166| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#165| state) (|basic_axi4_lite_slave#163| state))) ; $procmux$394_Y
(define-fun |basic_axi4_lite_slave#167| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#166| state) (|basic_axi4_lite_slave#162| state))) ; $0$formal$basic_axi4_lite_slave.v:126$31_CHECK[0:0]$113
(define-fun |basic_axi4_lite_slave#168| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#156| state) #b0 #b1)) ; $procmux$383_Y
(define-fun |basic_axi4_lite_slave#169| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#168| state) #b0)) ; $auto$rtlil.cc:2218:Mux$722
; yosys-smt2-anyseq basic_axi4_lite_slave#170 1 $auto$setundef.cc:501:execute$631
(declare-fun |basic_axi4_lite_slave#170| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$632
; yosys-smt2-anyseq basic_axi4_lite_slave#171 1 $auto$setundef.cc:501:execute$629
(declare-fun |basic_axi4_lite_slave#171| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$630
; yosys-smt2-anyseq basic_axi4_lite_slave#172 1 $auto$setundef.cc:501:execute$627
(declare-fun |basic_axi4_lite_slave#172| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$628
(define-fun |basic_axi4_lite_slave#173| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#54| state)) #b1) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#112| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:128$159_Y
(define-fun |basic_axi4_lite_slave#174| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#173| state) (|basic_axi4_lite_slave#4| state) (|basic_axi4_lite_slave#172| state))) ; $procmux$407_Y
(define-fun |basic_axi4_lite_slave#175| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#174| state) (|basic_axi4_lite_slave#171| state))) ; $procmux$410_Y
(define-fun |basic_axi4_lite_slave#176| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#175| state) (|basic_axi4_lite_slave#170| state))) ; $0$formal$basic_axi4_lite_slave.v:128$32_CHECK[0:0]$115
(define-fun |basic_axi4_lite_slave#177| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#173| state) #b1 #b0)) ; $procmux$399_Y
(define-fun |basic_axi4_lite_slave#178| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#177| state) #b0)) ; $auto$rtlil.cc:2218:Mux$724
; yosys-smt2-anyseq basic_axi4_lite_slave#179 1 $auto$setundef.cc:501:execute$637
(declare-fun |basic_axi4_lite_slave#179| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$638
; yosys-smt2-anyseq basic_axi4_lite_slave#180 1 $auto$setundef.cc:501:execute$635
(declare-fun |basic_axi4_lite_slave#180| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$636
; yosys-smt2-anyseq basic_axi4_lite_slave#181 1 $auto$setundef.cc:501:execute$633
(declare-fun |basic_axi4_lite_slave#181| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$634
(define-fun |basic_axi4_lite_slave#182| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#173| state) (|basic_axi4_lite_slave#181| state) (|basic_axi4_lite_slave#62| state))) ; $procmux$423_Y
(define-fun |basic_axi4_lite_slave#183| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#182| state) (|basic_axi4_lite_slave#180| state))) ; $procmux$426_Y
(define-fun |basic_axi4_lite_slave#184| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#183| state) (|basic_axi4_lite_slave#179| state))) ; $0$formal$basic_axi4_lite_slave.v:130$33_CHECK[0:0]$117
(define-fun |basic_axi4_lite_slave#185| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#173| state) #b0 #b1)) ; $procmux$415_Y
(define-fun |basic_axi4_lite_slave#186| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#185| state) #b0)) ; $auto$rtlil.cc:2218:Mux$726
; yosys-smt2-anyseq basic_axi4_lite_slave#187 1 $auto$setundef.cc:501:execute$643
(declare-fun |basic_axi4_lite_slave#187| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$644
; yosys-smt2-anyseq basic_axi4_lite_slave#188 1 $auto$setundef.cc:501:execute$641
(declare-fun |basic_axi4_lite_slave#188| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$642
; yosys-smt2-anyseq basic_axi4_lite_slave#189 1 $auto$setundef.cc:501:execute$639
(declare-fun |basic_axi4_lite_slave#189| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$640
(define-fun |basic_axi4_lite_slave#190| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (bvnot (|basic_axi4_lite_slave#6| state))) ; $eq$basic_axi4_lite_slave.v:133$165_Y
(define-fun |basic_axi4_lite_slave#191| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#53| state)) #b1) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#52| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:132$164_Y
(define-fun |basic_axi4_lite_slave#192| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#191| state) (|basic_axi4_lite_slave#190| state) (|basic_axi4_lite_slave#189| state))) ; $procmux$439_Y
(define-fun |basic_axi4_lite_slave#193| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#192| state) (|basic_axi4_lite_slave#188| state))) ; $procmux$442_Y
(define-fun |basic_axi4_lite_slave#194| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#193| state) (|basic_axi4_lite_slave#187| state))) ; $0$formal$basic_axi4_lite_slave.v:132$34_CHECK[0:0]$119
(define-fun |basic_axi4_lite_slave#195| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#191| state) #b1 #b0)) ; $procmux$431_Y
(define-fun |basic_axi4_lite_slave#196| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#195| state) #b0)) ; $auto$rtlil.cc:2218:Mux$728
; yosys-smt2-anyseq basic_axi4_lite_slave#197 1 $auto$setundef.cc:501:execute$649
(declare-fun |basic_axi4_lite_slave#197| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$650
; yosys-smt2-anyseq basic_axi4_lite_slave#198 1 $auto$setundef.cc:501:execute$647
(declare-fun |basic_axi4_lite_slave#198| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$648
; yosys-smt2-anyseq basic_axi4_lite_slave#199 1 $auto$setundef.cc:501:execute$645
(declare-fun |basic_axi4_lite_slave#199| (|basic_axi4_lite_slave_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$646
(define-fun |basic_axi4_lite_slave#200| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#191| state) (|basic_axi4_lite_slave#199| state) (|basic_axi4_lite_slave#6| state))) ; $procmux$455_Y
(define-fun |basic_axi4_lite_slave#201| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|basic_axi4_lite_slave#19| state)) #b1) (|basic_axi4_lite_slave#200| state) (|basic_axi4_lite_slave#198| state))) ; $procmux$458_Y
(define-fun |basic_axi4_lite_slave#202| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#67| state) (|basic_axi4_lite_slave#201| state) (|basic_axi4_lite_slave#197| state))) ; $0$formal$basic_axi4_lite_slave.v:134$35_CHECK[0:0]$121
(define-fun |basic_axi4_lite_slave#203| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#191| state) #b0 #b1)) ; $procmux$447_Y
(define-fun |basic_axi4_lite_slave#204| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#99| state) (|basic_axi4_lite_slave#203| state) #b0)) ; $auto$rtlil.cc:2218:Mux$730
(define-fun |basic_axi4_lite_slave#205| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#13| state) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#6| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:73$64_Y
(define-fun |basic_axi4_lite_slave#206| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#205| state) #b0 #b1)) ; $0\o_S_ARREADY[0:0]
(define-fun |basic_axi4_lite_slave#207| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#11| state) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#5| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:50$51_Y
(define-fun |basic_axi4_lite_slave#208| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#207| state) #b0 #b1)) ; $0\o_S_AWREADY[0:0]
(define-fun |basic_axi4_lite_slave#209| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#10| state) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#62| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:66$60_Y
(define-fun |basic_axi4_lite_slave#210| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#209| state) #b1 #b0)) ; $procmux$472_Y
(define-fun |basic_axi4_lite_slave#211| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#15| state) (|basic_axi4_lite_slave#210| state) #b0)) ; $auto$rtlil.cc:2218:Mux$734
(define-fun |basic_axi4_lite_slave#212| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#190| state)) #b1) false) (or  (|basic_axi4_lite_slave#9| state) false))) ; $logic_and$basic_axi4_lite_slave.v:44$46_Y
(define-fun |basic_axi4_lite_slave#213| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (ite (|basic_axi4_lite_slave#212| state) (|basic_axi4_lite_slave#79| state) (|basic_axi4_lite_slave#3| state))) ; $auto$rtlil.cc:2218:Mux$700
(define-fun |basic_axi4_lite_slave#214| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#9| state) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#72| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:83$69_Y
(define-fun |basic_axi4_lite_slave#215| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#214| state) #b1 #b0)) ; $procmux$463_Y
(define-fun |basic_axi4_lite_slave#216| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#15| state) (|basic_axi4_lite_slave#215| state) #b0)) ; $auto$rtlil.cc:2218:Mux$732
(define-fun |basic_axi4_lite_slave#217| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (|basic_axi4_lite_slave#7| state) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#1| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:56$55_Y
(define-fun |basic_axi4_lite_slave#218| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#217| state) #b0 #b1)) ; $0\o_S_WREADY[0:0]
; yosys-smt2-anyseq basic_axi4_lite_slave#219 2 $auto$setundef.cc:501:execute$653
(declare-fun |basic_axi4_lite_slave#219| (|basic_axi4_lite_slave_s|) (_ BitVec 2)) ; $auto$rtlil.cc:2811:Anyseq$654
(define-fun |basic_axi4_lite_slave#220| ((state |basic_axi4_lite_slave_s|)) Bool (and (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#137| state)) #b1) false) (or  (= ((_ extract 0 0) (|basic_axi4_lite_slave#155| state)) #b1) false))) ; $logic_and$basic_axi4_lite_slave.v:42$43_Y
(define-fun |basic_axi4_lite_slave#221| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) (ite (|basic_axi4_lite_slave#220| state) (|basic_axi4_lite_slave#12| state) (|basic_axi4_lite_slave#219| state))) ; $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_ADDR[1:0]$38
; yosys-smt2-anyseq basic_axi4_lite_slave#222 8 $auto$setundef.cc:501:execute$651
(declare-fun |basic_axi4_lite_slave#222| (|basic_axi4_lite_slave_s|) (_ BitVec 8)) ; $auto$rtlil.cc:2811:Anyseq$652
(define-fun |basic_axi4_lite_slave#223| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (ite (|basic_axi4_lite_slave#220| state) (|basic_axi4_lite_slave#8| state) (|basic_axi4_lite_slave#222| state))) ; $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_DATA[7:0]$39
(define-fun |basic_axi4_lite_slave#224| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 1) (ite (|basic_axi4_lite_slave#220| state) #b1 #b0)) ; $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7]
(define-fun |basic_axi4_lite_slave_m:W0A r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 2) (|basic_axi4_lite_slave#221| state)) ; $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_ADDR[1:0]$38
(define-fun |basic_axi4_lite_slave_m:W0D r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (|basic_axi4_lite_slave#223| state)) ; $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_DATA[7:0]$39
(define-fun |basic_axi4_lite_slave_m:W0M r_MEMORY| ((state |basic_axi4_lite_slave_s|)) (_ BitVec 8) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (concat (|basic_axi4_lite_slave#224| state) (|basic_axi4_lite_slave#224| state))))))))) ; { $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] $0$memwr$\r_MEMORY$basic_axi4_lite_slave.v:43$17_EN[7:0]$40 [7] }
(define-fun |basic_axi4_lite_slave#78#1| ((state |basic_axi4_lite_slave_s|)) (Array (_ BitVec 2) (_ BitVec 8)) (store (|basic_axi4_lite_slave#78#0| state) (|basic_axi4_lite_slave_m:W0A r_MEMORY| state) (bvor (bvand (|basic_axi4_lite_slave_m:W0D r_MEMORY| state) (|basic_axi4_lite_slave_m:W0M r_MEMORY| state)) (bvand (select (|basic_axi4_lite_slave#78#0| state) (|basic_axi4_lite_slave_m:W0A r_MEMORY| state)) (bvnot (|basic_axi4_lite_slave_m:W0M r_MEMORY| state)))))) ; r_MEMORY
(define-fun |basic_axi4_lite_slave_a| ((state |basic_axi4_lite_slave_s|)) Bool (and
  (|basic_axi4_lite_slave_a 0| state)
  (|basic_axi4_lite_slave_a 1| state)
  (|basic_axi4_lite_slave_a 2| state)
  (|basic_axi4_lite_slave_a 3| state)
  (|basic_axi4_lite_slave_a 4| state)
  (|basic_axi4_lite_slave_a 5| state)
  (|basic_axi4_lite_slave_a 6| state)
  (|basic_axi4_lite_slave_a 7| state)
  (|basic_axi4_lite_slave_a 8| state)
  (|basic_axi4_lite_slave_a 9| state)
  (|basic_axi4_lite_slave_a 10| state)
  (|basic_axi4_lite_slave_a 11| state)
  (|basic_axi4_lite_slave_a 12| state)
  (|basic_axi4_lite_slave_a 13| state)
  (|basic_axi4_lite_slave_a 14| state)
  (|basic_axi4_lite_slave_a 15| state)
))
(define-fun |basic_axi4_lite_slave_u| ((state |basic_axi4_lite_slave_s|)) Bool 
  (|basic_axi4_lite_slave_u 0| state)
)
(define-fun |basic_axi4_lite_slave_i| ((state |basic_axi4_lite_slave_s|)) Bool (and
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#0| state)) #b1) false) ; r_PAST_VALID
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#20| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:134$35_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#22| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:132$34_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#24| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:130$33_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#26| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:128$32_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#28| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:126$31_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#30| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:124$30_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#32| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:122$29_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#34| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:120$28_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#36| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:118$27_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#38| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:116$26_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#40| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:114$25_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#42| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:112$24_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#44| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:110$23_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#47| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:107$21_EN
  (= (= ((_ extract 0 0) (|basic_axi4_lite_slave#50| state)) #b1) false) ; $formal$basic_axi4_lite_slave.v:102$19_EN
))
(define-fun |basic_axi4_lite_slave_h| ((state |basic_axi4_lite_slave_s|)) Bool true)
(define-fun |basic_axi4_lite_slave_t| ((state |basic_axi4_lite_slave_s|) (next_state |basic_axi4_lite_slave_s|)) Bool (and
  (= (ite (|basic_axi4_lite_slave#16| state) #b1 #b0) (|basic_axi4_lite_slave#59| next_state)) ; $procdff$492 $and$basic_axi4_lite_slave.v:0$125_Y
  (= (|basic_axi4_lite_slave#1| state) (|basic_axi4_lite_slave#58| next_state)) ; $procdff$498 $eq$basic_axi4_lite_slave.v:117$144_Y
  (= (|basic_axi4_lite_slave#5| state) (|basic_axi4_lite_slave#57| next_state)) ; $procdff$499 $eq$basic_axi4_lite_slave.v:119$146_Y
  (= (ite (|basic_axi4_lite_slave#11| state) #b1 #b0) (|basic_axi4_lite_slave#56| next_state)) ; $procdff$500 $eq$basic_axi4_lite_slave.v:120$147_Y
  (= (ite (|basic_axi4_lite_slave#7| state) #b1 #b0) (|basic_axi4_lite_slave#55| next_state)) ; $procdff$502 $eq$basic_axi4_lite_slave.v:124$152_Y
  (= (ite (|basic_axi4_lite_slave#10| state) #b1 #b0) (|basic_axi4_lite_slave#54| next_state)) ; $procdff$504 $eq$basic_axi4_lite_slave.v:128$157_Y
  (= (ite (|basic_axi4_lite_slave#13| state) #b1 #b0) (|basic_axi4_lite_slave#53| next_state)) ; $procdff$506 $eq$basic_axi4_lite_slave.v:132$162_Y
  (= (|basic_axi4_lite_slave#6| state) (|basic_axi4_lite_slave#52| next_state)) ; $procdff$496 $eq$basic_axi4_lite_slave.v:132$163_Y
  (= (|basic_axi4_lite_slave#68| state) (|basic_axi4_lite_slave#51| next_state)) ; $procdff$510 $formal$basic_axi4_lite_slave.v:102$19_CHECK
  (= (|basic_axi4_lite_slave#70| state) (|basic_axi4_lite_slave#50| next_state)) ; $auto$opt_dff.cc:702:run$698 $formal$basic_axi4_lite_slave.v:102$19_EN
  (= (|basic_axi4_lite_slave#75| state) (|basic_axi4_lite_slave#49| next_state)) ; $procdff$512 $formal$basic_axi4_lite_slave.v:103$20_CHECK
  (= (|basic_axi4_lite_slave#85| state) (|basic_axi4_lite_slave#48| next_state)) ; $procdff$514 $formal$basic_axi4_lite_slave.v:107$21_CHECK
  (= (|basic_axi4_lite_slave#87| state) (|basic_axi4_lite_slave#47| next_state)) ; $auto$opt_dff.cc:702:run$697 $formal$basic_axi4_lite_slave.v:107$21_EN
  (= (|basic_axi4_lite_slave#91| state) (|basic_axi4_lite_slave#46| next_state)) ; $procdff$516 $formal$basic_axi4_lite_slave.v:108$22_CHECK
  (= (|basic_axi4_lite_slave#97| state) (|basic_axi4_lite_slave#45| next_state)) ; $procdff$518 $formal$basic_axi4_lite_slave.v:110$23_CHECK
  (= (|basic_axi4_lite_slave#100| state) (|basic_axi4_lite_slave#44| next_state)) ; $auto$opt_dff.cc:702:run$696 $formal$basic_axi4_lite_slave.v:110$23_EN
  (= (|basic_axi4_lite_slave#106| state) (|basic_axi4_lite_slave#43| next_state)) ; $procdff$520 $formal$basic_axi4_lite_slave.v:112$24_CHECK
  (= (|basic_axi4_lite_slave#108| state) (|basic_axi4_lite_slave#42| next_state)) ; $auto$opt_dff.cc:702:run$693 $formal$basic_axi4_lite_slave.v:112$24_EN
  (= (|basic_axi4_lite_slave#115| state) (|basic_axi4_lite_slave#41| next_state)) ; $procdff$522 $formal$basic_axi4_lite_slave.v:114$25_CHECK
  (= (|basic_axi4_lite_slave#117| state) (|basic_axi4_lite_slave#40| next_state)) ; $auto$opt_dff.cc:702:run$690 $formal$basic_axi4_lite_slave.v:114$25_EN
  (= (|basic_axi4_lite_slave#123| state) (|basic_axi4_lite_slave#39| next_state)) ; $procdff$524 $formal$basic_axi4_lite_slave.v:116$26_CHECK
  (= (|basic_axi4_lite_slave#125| state) (|basic_axi4_lite_slave#38| next_state)) ; $auto$opt_dff.cc:702:run$687 $formal$basic_axi4_lite_slave.v:116$26_EN
  (= (|basic_axi4_lite_slave#131| state) (|basic_axi4_lite_slave#37| next_state)) ; $procdff$526 $formal$basic_axi4_lite_slave.v:118$27_CHECK
  (= (|basic_axi4_lite_slave#133| state) (|basic_axi4_lite_slave#36| next_state)) ; $auto$opt_dff.cc:702:run$684 $formal$basic_axi4_lite_slave.v:118$27_EN
  (= (|basic_axi4_lite_slave#141| state) (|basic_axi4_lite_slave#35| next_state)) ; $procdff$528 $formal$basic_axi4_lite_slave.v:120$28_CHECK
  (= (|basic_axi4_lite_slave#143| state) (|basic_axi4_lite_slave#34| next_state)) ; $auto$opt_dff.cc:702:run$681 $formal$basic_axi4_lite_slave.v:120$28_EN
  (= (|basic_axi4_lite_slave#149| state) (|basic_axi4_lite_slave#33| next_state)) ; $procdff$530 $formal$basic_axi4_lite_slave.v:122$29_CHECK
  (= (|basic_axi4_lite_slave#151| state) (|basic_axi4_lite_slave#32| next_state)) ; $auto$opt_dff.cc:702:run$678 $formal$basic_axi4_lite_slave.v:122$29_EN
  (= (|basic_axi4_lite_slave#159| state) (|basic_axi4_lite_slave#31| next_state)) ; $procdff$532 $formal$basic_axi4_lite_slave.v:124$30_CHECK
  (= (|basic_axi4_lite_slave#161| state) (|basic_axi4_lite_slave#30| next_state)) ; $auto$opt_dff.cc:702:run$675 $formal$basic_axi4_lite_slave.v:124$30_EN
  (= (|basic_axi4_lite_slave#167| state) (|basic_axi4_lite_slave#29| next_state)) ; $procdff$534 $formal$basic_axi4_lite_slave.v:126$31_CHECK
  (= (|basic_axi4_lite_slave#169| state) (|basic_axi4_lite_slave#28| next_state)) ; $auto$opt_dff.cc:702:run$672 $formal$basic_axi4_lite_slave.v:126$31_EN
  (= (|basic_axi4_lite_slave#176| state) (|basic_axi4_lite_slave#27| next_state)) ; $procdff$536 $formal$basic_axi4_lite_slave.v:128$32_CHECK
  (= (|basic_axi4_lite_slave#178| state) (|basic_axi4_lite_slave#26| next_state)) ; $auto$opt_dff.cc:702:run$669 $formal$basic_axi4_lite_slave.v:128$32_EN
  (= (|basic_axi4_lite_slave#184| state) (|basic_axi4_lite_slave#25| next_state)) ; $procdff$538 $formal$basic_axi4_lite_slave.v:130$33_CHECK
  (= (|basic_axi4_lite_slave#186| state) (|basic_axi4_lite_slave#24| next_state)) ; $auto$opt_dff.cc:702:run$666 $formal$basic_axi4_lite_slave.v:130$33_EN
  (= (|basic_axi4_lite_slave#194| state) (|basic_axi4_lite_slave#23| next_state)) ; $procdff$540 $formal$basic_axi4_lite_slave.v:132$34_CHECK
  (= (|basic_axi4_lite_slave#196| state) (|basic_axi4_lite_slave#22| next_state)) ; $auto$opt_dff.cc:702:run$663 $formal$basic_axi4_lite_slave.v:132$34_EN
  (= (|basic_axi4_lite_slave#202| state) (|basic_axi4_lite_slave#21| next_state)) ; $procdff$542 $formal$basic_axi4_lite_slave.v:134$35_CHECK
  (= (|basic_axi4_lite_slave#204| state) (|basic_axi4_lite_slave#20| next_state)) ; $auto$opt_dff.cc:702:run$660 $formal$basic_axi4_lite_slave.v:134$35_EN
  (= (ite (|basic_axi4_lite_slave#15| state) #b1 #b0) (|basic_axi4_lite_slave#19| next_state)) ; $procdff$494 $past$basic_axi4_lite_slave.v:101$3$0
  (= (|basic_axi4_lite_slave#2| state) (|basic_axi4_lite_slave#18| next_state)) ; $procdff$495 $past$basic_axi4_lite_slave.v:110$4$0
  (= (|basic_axi4_lite_slave#4| state) (|basic_axi4_lite_slave#17| next_state)) ; $procdff$497 $past$basic_axi4_lite_slave.v:115$6$0
  (= (|basic_axi4_lite_slave#206| state) (|basic_axi4_lite_slave#6| next_state)) ; $procdff$545 \o_S_ARREADY
  (= (|basic_axi4_lite_slave#208| state) (|basic_axi4_lite_slave#5| next_state)) ; $procdff$548 \o_S_AWREADY
  (= (|basic_axi4_lite_slave#211| state) (|basic_axi4_lite_slave#4| next_state)) ; $auto$opt_dff.cc:702:run$656 \o_S_BVALID
  (= (|basic_axi4_lite_slave#213| state) (|basic_axi4_lite_slave#3| next_state)) ; $auto$opt_dff.cc:764:run$655 \o_S_RDATA
  (= (|basic_axi4_lite_slave#216| state) (|basic_axi4_lite_slave#2| next_state)) ; $auto$opt_dff.cc:702:run$657 \o_S_RVALID
  (= (|basic_axi4_lite_slave#218| state) (|basic_axi4_lite_slave#1| next_state)) ; $procdff$547 \o_S_WREADY
  (= #b1 (|basic_axi4_lite_slave#0| next_state)) ; $procdff$491 \r_PAST_VALID
  (= (|basic_axi4_lite_slave#78#1| state) (|basic_axi4_lite_slave#78#0| next_state)) ; r_MEMORY
)) ; end of module basic_axi4_lite_slave
; yosys-smt2-topmod basic_axi4_lite_slave
; end of yosys output
