{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548289905041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548289905058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 23 19:31:44 2019 " "Processing started: Wed Jan 23 19:31:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548289905058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548289905058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_sla -c alu_sla " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_sla -c alu_sla" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548289905058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548289907332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548289907332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sla-BHV " "Found design unit 1: alu_sla-BHV" {  } { { "alu_sla.vhd" "" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/alu_sla.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548289926186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sla " "Found entity 1: alu_sla" {  } { { "alu_sla.vhd" "" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/alu_sla.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548289926186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548289926186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_sla " "Elaborating entity \"alu_sla\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548289926593 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289927021 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548289927021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548289927548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548289927548 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548289927548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ers.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ers.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ers " "Found entity 1: mult_ers" {  } { { "db/mult_ers.tdf" "" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548289927863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548289927863 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "480 " "Ignored 480 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "480 " "Ignored 480 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1548289928466 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1548289928466 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le9a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le9a\[17\]\"" {  } { { "db/mult_ers.tdf" "le9a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 54 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le10a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le10a\[17\]\"" {  } { { "db/mult_ers.tdf" "le10a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 46 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le11a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le11a\[16\]\"" {  } { { "db/mult_ers.tdf" "le11a\[16\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 47 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le3a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le3a\[17\]\"" {  } { { "db/mult_ers.tdf" "le3a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le5a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le5a\[17\]\"" {  } { { "db/mult_ers.tdf" "le5a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 50 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le6a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le6a\[17\]\"" {  } { { "db/mult_ers.tdf" "le6a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 51 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le7a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le7a\[17\]\"" {  } { { "db/mult_ers.tdf" "le7a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 52 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le8a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le8a\[17\]\"" {  } { { "db/mult_ers.tdf" "le8a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 53 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_ers:auto_generated\|le4a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_ers:auto_generated\|le4a\[17\]\"" {  } { { "db/mult_ers.tdf" "le4a\[17\]" { Text "Z:/GitHub/digital-design/Lab-2/alu_sla/db/mult_ers.tdf" 49 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1548289929967 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1548289929967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "587 " "Implemented 587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548289929990 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548289929990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "534 " "Implemented 534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548289929990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548289929990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548289930490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 23 19:32:10 2019 " "Processing ended: Wed Jan 23 19:32:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548289930490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548289930490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548289930490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548289930490 ""}
