// Seed: 698721515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  always_latch id_4 = id_2;
  tri id_5 = 1;
  assign module_1.id_0 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9
    , id_20,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    output wand id_15,
    output uwire id_16,
    input uwire id_17,
    output tri id_18
);
  id_21(
      1'b0, id_12, id_1 ^ 1
  );
  assign id_15 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
