<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1"><meta property="og:site_name" content="RiffVibe"><meta property="og:type" content="article"><meta name=robots content="index,follow,noarchive"><meta property="og:image" content="//img/home-bg-jeep.jpg"><meta property="twitter:image" content="//img/home-bg-jeep.jpg"><meta name=title content="NEC Vector Processor Live Blog"><meta property="og:title" content="NEC Vector Processor Live Blog"><meta property="twitter:title" content="NEC Vector Processor Live Blog"><meta name=description content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."><meta property="og:description" content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."><meta property="twitter:description" content="08:59PM EDT - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC."><meta property="twitter:card" content="summary"><meta name=keyword content><link rel="shortcut icon" href=./img/favicon.ico><title>NEC Vector Processor Live Blog |</title><link rel=canonical href=./hot-chips-2018-nec-vector-processor-live-blog.html><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cleanwhite/css/bootstrap.min.css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cleanwhite/css/hugo-theme-cleanwhite.min.css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cleanwhite/css/zanshang.css><link href=https://cdn.jsdelivr.net/gh/FortAwesome/Font-Awesome@5.15.1/css/all.css rel=stylesheet type=text/css><script src=https://assets.cdnweb.info/hugo/cleanwhite/js/jquery.min.js></script>
<script src=https://assets.cdnweb.info/hugo/cleanwhite/js/bootstrap.min.js></script>
<script src=https://assets.cdnweb.info/hugo/cleanwhite/js/hux-blog.min.js></script></head><nav class="navbar navbar-default navbar-custom navbar-fixed-top"><div class=container-fluid><div class="navbar-header page-scroll"><button type=button class=navbar-toggle>
<span class=sr-only>Toggle navigation</span>
<span class=icon-bar></span>
<span class=icon-bar></span>
<span class=icon-bar></span></button>
<a class=navbar-brand href=./>RiffVibe</a></div><div id=huxblog_navbar><div class=navbar-collapse><ul class="nav navbar-nav navbar-right"><li><a href=./categories/blog>blog</a></li><li><a href=./sitemap.xml>Sitemap</a></li><li><a href=./index.xml>RSS</a></li></ul></div></div></div></nav><script>var $body=document.body,$toggle=document.querySelector(".navbar-toggle"),$navbar=document.querySelector("#huxblog_navbar"),$collapse=document.querySelector(".navbar-collapse");$toggle.addEventListener("click",handleMagic);function handleMagic(){$navbar.className.indexOf("in")>0?($navbar.className=" ",setTimeout(function(){$navbar.className.indexOf("in")<0&&($collapse.style.height="0px")},400)):($collapse.style.height="auto",$navbar.className+=" in")}</script><style type=text/css>header.intro-header{background-image:url(/img/home-bg-jeep.jpg)}</style><header class=intro-header><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><div class=post-heading><div class=tags></div><h1>NEC Vector Processor Live Blog</h1><h2 class=subheading></h2><span class=meta>Posted by
Larita Shotwell
on
Thursday, August 1, 2024</span></div></div></div></div></header><article><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2
col-md-10 col-md-offset-1
post-container"><p><a id=post0821205948 href=#><span class=lb_time>08:59PM EDT</span></a> - We saw this at Supercomputing last year: NEC's new Vector PCIe co-processor. I've wanted to write about it for a while, so I'm glad it's being presented here at Hot Chips. The talk is set to start at 6pm PT / 1am UTC.</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899574749819858775_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210032 href=#><span class=lb_time>09:00PM EDT</span></a> - SX-Aurora TSUBASA</p><p><a id=post0821210055 href=#><span class=lb_time>09:00PM EDT</span></a> - NEC is a vector processor supercomputer</p><p><a id=post0821210105 href=#><span class=lb_time>09:01PM EDT</span></a> - based company</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348996207301454909192_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348996702283557033_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210149 href=#><span class=lb_time>09:01PM EDT</span></a> - SX-ACE in 2013 was 28 nm, 1.0 GHz, 256 GFLOPs, 256GB/sec per processor</p><p><a id=post0821210159 href=#><span class=lb_time>09:01PM EDT</span></a> - Do a lot of compiler work</p><p><a id=post0821210212 href=#><span class=lb_time>09:02PM EDT</span></a> - Vector computing for HPC</p><p><a id=post0821210233 href=#><span class=lb_time>09:02PM EDT</span></a> - Focused on large scale supercomputer before, so developed new supercomputer with a vector technology based on the engine</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899687850444982451_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210304 href=#><span class=lb_time>09:03PM EDT</span></a> - Each node is x86 CPU + Vector Engine with high memory bandwidth and flexible configuration</p><p><a id=post0821210322 href=#><span class=lb_time>09:03PM EDT</span></a> - x86 and Linux, Fortran/C/C++</p><p><a id=post0821210336 href=#><span class=lb_time>09:03PM EDT</span></a> - Automatic vectorization and parallelization by proven vector compiler</p><p><a id=post0821210413 href=#><span class=lb_time>09:04PM EDT</span></a> - Vector Engine is TRANSPARENT to code</p><p><a id=post0821210529 href=#><span class=lb_time>09:05PM EDT</span></a> - Scales from Desktop Tower up to supercomputer</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348998863211959659551_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210555 href=#><span class=lb_time>09:05PM EDT</span></a> - Air cooled and liquid cooled cards</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899918298745277903_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210610 href=#><span class=lb_time>09:06PM EDT</span></a> - Only one 8-pin connector</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15348999464471904131054_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210643 href=#><span class=lb_time>09:06PM EDT</span></a> - PCIe 3.0 x16</p><p><a id=post0821210647 href=#><span class=lb_time>09:06PM EDT</span></a> - Dual slot, sub-300W</p><p><a id=post0821210655 href=#><span class=lb_time>09:06PM EDT</span></a> - only one 8-pin and 300W?</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534899982902420732883_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210741 href=#><span class=lb_time>09:07PM EDT</span></a> - 6 x HBM2</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349000416052093096591_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210754 href=#><span class=lb_time>09:07PM EDT</span></a> - TSMC and Broadcom assist</p><p><a id=post0821210759 href=#><span class=lb_time>09:07PM EDT</span></a> - 1.2 TB/s bandwidth</p><p><a id=post0821210806 href=#><span class=lb_time>09:08PM EDT</span></a> - 2.5D Interposer</p><p><a id=post0821210816 href=#><span class=lb_time>09:08PM EDT</span></a> - VE processor is 15x33mm</p><p><a id=post0821210904 href=#><span class=lb_time>09:09PM EDT</span></a> - 16MB LCC, 2D Mesh</p><p><a id=post0821210913 href=#><span class=lb_time>09:09PM EDT</span></a> - 1.6 GHz, 4.95 TFLOP single precision</p><p><a id=post0821210919 href=#><span class=lb_time>09:09PM EDT</span></a> - Up to 48GB HBM2</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900050730439773605_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821210922 href=#><span class=lb_time>09:09PM EDT</span></a> - 16nm FF</p><p><a id=post0821210942 href=#><span class=lb_time>09:09PM EDT</span></a> - 307GF in DP per core</p><p><a id=post0821210950 href=#><span class=lb_time>09:09PM EDT</span></a> - 8 vector cores inside</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/153490012849968311263_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211033 href=#><span class=lb_time>09:10PM EDT</span></a> - Vector processing unit and scalar processing unit</p><p><a id=post0821211052 href=#><span class=lb_time>09:10PM EDT</span></a> - Scalar Processing Unit provides basic functionality - fetch, decode, branch, add, exceptions</p><p><a id=post0821211057 href=#><span class=lb_time>09:10PM EDT</span></a> - Controls the status of the core</p><p><a id=post0821211105 href=#><span class=lb_time>09:11PM EDT</span></a> - Address translation and data forwarding crossbar</p><p><a id=post0821211123 href=#><span class=lb_time>09:11PM EDT</span></a> - 16 elements/cycle vector address generation and translation, 17 requests/cycle issuing</p><p><a id=post0821211136 href=#><span class=lb_time>09:11PM EDT</span></a> - 409.6 GB/sec load and store data forwwarding</p><p><a id=post0821211215 href=#><span class=lb_time>09:12PM EDT</span></a> - Four pipelines, each 32-way parallel</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349002157412047185705_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211222 href=#><span class=lb_time>09:12PM EDT</span></a> - Total 96 FMAs per core</p><p><a id=post0821211236 href=#><span class=lb_time>09:12PM EDT</span></a> - Doubled SP perf by 32-bit x 2 packed vector data</p><p><a id=post0821211247 href=#><span class=lb_time>09:12PM EDT</span></a> - Vector register renaming with 256 physical VRs</p><p><a id=post0821211315 href=#><span class=lb_time>09:13PM EDT</span></a> - 7 VR banks per Vector Pipeline</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349003264581838414096_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211322 href=#><span class=lb_time>09:13PM EDT</span></a> - 32 VPPs per core</p><p><a id=post0821211326 href=#><span class=lb_time>09:13PM EDT</span></a> - OoO scheduling</p><p><a id=post0821211333 href=#><span class=lb_time>09:13PM EDT</span></a> - Dedicated complex operation pipeline</p><p><a id=post0821211434 href=#><span class=lb_time>09:14PM EDT</span></a> - Scalar part of core is traditional front end</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349003830531874385878_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211442 href=#><span class=lb_time>09:14PM EDT</span></a> - 4 instruction fetch and decode</p><p><a id=post0821211446 href=#><span class=lb_time>09:14PM EDT</span></a> - branch predictor</p><p><a id=post0821211451 href=#><span class=lb_time>09:14PM EDT</span></a> - 8-level speculative execution</p><p><a id=post0821211501 href=#><span class=lb_time>09:15PM EDT</span></a> - 32kB L1 cache and unified 256kb L2</p><p><a id=post0821211504 href=#><span class=lb_time>09:15PM EDT</span></a> - hardware prefetch</p><p><a id=post0821211515 href=#><span class=lb_time>09:15PM EDT</span></a> - Support for contiguous vector instruction pipes</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349004649221484217511_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211617 href=#><span class=lb_time>09:16PM EDT</span></a> - Memory subsystem to support 3 TB/s LLC bandwidth</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/153490054404653411782_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211623 href=#><span class=lb_time>09:16PM EDT</span></a> - 1.2 TB HBM2 bandwidth</p><p><a id=post0821211629 href=#><span class=lb_time>09:16PM EDT</span></a> - Scalar L1/L2 ineach core</p><p><a id=post0821211647 href=#><span class=lb_time>09:16PM EDT</span></a> - 2 memory networks - 2D Mesh NoC for cores, also ring bus for DMA</p><p><a id=post0821211656 href=#><span class=lb_time>09:16PM EDT</span></a> - DMA engine used by vector cores and x86 node</p><p><a id=post0821211703 href=#><span class=lb_time>09:17PM EDT</span></a> - DMA engine can be virtualized</p><p><a id=post0821211714 href=#><span class=lb_time>09:17PM EDT</span></a> - Can access VE Memory, VE Registers, and x86 memory</p><p><a id=post0821211718 href=#><span class=lb_time>09:17PM EDT</span></a> - mapped through PCIe</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900566329840952720_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211753 href=#><span class=lb_time>09:17PM EDT</span></a> - 2D mesh maximuses bandwith with minimal wiring</p><p><a id=post0821211758 href=#><span class=lb_time>09:17PM EDT</span></a> - 16 layer mesh</p><p><a id=post0821211803 href=#><span class=lb_time>09:18PM EDT</span></a> - Age based QoS control</p><p><a id=post0821211838 href=#><span class=lb_time>09:18PM EDT</span></a> - Dimension ordered routing</p><p><a id=post0821211930 href=#><span class=lb_time>09:19PM EDT</span></a> - L3 is 16MB write back</p><p><a id=post0821211935 href=#><span class=lb_time>09:19PM EDT</span></a> - Inclusive of L1 and L2</p><p><a id=post0821211943 href=#><span class=lb_time>09:19PM EDT</span></a> - 128 banks, auto data scrubbing</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349006618011883578638_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821211948 href=#><span class=lb_time>09:19PM EDT</span></a> - assignable data buffer feature</p><p><a id=post0821212028 href=#><span class=lb_time>09:20PM EDT</span></a> - Vector Engine is much cheaper than V100</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/15349007629311072790088_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212110 href=#><span class=lb_time>09:21PM EDT</span></a> - Design target for VE not best Perf/Watt, but beat Xeon. Not optimized yet</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900877247738402795_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212221 href=#><span class=lb_time>09:22PM EDT</span></a> - Performance on machine learning up to 107x over Xeon</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13259/1534900978086449069114_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821212319 href=#><span class=lb_time>09:23PM EDT</span></a> - Very competitive with GPGPU using standard programming paradigms</p><p><a id=post0821212323 href=#><span class=lb_time>09:23PM EDT</span></a> - Q&A</p><p><a id=post0821213157 href=#><span class=lb_time>09:31PM EDT</span></a> - Sorry, left to ask a question about power. That's a wrap, hope you enjoyed our Hot Chips coverage!</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH50fpRyZqGnpGKwqbXPrGRraGFteq%2BxwmatnpukpL9uvNGomp6ro6S%2FbrjIr5xmmpyktA%3D%3D</p><hr><ul class=pager><li class=previous><a href=./neil-cavuto-net-worth-173011.html data-toggle=tooltip data-placement=top title="Neil Cavuto Net Worth">&larr;
Previous Post</a></li><li class=next><a href=./marita-stavrou.html data-toggle=tooltip data-placement=top title="Marita Stavrou Bio: Reggie Miller Wife">Next
Post &rarr;</a></li></ul></div><div class="col-lg-2 col-lg-offset-0
visible-lg-block
sidebar-container
catalog-container"><div class=side-catalog><hr class="hidden-sm hidden-xs"><h5><a class=catalog-toggle href=#>CATALOG</a></h5><ul class=catalog-body></ul></div></div><div class="col-lg-8 col-lg-offset-2
col-md-10 col-md-offset-1
sidebar-container"><section><hr class="hidden-sm hidden-xs"><h5><a href=./tags/>FEATURED TAGS</a></h5><div class=tags></div></section></div></div></div></article><footer><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><ul class="list-inline text-center"></ul><p class="copyright text-muted">Copyright &copy; RiffVibe 2024<br><a href=https://themes.gohugo.io/hugo-theme-cleanwhite>CleanWhite Hugo Theme</a> |
<iframe style=margin-left:2px;margin-bottom:-5px frameborder=0 scrolling=0 width=100px height=20px src="https://ghbtns.com/github-btn.html?user=zhaohuabing&repo=hugo-theme-cleanwhite&type=star&count=true"></iframe></p></div></div></div></footer><script>function loadAsync(i,t){var n=document,s="script",e=n.createElement(s),o=n.getElementsByTagName(s)[0];e.src=i,t&&e.addEventListener("load",function(e){t(null,e)},!1),o.parentNode.insertBefore(e,o)}</script><script>$("#tag_cloud").length!==0&&loadAsync("/js/jquery.tagcloud.js",function(){$.fn.tagcloud.defaults={color:{start:"#bbbbee",end:"#0085a1"}},$("#tag_cloud a").tagcloud()})</script><script>loadAsync("https://cdn.jsdelivr.net/npm/fastclick@1.0.6/lib/fastclick.min.js",function(){var e=document.querySelector("nav");e&&FastClick.attach(e)})</script><script type=text/javascript>function generateCatalog(e){_containerSelector="div.post-container";var t,n,s,o,i,r=$(_containerSelector),a=r.find("h1,h2,h3,h4,h5,h6");return $(e).html(''),a.each(function(){n=$(this).prop("tagName").toLowerCase(),i="#"+$(this).prop("id"),s=$(this).text(),t=$('<a href="'+i+'" rel="nofollow">'+s+"</a>"),o=$('<li class="'+n+'_nav"></li>').append(t),$(e).append(o)}),!0}generateCatalog(".catalog-body"),$(".catalog-toggle").click(function(e){e.preventDefault(),$(".side-catalog").toggleClass("fold")}),loadAsync("https://assets.cdnweb.info/hugo/cleanwhite/js/jquery.nav.js",function(){$(".catalog-body").onePageNav({currentClass:"active",changeHash:!1,easing:"swing",filter:"",scrollSpeed:700,scrollOffset:0,scrollThreshold:.2,begin:null,end:null,scrollChange:null,padding:80})})</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>