Execute     source -notrace -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /primary/HLS/Alex_Net/Alex_Net/hls opened at Fri Jan 24 21:45:58 IST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /primary/HLS/Alex_Net/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(10)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' from /primary/HLS/Alex_Net/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' from /primary/HLS/Alex_Net/hls_config.cfg(11)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(12)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' from /primary/HLS/Alex_Net/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' from /primary/HLS/Alex_Net/hls_config.cfg(13)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(14)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' from /primary/HLS/Alex_Net/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' from /primary/HLS/Alex_Net/hls_config.cfg(15)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(16)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' from /primary/HLS/Alex_Net/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' from /primary/HLS/Alex_Net/hls_config.cfg(17)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(18)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' from /primary/HLS/Alex_Net/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' from /primary/HLS/Alex_Net/hls_config.cfg(19)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(20)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' from /primary/HLS/Alex_Net/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' from /primary/HLS/Alex_Net/hls_config.cfg(21)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(22)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' from /primary/HLS/Alex_Net/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' from /primary/HLS/Alex_Net/hls_config.cfg(23)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(24)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' from /primary/HLS/Alex_Net/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' from /primary/HLS/Alex_Net/hls_config.cfg(25)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(26)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' from /primary/HLS/Alex_Net/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' from /primary/HLS/Alex_Net/hls_config.cfg(27)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(28)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' from /primary/HLS/Alex_Net/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' from /primary/HLS/Alex_Net/hls_config.cfg(29)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(30)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' from /primary/HLS/Alex_Net/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' from /primary/HLS/Alex_Net/hls_config.cfg(31)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(32)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' from /primary/HLS/Alex_Net/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' from /primary/HLS/Alex_Net/hls_config.cfg(33)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(34)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' from /primary/HLS/Alex_Net/hls_config.cfg(35) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' from /primary/HLS/Alex_Net/hls_config.cfg(35)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(36) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(36)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' from /primary/HLS/Alex_Net/hls_config.cfg(37) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' from /primary/HLS/Alex_Net/hls_config.cfg(37)
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wrap_up.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(38) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wrap_up.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(38)
Execute     add_files /primary/HLS/Alex_Net/Wrap_up.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/Alex_Net/Wrap_up.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=NN.h' from /primary/HLS/Alex_Net/hls_config.cfg(39) 
INFO: [HLS 200-1465] Applying ini 'syn.file=NN.h' from /primary/HLS/Alex_Net/hls_config.cfg(39)
Execute     add_files /primary/HLS/Alex_Net/NN.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/Alex_Net/NN.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(9)
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=NN' from /primary/HLS/Alex_Net/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=NN' from /primary/HLS/Alex_Net/hls_config.cfg(8)
Execute     set_top NN 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /primary/HLS/Alex_Net/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/HLS/Alex_Net/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-fbvb900-3-e' from /primary/HLS/Alex_Net/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-fbvb900-3-e' from /primary/HLS/Alex_Net/hls_config.cfg(1)
Execute     set_part xczu7ev-fbvb900-3-e 
Execute       create_platform xczu7ev-fbvb900-3-e -board  
DBG:HLSDevice: Trying to load device library: /work/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /work/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-fbvb900-3-e'
Command       create_platform done; 1.74 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.91 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /primary/HLS/Alex_Net/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /primary/HLS/Alex_Net/hls_config.cfg(7)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /primary/HLS/Alex_Net/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/HLS/Alex_Net/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.05 sec.
Execute   apply_ini /primary/HLS/Alex_Net/Alex_Net/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.87 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.14 seconds; current allocated memory: 327.113 MB.
Execute       set_directive_top NN -name=NN 
Execute       source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'Wrap_up.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Wrap_up.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang Wrap_up.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.cpp.clang.err.log
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:10:9)
WARNING: [HLS 207-910] 'FILTER_BATCH' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:11:9)
WARNING: [HLS 207-910] 'FILTER_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:13:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:12:9)
WARNING: [HLS 207-910] 'STRIDE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:14:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:13:9)
WARNING: [HLS 207-910] 'STRIDE_NEW' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:15:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:14:9)
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:10:9)
WARNING: [HLS 207-910] 'FILTER_BATCH' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:11:9)
WARNING: [HLS 207-910] 'FILTER_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:13:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:13:9)
WARNING: [HLS 207-910] 'STRIDE_NEW' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:15:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:15:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:9:9)
WARNING: [HLS 207-910] 'FILTER_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:12:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:12:9)
WARNING: [HLS 207-910] 'FILTER_BATCH' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:11:9)
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:10:9)
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:10:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:11:9)
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:10:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:11:9)
WARNING: [HLS 207-910] 'INP_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:8:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:10:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:11:9)
WARNING: [HLS 207-910] 'INP_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMAGE_CHANNEL' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h:11:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:11:9)
WARNING: [HLS 207-910] 'INP_IMG_CHAN' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:8:9)
INFO: [HLS 207-71] previous definition is here (./NN.h:9:9)
WARNING: [HLS 207-910] 'INP_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:9:9)
INFO: [HLS 207-71] previous definition is here (./NN.h:10:9)
WARNING: [HLS 207-910] 'OUT_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:10:9)
INFO: [HLS 207-71] previous definition is here (./NN.h:11:9)
WARNING: [HLS 207-910] 'STRIDE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:12:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:14:9)
WARNING: [HLS 207-910] 'INP_IMG_CHAN' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:8:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:8:9)
WARNING: [HLS 207-910] 'INP_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:10:9)
WARNING: [HLS 207-910] 'INP_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h:9:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:9:9)
WARNING: [HLS 207-910] 'OUT_IMG_SIZE' macro redefined (/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h:10:9)
INFO: [HLS 207-71] previous definition is here (/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:10:9)
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5570] unexpected pragma argument 'fmul', expects function/operation (/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.38 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'out_img' (Wrap_up.cpp:34:12)
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.02 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.85 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.95 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.78 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.82 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.75 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.79 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.78 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.92 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.8 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.92 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.81 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.08 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.05 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.07 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.17 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.09 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.2 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.07 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.11 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.23 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.92 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp as C++
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5570] unexpected pragma argument 'fmul', expects function/operation (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.07 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.08 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.11 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-fbvb900-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-fbvb900-3-e > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 100.86 seconds. CPU system time: 17.34 seconds. Elapsed time: 118.5 seconds; current allocated memory: 339.816 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.g.bc" "/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool5.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool2.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pool1.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad4.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad3.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad2.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm2.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/pad1.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv5.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv3.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv2.g.bc /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv1.g.bc -o /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: Caught error in run_link_or_opt: Error in llvm-link
    while executing
"ap_internal_run_link_or_opt "
Command       run_link_or_opt done; error code: 2; 
INFO-FLOW: Caught error in elaborate: Error in llvm-link
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 118.59 sec.
INFO-FLOW: Caught error in csynth_design: Error in llvm-link
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 118.71 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
