Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: vgacore.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacore.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacore"
Output Format                      : NGC
Target Device                      : xc3s1000l-4-ft256

---- Source Options
Top Module Name                    : vgacore
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/divisor_bola.vhd" in Library work.
Architecture divisor_arch of Entity divisor_bola is up to date.
Compiling vhdl file "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <divisor_bola> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
WARNING:Xst:819 - "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
WARNING:Xst:819 - "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" line 167: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" line 177: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mhor>, <r_px>, <mver>, <r_py>
WARNING:Xst:819 - "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" line 193: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd" line 209: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bola>
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <divisor_bola> in library <work> (Architecture <divisor_arch>).
Entity <divisor_bola> analyzed. Unit <divisor_bola> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <divisor_bola>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/divisor_bola.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 7-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor_bola> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/toc-proyecto/muevebola/bolamueve.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <auxhor_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <auxver_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <hsyncb>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit adder for signal <bola$add0000> created at line 170.
    Found 10-bit subtractor for signal <bola$addsub0000> created at line 171.
    Found 10-bit adder for signal <bola$addsub0001> created at line 171.
    Found 9-bit comparator greater for signal <bola$cmp_gt0000> created at line 170.
    Found 10-bit comparator greater for signal <bola$cmp_gt0001> created at line 171.
    Found 9-bit comparator less for signal <bola$cmp_lt0000> created at line 170.
    Found 10-bit comparator less for signal <bola$cmp_lt0001> created at line 171.
    Found 9-bit subtractor for signal <bola$sub0000> created at line 170.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 79.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 114.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 114.
    Found 1-bit register for signal <mhor<0>>.
    Found 1-bit register for signal <mver<0>>.
    Found 10-bit addsub for signal <py>.
    Found 9-bit register for signal <r_px>.
    Found 10-bit register for signal <r_py>.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0000> created at line 158.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0001> created at line 159.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0002> created at line 160.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0003> created at line 160.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0000> created at line 158.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0001> created at line 159.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0002> created at line 160.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0003> created at line 160.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 95.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 130.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 130.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <vgacore> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 6
 10-bit register                                       : 1
 9-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vgacore> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacore, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgacore.ngr
Top Level Output File Name         : vgacore
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 291
#      GND                         : 1
#      INV                         : 7
#      LUT2                        : 44
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 34
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 105
#      LUT4_D                      : 5
#      LUT4_L                      : 4
#      MUXCY                       : 55
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 57
#      FDC                         : 47
#      FDE                         : 2
#      FDP                         : 6
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000lft256-4 

 Number of Slices:                      111  out of   7680     1%  
 Number of Slice Flip Flops:             57  out of  15360     0%  
 Number of 4 input LUTs:                207  out of  15360     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    173     7%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
Nuevo_reloj/clk_aux                    | NONE(hsyncb)           | 10    |
Otro_reloj/clk_aux1                    | BUFG                   | 21    |
hsyncb_OBUF                            | NONE(vsyncb)           | 11    |
auxver_0_not0001(auxver_0_mux0000123:O)| NONE(*)(auxver_0)      | 1     |
auxhor_0_not0001(auxhor_0_mux00001:O)  | NONE(*)(auxhor_0)      | 1     |
clock                                  | BUFGP                  | 13    |
---------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 53    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.389ns (Maximum Frequency: 135.336MHz)
   Minimum input arrival time before clock: 5.801ns
   Maximum output required time after clock: 17.543ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 6.535ns (frequency: 153.022MHz)
  Total number of paths / destination ports: 434 / 10
-------------------------------------------------------------------------
Delay:               6.535ns (Levels of Logic = 11)
  Source:            hcnt_8 (FF)
  Destination:       hcnt_8 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: hcnt_8 to hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.789  hcnt_8 (hcnt_8)
     LUT2:I0->O            1   0.551   0.869  hcnt_not00011_SW1 (N48)
     LUT4:I2->O            1   0.551   0.000  Mcount_hcnt_lut<0> (Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_hcnt_cy<0> (Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<1> (Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<2> (Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<3> (Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<4> (Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<5> (Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<6> (Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_hcnt_cy<7> (Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.904   0.000  Mcount_hcnt_xor<8> (Mcount_hcnt8)
     FDC:D                     0.203          hcnt_8
    ----------------------------------------
    Total                      6.535ns (3.877ns logic, 2.658ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsyncb_OBUF'
  Clock period: 7.389ns (frequency: 135.336MHz)
  Total number of paths / destination ports: 589 / 11
-------------------------------------------------------------------------
Delay:               7.389ns (Levels of Logic = 13)
  Source:            vcnt_5 (FF)
  Destination:       vcnt_9 (FF)
  Source Clock:      hsyncb_OBUF rising
  Destination Clock: hsyncb_OBUF rising

  Data Path: vcnt_5 to vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.473  vcnt_5 (vcnt_5)
     LUT2_D:I0->LO         1   0.551   0.126  vcnt_not0001_inv215 (N136)
     LUT4:I3->O            3   0.551   0.933  vcnt_not0001_inv220 (vcnt_not0001_inv220)
     LUT4:I3->O            1   0.551   0.801  vcnt_not0001_inv238 (vcnt_not0001_inv)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<0> (Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<1> (Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<2> (Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<3> (Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<4> (Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<5> (Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<6> (Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<7> (Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_vcnt_cy<8> (Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.904   0.000  Mcount_vcnt_xor<9> (Mcount_vcnt9)
     FDC:D                     0.203          vcnt_9
    ----------------------------------------
    Total                      7.389ns (4.056ns logic, 3.333ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.445ns (frequency: 155.159MHz)
  Total number of paths / destination ports: 112 / 15
-------------------------------------------------------------------------
Delay:               6.445ns (Levels of Logic = 4)
  Source:            Otro_reloj/cuenta_2 (FF)
  Destination:       Otro_reloj/cuenta_4 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Otro_reloj/cuenta_2 to Otro_reloj/cuenta_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  Otro_reloj/cuenta_2 (Otro_reloj/cuenta_2)
     LUT4_L:I0->LO         1   0.551   0.126  Otro_reloj/cuenta_cmp_eq0000_SW0 (N4)
     LUT4:I3->O            8   0.551   1.109  Otro_reloj/cuenta_cmp_eq0000 (Otro_reloj/cuenta_cmp_eq0000)
     LUT4_D:I3->O          1   0.551   0.827  Otro_reloj/Mcount_cuenta_cy<2>11 (Otro_reloj/Mcount_cuenta_cy<2>)
     LUT4:I3->O            1   0.551   0.000  Otro_reloj/Mcount_cuenta_xor<4>11 (Otro_reloj/Mcount_cuenta4)
     FDC:D                     0.203          Otro_reloj/cuenta_4
    ----------------------------------------
    Total                      6.445ns (3.127ns logic, 3.318ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Otro_reloj/clk_aux1'
  Clock period: 6.730ns (frequency: 148.588MHz)
  Total number of paths / destination ports: 196 / 19
-------------------------------------------------------------------------
Delay:               6.730ns (Levels of Logic = 4)
  Source:            r_px_1 (FF)
  Destination:       r_px_6 (FF)
  Source Clock:      Otro_reloj/clk_aux1 rising
  Destination Clock: Otro_reloj/clk_aux1 rising

  Data Path: r_px_1 to r_px_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.457  r_px_1 (r_px_1)
     LUT2_D:I0->LO         1   0.551   0.126  Msub_bola_sub0000_cy<1>11 (N138)
     LUT4:I3->O            8   0.551   1.151  Msub_bola_sub0000_cy<4>11 (Msub_bola_sub0000_cy<4>)
     LUT3:I2->O            1   0.551   0.869  Msub_bola_sub0000_xor<6>11 (bola_sub0000<6>)
     LUT3:I2->O            1   0.551   0.000  px<6>1 (px<6>)
     FDC:D                     0.203          r_px_6
    ----------------------------------------
    Total                      6.730ns (3.127ns logic, 3.603ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.801ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: reset to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   0.821   2.180  reset_IBUF (reset_IBUF)
     LUT2_L:I1->LO         1   0.551   0.295  Nuevo_reloj/clk_aux_and0000_SW0 (N2)
     LUT4:I1->O            1   0.551   0.801  Nuevo_reloj/clk_aux_and0000 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.602          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      5.801ns (2.525ns logic, 3.276ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 541 / 10
-------------------------------------------------------------------------
Offset:              17.394ns (Levels of Logic = 7)
  Source:            hcnt_6 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: hcnt_6 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   1.527  hcnt_6 (hcnt_6)
     LUT2:I0->O            2   0.551   1.072  rectangulo_cmp_gt0000111 (N17)
     LUT4:I1->O            1   0.551   0.996  rectangulo252 (rectangulo252)
     LUT4:I1->O            1   0.551   0.996  rectangulo310_SW0 (N109)
     LUT4:I1->O            1   0.551   0.996  rectangulo310 (rectangulo310)
     LUT4:I1->O            2   0.551   1.216  rectangulo345 (rectangulo)
     LUT2:I0->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     17.394ns (9.670ns logic, 7.724ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsyncb_OBUF'
  Total number of paths / destination ports: 604 / 10
-------------------------------------------------------------------------
Offset:              17.300ns (Levels of Logic = 7)
  Source:            vcnt_1 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      hsyncb_OBUF rising

  Data Path: vcnt_1 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  vcnt_1 (vcnt_1)
     LUT3_D:I0->O          2   0.551   1.216  rectangulo_cmp_lt000331 (N10)
     LUT4:I0->O            1   0.551   0.827  rectangulo123_SW0 (N119)
     LUT4:I3->O            1   0.551   1.140  rectangulo123 (rectangulo123)
     LUT4:I0->O            1   0.551   0.827  rectangulo345_SW0 (N127)
     LUT4:I3->O            2   0.551   1.216  rectangulo345 (rectangulo)
     LUT2:I0->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     17.300ns (9.670ns logic, 7.630ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Otro_reloj/clk_aux1'
  Total number of paths / destination ports: 2457 / 9
-------------------------------------------------------------------------
Offset:              17.543ns (Levels of Logic = 8)
  Source:            r_px_1 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Otro_reloj/clk_aux1 rising

  Data Path: r_px_1 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.457  r_px_1 (r_px_1)
     LUT2_D:I0->LO         1   0.551   0.126  Msub_bola_sub0000_cy<1>11 (N138)
     LUT4:I3->O            8   0.551   1.278  Msub_bola_sub0000_cy<4>11 (Msub_bola_sub0000_cy<4>)
     LUT4:I1->O            1   0.551   1.140  Msub_bola_sub0000_xor<8>11 (bola_sub0000<8>)
     LUT2:I0->O            1   0.551   0.000  Mcompar_bola_cmp_gt0000_lut<8> (Mcompar_bola_cmp_gt0000_lut<8>)
     MUXCY:S->O            1   0.739   1.140  Mcompar_bola_cmp_gt0000_cy<8> (Mcompar_bola_cmp_gt0000_cy<8>)
     LUT4:I0->O            2   0.551   1.072  bola1 (bola)
     LUT2:I1->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     17.543ns (10.409ns logic, 7.134ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.05 secs
 
--> 

Total memory usage is 260632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    4 (   0 filtered)

