Info: Starting: Create simulation model
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system2.DaisyPort_0.avalon_slave_0: Signal write appears 2 times (only once is allowed)
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit.
Info: system2: Generating system2 "system2" for SIM_VHDL
Warning: Translator DaisyPort_0_avalon_slave_0_translator failed to match interface DaisyPort_0.avalon_slave_0
Info: system2: Done "system2" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\system2.spd --output-directory=C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\system2.spd --output-directory=C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --block-symbol-file --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2 --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system2.DaisyPort_0.avalon_slave_0: Signal write appears 2 times (only once is allowed)
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2.qsys --synthesis=VHDL --output-directory=C:\Users\osour\Desktop\EmbSys\Lab2.2\hw\quartus\system2\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system2.qsys
Progress: Reading input file
Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Progress: Parameterizing module ClockDivider_0
Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Progress: Parameterizing module DaisyPort_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system2.DaisyPort_0.avalon_slave_0: Signal write appears 2 times (only once is allowed)
Info: system2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit.
Info: system2: Generating system2 "system2" for QUARTUS_SYNTH
Warning: Translator DaisyPort_0_avalon_slave_0_translator failed to match interface DaisyPort_0.avalon_slave_0
Info: system2: Done "system2" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
