
Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088c4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d00  08008d00  000200ec  2**0
                  CONTENTS
  4 .ARM          00000008  08008d00  08008d00  00018d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d08  08008d08  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d08  08008d08  00018d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08008d10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  200000ec  08008dfc  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08008dfc  00020318  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b033  00000000  00000000  0002011a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035d5  00000000  00000000  0003b14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  0003e728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  0003fab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a1a2  00000000  00000000  00040cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a1b4  00000000  00000000  0006ae52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102e2a  00000000  00000000  00085006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00187e30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000587c  00000000  00000000  00187e84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000ec 	.word	0x200000ec
 800021c:	00000000 	.word	0x00000000
 8000220:	08008aac 	.word	0x08008aac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000f0 	.word	0x200000f0
 800023c:	08008aac 	.word	0x08008aac

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fa:	4b21      	ldr	r3, [pc, #132]	; (8000680 <MX_ADC1_Init+0x98>)
 80005fc:	4a21      	ldr	r2, [pc, #132]	; (8000684 <MX_ADC1_Init+0x9c>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <MX_ADC1_Init+0x98>)
 8000602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <MX_ADC1_Init+0x98>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800060e:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <MX_ADC1_Init+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000614:	4b1a      	ldr	r3, [pc, #104]	; (8000680 <MX_ADC1_Init+0x98>)
 8000616:	2200      	movs	r2, #0
 8000618:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_ADC1_Init+0x98>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000622:	4b17      	ldr	r3, [pc, #92]	; (8000680 <MX_ADC1_Init+0x98>)
 8000624:	2200      	movs	r2, #0
 8000626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000628:	4b15      	ldr	r3, [pc, #84]	; (8000680 <MX_ADC1_Init+0x98>)
 800062a:	4a17      	ldr	r2, [pc, #92]	; (8000688 <MX_ADC1_Init+0xa0>)
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062e:	4b14      	ldr	r3, [pc, #80]	; (8000680 <MX_ADC1_Init+0x98>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <MX_ADC1_Init+0x98>)
 8000636:	2201      	movs	r2, #1
 8000638:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_ADC1_Init+0x98>)
 800063c:	2200      	movs	r2, #0
 800063e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <MX_ADC1_Init+0x98>)
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000648:	480d      	ldr	r0, [pc, #52]	; (8000680 <MX_ADC1_Init+0x98>)
 800064a:	f001 f8bf 	bl	80017cc <HAL_ADC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 fd02 	bl	800105c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000658:	2303      	movs	r3, #3
 800065a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000660:	2307      	movs	r3, #7
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_ADC1_Init+0x98>)
 800066a:	f001 fa21 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000674:	f000 fcf2 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20000124 	.word	0x20000124
 8000684:	40012000 	.word	0x40012000
 8000688:	0f000001 	.word	0x0f000001

0800068c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	; 0x28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a19      	ldr	r2, [pc, #100]	; (8000710 <HAL_ADC_MspInit+0x84>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d12b      	bne.n	8000706 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006ae:	4b19      	ldr	r3, [pc, #100]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b2:	4a18      	ldr	r2, [pc, #96]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006b8:	6453      	str	r3, [r2, #68]	; 0x44
 80006ba:	4b16      	ldr	r3, [pc, #88]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006c2:	613b      	str	r3, [r7, #16]
 80006c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c6:	4b13      	ldr	r3, [pc, #76]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ca:	4a12      	ldr	r2, [pc, #72]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	6313      	str	r3, [r2, #48]	; 0x30
 80006d2:	4b10      	ldr	r3, [pc, #64]	; (8000714 <HAL_ADC_MspInit+0x88>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006de:	2308      	movs	r3, #8
 80006e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006e2:	2303      	movs	r3, #3
 80006e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	f107 0314 	add.w	r3, r7, #20
 80006ee:	4619      	mov	r1, r3
 80006f0:	4809      	ldr	r0, [pc, #36]	; (8000718 <HAL_ADC_MspInit+0x8c>)
 80006f2:	f001 fde9 	bl	80022c8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	2012      	movs	r0, #18
 80006fc:	f001 fd0d 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000700:	2012      	movs	r0, #18
 8000702:	f001 fd26 	bl	8002152 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000706:	bf00      	nop
 8000708:	3728      	adds	r7, #40	; 0x28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40012000 	.word	0x40012000
 8000714:	40023800 	.word	0x40023800
 8000718:	40020000 	.word	0x40020000

0800071c <BH1750_Init>:
 *  Created on: Nov 13, 2021
 *      Author: konst
 */
#include "bh1750.h"

void BH1750_Init(BH1750_HandleTypeDef* hbh1750, uint8_t command){
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af02      	add	r7, sp, #8
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	460b      	mov	r3, r1
 8000726:	70fb      	strb	r3, [r7, #3]
uint8_t start = BH1750_POWER_ON;
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &start, 1, hbh1750->Timeout);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	6818      	ldr	r0, [r3, #0]
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	791b      	ldrb	r3, [r3, #4]
 8000734:	b299      	uxth	r1, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	f107 020f 	add.w	r2, r7, #15
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2301      	movs	r3, #1
 8000742:	f002 f817 	bl	8002774 <HAL_I2C_Master_Transmit>
HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, 1,hbh1750->Timeout);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6818      	ldr	r0, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	791b      	ldrb	r3, [r3, #4]
 800074e:	b299      	uxth	r1, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	689b      	ldr	r3, [r3, #8]
 8000754:	1cfa      	adds	r2, r7, #3
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2301      	movs	r3, #1
 800075a:	f002 f80b 	bl	8002774 <HAL_I2C_Master_Transmit>
}
 800075e:	bf00      	nop
 8000760:	3710      	adds	r7, #16
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <BH1750_ReadLux>:


float BH1750_ReadLux(BH1750_HandleTypeDef* hbh1750){
 8000768:	b580      	push	{r7, lr}
 800076a:	b086      	sub	sp, #24
 800076c:	af02      	add	r7, sp, #8
 800076e:	6078      	str	r0, [r7, #4]
float light = 0;
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	60fb      	str	r3, [r7, #12]
uint8_t buff[2];
HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, buff, 2, hbh1750->Timeout);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6818      	ldr	r0, [r3, #0]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	b299      	uxth	r1, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	f107 0208 	add.w	r2, r7, #8
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	2302      	movs	r3, #2
 800078c:	f002 f8e6 	bl	800295c <HAL_I2C_Master_Receive>
light = ((buff[0] << 8) | buff[1]) / 1.2;
 8000790:	7a3b      	ldrb	r3, [r7, #8]
 8000792:	021b      	lsls	r3, r3, #8
 8000794:	7a7a      	ldrb	r2, [r7, #9]
 8000796:	4313      	orrs	r3, r2
 8000798:	ee07 3a90 	vmov	s15, r3
 800079c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80007a0:	ed9f 5b07 	vldr	d5, [pc, #28]	; 80007c0 <BH1750_ReadLux+0x58>
 80007a4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007a8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007ac:	edc7 7a03 	vstr	s15, [r7, #12]
return light;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	ee07 3a90 	vmov	s15, r3
}
 80007b6:	eeb0 0a67 	vmov.f32	s0, s15
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	33333333 	.word	0x33333333
 80007c4:	3ff33333 	.word	0x3ff33333

080007c8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08c      	sub	sp, #48	; 0x30
 80007cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	4b77      	ldr	r3, [pc, #476]	; (80009bc <MX_GPIO_Init+0x1f4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a76      	ldr	r2, [pc, #472]	; (80009bc <MX_GPIO_Init+0x1f4>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b74      	ldr	r3, [pc, #464]	; (80009bc <MX_GPIO_Init+0x1f4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	61bb      	str	r3, [r7, #24]
 80007f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f6:	4b71      	ldr	r3, [pc, #452]	; (80009bc <MX_GPIO_Init+0x1f4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a70      	ldr	r2, [pc, #448]	; (80009bc <MX_GPIO_Init+0x1f4>)
 80007fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b6e      	ldr	r3, [pc, #440]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080a:	617b      	str	r3, [r7, #20]
 800080c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	4b6b      	ldr	r3, [pc, #428]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a6a      	ldr	r2, [pc, #424]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b68      	ldr	r3, [pc, #416]	; (80009bc <MX_GPIO_Init+0x1f4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	4b65      	ldr	r3, [pc, #404]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a64      	ldr	r2, [pc, #400]	; (80009bc <MX_GPIO_Init+0x1f4>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b62      	ldr	r3, [pc, #392]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800083e:	4b5f      	ldr	r3, [pc, #380]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a5e      	ldr	r2, [pc, #376]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000844:	f043 0308 	orr.w	r3, r3, #8
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b5c      	ldr	r3, [pc, #368]	; (80009bc <MX_GPIO_Init+0x1f4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000856:	4b59      	ldr	r3, [pc, #356]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a58      	ldr	r2, [pc, #352]	; (80009bc <MX_GPIO_Init+0x1f4>)
 800085c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b56      	ldr	r3, [pc, #344]	; (80009bc <MX_GPIO_Init+0x1f4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f244 0181 	movw	r1, #16513	; 0x4081
 8000874:	4852      	ldr	r0, [pc, #328]	; (80009c0 <MX_GPIO_Init+0x1f8>)
 8000876:	f001 fed3 	bl	8002620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2140      	movs	r1, #64	; 0x40
 800087e:	4851      	ldr	r0, [pc, #324]	; (80009c4 <MX_GPIO_Init+0x1fc>)
 8000880:	f001 fece 	bl	8002620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	484b      	ldr	r0, [pc, #300]	; (80009c8 <MX_GPIO_Init+0x200>)
 800089c:	f001 fd14 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80008a0:	2332      	movs	r3, #50	; 0x32
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ac:	2303      	movs	r3, #3
 80008ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008b0:	230b      	movs	r3, #11
 80008b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	4843      	ldr	r0, [pc, #268]	; (80009c8 <MX_GPIO_Init+0x200>)
 80008bc:	f001 fd04 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80008c0:	2386      	movs	r3, #134	; 0x86
 80008c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c4:	2302      	movs	r3, #2
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008cc:	2303      	movs	r3, #3
 80008ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008d0:	230b      	movs	r3, #11
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	f107 031c 	add.w	r3, r7, #28
 80008d8:	4619      	mov	r1, r3
 80008da:	483c      	ldr	r0, [pc, #240]	; (80009cc <MX_GPIO_Init+0x204>)
 80008dc:	f001 fcf4 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008e0:	f244 0381 	movw	r3, #16513	; 0x4081
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4831      	ldr	r0, [pc, #196]	; (80009c0 <MX_GPIO_Init+0x1f8>)
 80008fa:	f001 fce5 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090c:	2303      	movs	r3, #3
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000910:	230b      	movs	r3, #11
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4829      	ldr	r0, [pc, #164]	; (80009c0 <MX_GPIO_Init+0x1f8>)
 800091c:	f001 fcd4 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000920:	2340      	movs	r3, #64	; 0x40
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4823      	ldr	r0, [pc, #140]	; (80009c4 <MX_GPIO_Init+0x1fc>)
 8000938:	f001 fcc6 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800093c:	2380      	movs	r3, #128	; 0x80
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	4619      	mov	r1, r3
 800094e:	481d      	ldr	r0, [pc, #116]	; (80009c4 <MX_GPIO_Init+0x1fc>)
 8000950:	f001 fcba 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000954:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000966:	230a      	movs	r3, #10
 8000968:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4816      	ldr	r0, [pc, #88]	; (80009cc <MX_GPIO_Init+0x204>)
 8000972:	f001 fca9 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000976:	f44f 7300 	mov.w	r3, #512	; 0x200
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	4619      	mov	r1, r3
 800098a:	4810      	ldr	r0, [pc, #64]	; (80009cc <MX_GPIO_Init+0x204>)
 800098c:	f001 fc9c 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000990:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800099e:	2303      	movs	r3, #3
 80009a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009a2:	230b      	movs	r3, #11
 80009a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_GPIO_Init+0x1fc>)
 80009ae:	f001 fc8b 	bl	80022c8 <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40020400 	.word	0x40020400
 80009c4:	40021800 	.word	0x40021800
 80009c8:	40020800 	.word	0x40020800
 80009cc:	40020000 	.word	0x40020000

080009d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009d4:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009d6:	4a1c      	ldr	r2, [pc, #112]	; (8000a48 <MX_I2C1_Init+0x78>)
 80009d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80009da:	4b1a      	ldr	r3, [pc, #104]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009dc:	4a1b      	ldr	r2, [pc, #108]	; (8000a4c <MX_I2C1_Init+0x7c>)
 80009de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009e0:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e6:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009ec:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009f2:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009f8:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <MX_I2C1_Init+0x74>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <MX_I2C1_Init+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <MX_I2C1_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a0a:	480e      	ldr	r0, [pc, #56]	; (8000a44 <MX_I2C1_Init+0x74>)
 8000a0c:	f001 fe22 	bl	8002654 <HAL_I2C_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a16:	f000 fb21 	bl	800105c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4809      	ldr	r0, [pc, #36]	; (8000a44 <MX_I2C1_Init+0x74>)
 8000a1e:	f003 f87f 	bl	8003b20 <HAL_I2CEx_ConfigAnalogFilter>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a28:	f000 fb18 	bl	800105c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4805      	ldr	r0, [pc, #20]	; (8000a44 <MX_I2C1_Init+0x74>)
 8000a30:	f003 f8c1 	bl	8003bb6 <HAL_I2CEx_ConfigDigitalFilter>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a3a:	f000 fb0f 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	2000016c 	.word	0x2000016c
 8000a48:	40005400 	.word	0x40005400
 8000a4c:	20404768 	.word	0x20404768

08000a50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a1f      	ldr	r2, [pc, #124]	; (8000aec <HAL_I2C_MspInit+0x9c>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d138      	bne.n	8000ae4 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a72:	4b1f      	ldr	r3, [pc, #124]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a1e      	ldr	r2, [pc, #120]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000a78:	f043 0302 	orr.w	r3, r3, #2
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a90:	2312      	movs	r3, #18
 8000a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4813      	ldr	r0, [pc, #76]	; (8000af4 <HAL_I2C_MspInit+0xa4>)
 8000aa8:	f001 fc0e 	bl	80022c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aac:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab0:	4a0f      	ldr	r2, [pc, #60]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000ab2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab8:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <HAL_I2C_MspInit+0xa0>)
 8000aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	201f      	movs	r0, #31
 8000aca:	f001 fb26 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000ace:	201f      	movs	r0, #31
 8000ad0:	f001 fb3f 	bl	8002152 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	2020      	movs	r0, #32
 8000ada:	f001 fb1e 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ade:	2020      	movs	r0, #32
 8000ae0:	f001 fb37 	bl	8002152 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	3728      	adds	r7, #40	; 0x28
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40005400 	.word	0x40005400
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40020400 	.word	0x40020400

08000af8 <ColorsGenerator>:
 *      Author: Konstanty
 */
#include "led.h"


void ColorsGenerator(LED_HandleTypeDef* led, float rgb_duty){
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	ed87 0a00 	vstr	s0, [r7]
	led->duty_B = rgb_duty*led->B;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	ed93 7a02 	vldr	s14, [r3, #8]
 8000b0a:	edd7 7a00 	vldr	s15, [r7]
 8000b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	edc3 7a05 	vstr	s15, [r3, #20]
	led->duty_G = rgb_duty*led->G;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000b1e:	edd7 7a00 	vldr	s15, [r7]
 8000b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	edc3 7a04 	vstr	s15, [r3, #16]
	led->duty_R = rgb_duty*led->R;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	ed93 7a00 	vldr	s14, [r3]
 8000b32:	edd7 7a00 	vldr	s15, [r7]
 8000b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	edc3 7a03 	vstr	s15, [r3, #12]
};
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <HAL_UART_RxCpltCallback>:
char on[3];
char kolor[12];
char erros[50] = "Zly wzor lub wartosc poza zakresem!";

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af02      	add	r7, sp, #8
 8000b52:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a49      	ldr	r2, [pc, #292]	; (8000c80 <HAL_UART_RxCpltCallback+0x134>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	f040 808c 	bne.w	8000c78 <HAL_UART_RxCpltCallback+0x12c>
	{
		if(kolor[0]=='R' && kolor[4]=='G' && kolor[8]=='B' )
 8000b60:	4b48      	ldr	r3, [pc, #288]	; (8000c84 <HAL_UART_RxCpltCallback+0x138>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b52      	cmp	r3, #82	; 0x52
 8000b66:	d166      	bne.n	8000c36 <HAL_UART_RxCpltCallback+0xea>
 8000b68:	4b46      	ldr	r3, [pc, #280]	; (8000c84 <HAL_UART_RxCpltCallback+0x138>)
 8000b6a:	791b      	ldrb	r3, [r3, #4]
 8000b6c:	2b47      	cmp	r3, #71	; 0x47
 8000b6e:	d162      	bne.n	8000c36 <HAL_UART_RxCpltCallback+0xea>
 8000b70:	4b44      	ldr	r3, [pc, #272]	; (8000c84 <HAL_UART_RxCpltCallback+0x138>)
 8000b72:	7a1b      	ldrb	r3, [r3, #8]
 8000b74:	2b42      	cmp	r3, #66	; 0x42
 8000b76:	d15e      	bne.n	8000c36 <HAL_UART_RxCpltCallback+0xea>
		{
		  sscanf(kolor,"R%dG%dB%d",&pulseR,&pulseG,&pulseB);
 8000b78:	4b43      	ldr	r3, [pc, #268]	; (8000c88 <HAL_UART_RxCpltCallback+0x13c>)
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	4b43      	ldr	r3, [pc, #268]	; (8000c8c <HAL_UART_RxCpltCallback+0x140>)
 8000b7e:	4a44      	ldr	r2, [pc, #272]	; (8000c90 <HAL_UART_RxCpltCallback+0x144>)
 8000b80:	4944      	ldr	r1, [pc, #272]	; (8000c94 <HAL_UART_RxCpltCallback+0x148>)
 8000b82:	4840      	ldr	r0, [pc, #256]	; (8000c84 <HAL_UART_RxCpltCallback+0x138>)
 8000b84:	f006 fece 	bl	8007924 <siscanf>
		  if(pulseR >=0 && pulseR <=100 && pulseG >=0 && pulseG <=100 && pulseB >=0 && pulseB <=100)
 8000b88:	4b41      	ldr	r3, [pc, #260]	; (8000c90 <HAL_UART_RxCpltCallback+0x144>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db46      	blt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
 8000b90:	4b3f      	ldr	r3, [pc, #252]	; (8000c90 <HAL_UART_RxCpltCallback+0x144>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b64      	cmp	r3, #100	; 0x64
 8000b96:	dc42      	bgt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
 8000b98:	4b3c      	ldr	r3, [pc, #240]	; (8000c8c <HAL_UART_RxCpltCallback+0x140>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	db3e      	blt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
 8000ba0:	4b3a      	ldr	r3, [pc, #232]	; (8000c8c <HAL_UART_RxCpltCallback+0x140>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b64      	cmp	r3, #100	; 0x64
 8000ba6:	dc3a      	bgt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
 8000ba8:	4b37      	ldr	r3, [pc, #220]	; (8000c88 <HAL_UART_RxCpltCallback+0x13c>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db36      	blt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
 8000bb0:	4b35      	ldr	r3, [pc, #212]	; (8000c88 <HAL_UART_RxCpltCallback+0x13c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b64      	cmp	r3, #100	; 0x64
 8000bb6:	dc32      	bgt.n	8000c1e <HAL_UART_RxCpltCallback+0xd2>
		  {
			  led.R = (float)(pulseR/100);
 8000bb8:	4b35      	ldr	r3, [pc, #212]	; (8000c90 <HAL_UART_RxCpltCallback+0x144>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a36      	ldr	r2, [pc, #216]	; (8000c98 <HAL_UART_RxCpltCallback+0x14c>)
 8000bbe:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc2:	1152      	asrs	r2, r2, #5
 8000bc4:	17db      	asrs	r3, r3, #31
 8000bc6:	1ad3      	subs	r3, r2, r3
 8000bc8:	ee07 3a90 	vmov	s15, r3
 8000bcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bd0:	4b32      	ldr	r3, [pc, #200]	; (8000c9c <HAL_UART_RxCpltCallback+0x150>)
 8000bd2:	edc3 7a00 	vstr	s15, [r3]
			  led.G = (float)(pulseG/100);
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	; (8000c8c <HAL_UART_RxCpltCallback+0x140>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a2f      	ldr	r2, [pc, #188]	; (8000c98 <HAL_UART_RxCpltCallback+0x14c>)
 8000bdc:	fb82 1203 	smull	r1, r2, r2, r3
 8000be0:	1152      	asrs	r2, r2, #5
 8000be2:	17db      	asrs	r3, r3, #31
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	ee07 3a90 	vmov	s15, r3
 8000bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bee:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <HAL_UART_RxCpltCallback+0x150>)
 8000bf0:	edc3 7a01 	vstr	s15, [r3, #4]
			  led.B = (float)(pulseB/100);
 8000bf4:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <HAL_UART_RxCpltCallback+0x13c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a27      	ldr	r2, [pc, #156]	; (8000c98 <HAL_UART_RxCpltCallback+0x14c>)
 8000bfa:	fb82 1203 	smull	r1, r2, r2, r3
 8000bfe:	1152      	asrs	r2, r2, #5
 8000c00:	17db      	asrs	r3, r3, #31
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	ee07 3a90 	vmov	s15, r3
 8000c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c0c:	4b23      	ldr	r3, [pc, #140]	; (8000c9c <HAL_UART_RxCpltCallback+0x150>)
 8000c0e:	edc3 7a02 	vstr	s15, [r3, #8]
			  HAL_UART_Receive_IT(&huart3, (uint8_t*)on, 3);
 8000c12:	2203      	movs	r2, #3
 8000c14:	4922      	ldr	r1, [pc, #136]	; (8000ca0 <HAL_UART_RxCpltCallback+0x154>)
 8000c16:	4823      	ldr	r0, [pc, #140]	; (8000ca4 <HAL_UART_RxCpltCallback+0x158>)
 8000c18:	f005 fbef 	bl	80063fa <HAL_UART_Receive_IT>
		  if(pulseR >=0 && pulseR <=100 && pulseG >=0 && pulseG <=100 && pulseB >=0 && pulseB <=100)
 8000c1c:	e01a      	b.n	8000c54 <HAL_UART_RxCpltCallback+0x108>
		  }
		  else
		  {
			  HAL_UART_Transmit(huart, erros, strlen(erros), 1000);
 8000c1e:	4822      	ldr	r0, [pc, #136]	; (8000ca8 <HAL_UART_RxCpltCallback+0x15c>)
 8000c20:	f7ff fb0e 	bl	8000240 <strlen>
 8000c24:	4603      	mov	r3, r0
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c2c:	491e      	ldr	r1, [pc, #120]	; (8000ca8 <HAL_UART_RxCpltCallback+0x15c>)
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f005 fb50 	bl	80062d4 <HAL_UART_Transmit>
		  if(pulseR >=0 && pulseR <=100 && pulseG >=0 && pulseG <=100 && pulseB >=0 && pulseB <=100)
 8000c34:	e00e      	b.n	8000c54 <HAL_UART_RxCpltCallback+0x108>
		  }
		}
		else if(kolor !="")
 8000c36:	4a13      	ldr	r2, [pc, #76]	; (8000c84 <HAL_UART_RxCpltCallback+0x138>)
 8000c38:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <HAL_UART_RxCpltCallback+0x160>)
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d00a      	beq.n	8000c54 <HAL_UART_RxCpltCallback+0x108>
		{
			HAL_UART_Transmit(huart, erros, strlen(erros), 1000);
 8000c3e:	481a      	ldr	r0, [pc, #104]	; (8000ca8 <HAL_UART_RxCpltCallback+0x15c>)
 8000c40:	f7ff fafe 	bl	8000240 <strlen>
 8000c44:	4603      	mov	r3, r0
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c4c:	4916      	ldr	r1, [pc, #88]	; (8000ca8 <HAL_UART_RxCpltCallback+0x15c>)
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f005 fb40 	bl	80062d4 <HAL_UART_Transmit>
		}


		if(on[0] == 'O' && on[1] == 'N')
 8000c54:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <HAL_UART_RxCpltCallback+0x154>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b4f      	cmp	r3, #79	; 0x4f
 8000c5a:	d10d      	bne.n	8000c78 <HAL_UART_RxCpltCallback+0x12c>
 8000c5c:	4b10      	ldr	r3, [pc, #64]	; (8000ca0 <HAL_UART_RxCpltCallback+0x154>)
 8000c5e:	785b      	ldrb	r3, [r3, #1]
 8000c60:	2b4e      	cmp	r3, #78	; 0x4e
 8000c62:	d109      	bne.n	8000c78 <HAL_UART_RxCpltCallback+0x12c>
		{
		  sscanf(on,"ON%d",&akcja);
 8000c64:	4a12      	ldr	r2, [pc, #72]	; (8000cb0 <HAL_UART_RxCpltCallback+0x164>)
 8000c66:	4913      	ldr	r1, [pc, #76]	; (8000cb4 <HAL_UART_RxCpltCallback+0x168>)
 8000c68:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <HAL_UART_RxCpltCallback+0x154>)
 8000c6a:	f006 fe5b 	bl	8007924 <siscanf>
		  HAL_UART_Receive_IT(&huart3, (uint8_t*)on, 3);
 8000c6e:	2203      	movs	r2, #3
 8000c70:	490b      	ldr	r1, [pc, #44]	; (8000ca0 <HAL_UART_RxCpltCallback+0x154>)
 8000c72:	480c      	ldr	r0, [pc, #48]	; (8000ca4 <HAL_UART_RxCpltCallback+0x158>)
 8000c74:	f005 fbc1 	bl	80063fa <HAL_UART_Receive_IT>
		}

	}
}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40004800 	.word	0x40004800
 8000c84:	200001dc 	.word	0x200001dc
 8000c88:	20000114 	.word	0x20000114
 8000c8c:	20000110 	.word	0x20000110
 8000c90:	2000010c 	.word	0x2000010c
 8000c94:	08008ac4 	.word	0x08008ac4
 8000c98:	51eb851f 	.word	0x51eb851f
 8000c9c:	20000028 	.word	0x20000028
 8000ca0:	200001d4 	.word	0x200001d4
 8000ca4:	20000280 	.word	0x20000280
 8000ca8:	20000048 	.word	0x20000048
 8000cac:	08008ad0 	.word	0x08008ad0
 8000cb0:	20000000 	.word	0x20000000
 8000cb4:	08008ad4 	.word	0x08008ad4

08000cb8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cc8:	f040 80c1 	bne.w	8000e4e <HAL_TIM_PeriodElapsedCallback+0x196>
//			pulse=0;
//			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pulse);
//			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,pulse);
//		}

		if(akcja == START)
 8000ccc:	4b62      	ldr	r3, [pc, #392]	; (8000e58 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d17e      	bne.n	8000dd2 <HAL_TIM_PeriodElapsedCallback+0x11a>
		{
		LightIntensity = BH1750_ReadLux(&hbh1750_1);
 8000cd4:	4861      	ldr	r0, [pc, #388]	; (8000e5c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000cd6:	f7ff fd47 	bl	8000768 <BH1750_ReadLux>
 8000cda:	eef0 7a40 	vmov.f32	s15, s0
 8000cde:	4b60      	ldr	r3, [pc, #384]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000ce0:	edc3 7a00 	vstr	s15, [r3]
		light = LightIntensity*100;
 8000ce4:	4b5e      	ldr	r3, [pc, #376]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000ce6:	edd3 7a00 	vldr	s15, [r3]
 8000cea:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8000e64 <HAL_TIM_PeriodElapsedCallback+0x1ac>
 8000cee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cf2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cf6:	ee17 2a90 	vmov	r2, s15
 8000cfa:	4b5b      	ldr	r3, [pc, #364]	; (8000e68 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000cfc:	601a      	str	r2, [r3, #0]
		sprintf(komunikat,"%d.%d\r\n",light/100,light%100);
 8000cfe:	4b5a      	ldr	r3, [pc, #360]	; (8000e68 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a5a      	ldr	r2, [pc, #360]	; (8000e6c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000d04:	fb82 1203 	smull	r1, r2, r2, r3
 8000d08:	1152      	asrs	r2, r2, #5
 8000d0a:	17db      	asrs	r3, r3, #31
 8000d0c:	1ad0      	subs	r0, r2, r3
 8000d0e:	4b56      	ldr	r3, [pc, #344]	; (8000e68 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a56      	ldr	r2, [pc, #344]	; (8000e6c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000d14:	fb82 1203 	smull	r1, r2, r2, r3
 8000d18:	1151      	asrs	r1, r2, #5
 8000d1a:	17da      	asrs	r2, r3, #31
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	2164      	movs	r1, #100	; 0x64
 8000d20:	fb01 f202 	mul.w	r2, r1, r2
 8000d24:	1a9a      	subs	r2, r3, r2
 8000d26:	4613      	mov	r3, r2
 8000d28:	4602      	mov	r2, r0
 8000d2a:	4951      	ldr	r1, [pc, #324]	; (8000e70 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000d2c:	4851      	ldr	r0, [pc, #324]	; (8000e74 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d2e:	f006 fdd9 	bl	80078e4 <siprintf>
		HAL_UART_Transmit(&huart3, komunikat, strlen(komunikat), 1000);
 8000d32:	4850      	ldr	r0, [pc, #320]	; (8000e74 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d34:	f7ff fa84 	bl	8000240 <strlen>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	b29a      	uxth	r2, r3
 8000d3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d40:	494c      	ldr	r1, [pc, #304]	; (8000e74 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d42:	484d      	ldr	r0, [pc, #308]	; (8000e78 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000d44:	f005 fac6 	bl	80062d4 <HAL_UART_Transmit>
		duty = Reg_SignalControl(&reg_I, wartosc_zadana, LightIntensity);
 8000d48:	4b4c      	ldr	r3, [pc, #304]	; (8000e7c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000d4a:	edd3 7a00 	vldr	s15, [r3]
 8000d4e:	4b44      	ldr	r3, [pc, #272]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000d50:	ed93 7a00 	vldr	s14, [r3]
 8000d54:	eef0 0a47 	vmov.f32	s1, s14
 8000d58:	eeb0 0a67 	vmov.f32	s0, s15
 8000d5c:	4848      	ldr	r0, [pc, #288]	; (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000d5e:	f000 f982 	bl	8001066 <Reg_SignalControl>
 8000d62:	eef0 7a40 	vmov.f32	s15, s0
 8000d66:	4b47      	ldr	r3, [pc, #284]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000d68:	edc3 7a00 	vstr	s15, [r3]
		ColorsGenerator(&led, duty);
 8000d6c:	4b45      	ldr	r3, [pc, #276]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000d6e:	edd3 7a00 	vldr	s15, [r3]
 8000d72:	eeb0 0a67 	vmov.f32	s0, s15
 8000d76:	4844      	ldr	r0, [pc, #272]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d78:	f7ff febe 	bl	8000af8 <ColorsGenerator>
//		led_R = led.duty_R;
//		led_G = led.duty_G;
//		led_B = led.duty_B;

		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(uint32_t)((led.duty_R)*10));
 8000d7c:	4b42      	ldr	r3, [pc, #264]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d82:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000d86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d8a:	4b40      	ldr	r3, [pc, #256]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d92:	ee17 2a90 	vmov	r2, s15
 8000d96:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,(uint32_t)((led.duty_G)*10));
 8000d98:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d9e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000da2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000da6:	4b39      	ldr	r3, [pc, #228]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dae:	ee17 2a90 	vmov	r2, s15
 8000db2:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,(uint32_t)((led.duty_B)*10));
 8000db4:	4b34      	ldr	r3, [pc, #208]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000db6:	edd3 7a05 	vldr	s15, [r3, #20]
 8000dba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dc2:	4b32      	ldr	r3, [pc, #200]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dca:	ee17 2a90 	vmov	r2, s15
 8000dce:	63da      	str	r2, [r3, #60]	; 0x3c
		}


	}

}
 8000dd0:	e03d      	b.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x196>
		else if(akcja == STOP)
 8000dd2:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d139      	bne.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x196>
			led.duty_R = 0.0f;
 8000dda:	4b2b      	ldr	r3, [pc, #172]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000ddc:	f04f 0200 	mov.w	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
			led.duty_G = 0.0f;
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000de4:	f04f 0200 	mov.w	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
			led.duty_B = 0.0f;
 8000dea:	4b27      	ldr	r3, [pc, #156]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	615a      	str	r2, [r3, #20]
			duty = 0.0f;
 8000df2:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000df4:	f04f 0200 	mov.w	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(uint32_t)((led.duty_R)*10));
 8000dfa:	4b23      	ldr	r3, [pc, #140]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000dfc:	edd3 7a03 	vldr	s15, [r3, #12]
 8000e00:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e08:	4b20      	ldr	r3, [pc, #128]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e10:	ee17 2a90 	vmov	r2, s15
 8000e14:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,(uint32_t)((led.duty_G)*10));
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000e18:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e2c:	ee17 2a90 	vmov	r2, s15
 8000e30:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,(uint32_t)((led.duty_B)*10));
 8000e32:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000e34:	edd3 7a05 	vldr	s15, [r3, #20]
 8000e38:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e40:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e48:	ee17 2a90 	vmov	r2, s15
 8000e4c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000040 	.word	0x20000040
 8000e64:	42c80000 	.word	0x42c80000
 8000e68:	20000044 	.word	0x20000044
 8000e6c:	51eb851f 	.word	0x51eb851f
 8000e70:	08008adc 	.word	0x08008adc
 8000e74:	200001bc 	.word	0x200001bc
 8000e78:	20000280 	.word	0x20000280
 8000e7c:	20000004 	.word	0x20000004
 8000e80:	20000014 	.word	0x20000014
 8000e84:	20000108 	.word	0x20000108
 8000e88:	20000028 	.word	0x20000028
 8000e8c:	200001e8 	.word	0x200001e8

08000e90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b092      	sub	sp, #72	; 0x48
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e96:	f000 fc3c 	bl	8001712 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9a:	f000 f849 	bl	8000f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e9e:	f7ff fc93 	bl	80007c8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ea2:	f000 fb91 	bl	80015c8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000ea6:	f7ff fb9f 	bl	80005e8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000eaa:	f000 fa69 	bl	8001380 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000eae:	f000 fa19 	bl	80012e4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000eb2:	f7ff fd8d 	bl	80009d0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  //Inicjalizacja czujnika z wybranym trybem pracy
  uint8_t TrybPracy = BH1750_CONTINOUS_H_RES_MODE;
 8000eb6:	2310      	movs	r3, #16
 8000eb8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  BH1750_Init(&hbh1750_1, TrybPracy);
 8000ebc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4815      	ldr	r0, [pc, #84]	; (8000f18 <main+0x88>)
 8000ec4:	f7ff fc2a 	bl	800071c <BH1750_Init>


   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4814      	ldr	r0, [pc, #80]	; (8000f1c <main+0x8c>)
 8000ecc:	f004 f92a 	bl	8005124 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	4812      	ldr	r0, [pc, #72]	; (8000f1c <main+0x8c>)
 8000ed4:	f004 f926 	bl	8005124 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8000ed8:	2108      	movs	r1, #8
 8000eda:	4810      	ldr	r0, [pc, #64]	; (8000f1c <main+0x8c>)
 8000edc:	f004 f922 	bl	8005124 <HAL_TIM_PWM_Start>
   HAL_TIM_Base_Start_IT(&htim2);
 8000ee0:	480f      	ldr	r0, [pc, #60]	; (8000f20 <main+0x90>)
 8000ee2:	f004 f845 	bl	8004f70 <HAL_TIM_Base_Start_IT>

   char witaj[70] = "Wybierz kolor(wzor: R<000;100>G<000;100>B<000;100>) i nastepnie wlacz uklad (ON lub OF)\r\n";
 8000ee6:	4a0f      	ldr	r2, [pc, #60]	; (8000f24 <main+0x94>)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	4611      	mov	r1, r2
 8000eec:	2246      	movs	r2, #70	; 0x46
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f006 fce2 	bl	80078b8 <memcpy>
   HAL_UART_Transmit(&huart3,witaj,strlen(witaj),1000);
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff f9a2 	bl	8000240 <strlen>
 8000efc:	4603      	mov	r3, r0
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	4639      	mov	r1, r7
 8000f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f06:	4808      	ldr	r0, [pc, #32]	; (8000f28 <main+0x98>)
 8000f08:	f005 f9e4 	bl	80062d4 <HAL_UART_Transmit>
   HAL_UART_Receive_IT(&huart3, (uint8_t*)kolor, 12);
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	4907      	ldr	r1, [pc, #28]	; (8000f2c <main+0x9c>)
 8000f10:	4805      	ldr	r0, [pc, #20]	; (8000f28 <main+0x98>)
 8000f12:	f005 fa72 	bl	80063fa <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <main+0x86>
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	200001e8 	.word	0x200001e8
 8000f20:	20000234 	.word	0x20000234
 8000f24:	08008ae4 	.word	0x08008ae4
 8000f28:	20000280 	.word	0x20000280
 8000f2c:	200001dc 	.word	0x200001dc

08000f30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b0b8      	sub	sp, #224	; 0xe0
 8000f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f3a:	2234      	movs	r2, #52	; 0x34
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f006 fcc8 	bl	80078d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f44:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f54:	f107 0308 	add.w	r3, r7, #8
 8000f58:	2290      	movs	r2, #144	; 0x90
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f006 fcb9 	bl	80078d4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f62:	f002 fe75 	bl	8003c50 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f66:	4b3b      	ldr	r3, [pc, #236]	; (8001054 <SystemClock_Config+0x124>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6a:	4a3a      	ldr	r2, [pc, #232]	; (8001054 <SystemClock_Config+0x124>)
 8000f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f70:	6413      	str	r3, [r2, #64]	; 0x40
 8000f72:	4b38      	ldr	r3, [pc, #224]	; (8001054 <SystemClock_Config+0x124>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f7e:	4b36      	ldr	r3, [pc, #216]	; (8001058 <SystemClock_Config+0x128>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a35      	ldr	r2, [pc, #212]	; (8001058 <SystemClock_Config+0x128>)
 8000f84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	4b33      	ldr	r3, [pc, #204]	; (8001058 <SystemClock_Config+0x128>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f9c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000faa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000fb8:	23d8      	movs	r3, #216	; 0xd8
 8000fba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 fe9b 	bl	8003d10 <HAL_RCC_OscConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000fe0:	f000 f83c 	bl	800105c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000fe4:	f002 fe44 	bl	8003c70 <HAL_PWREx_EnableOverDrive>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000fee:	f000 f835 	bl	800105c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001004:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001008:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800100c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001010:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001014:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001018:	2107      	movs	r1, #7
 800101a:	4618      	mov	r0, r3
 800101c:	f003 f926 	bl	800426c <HAL_RCC_ClockConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8001026:	f000 f819 	bl	800105c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
 800102a:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 800102e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001030:	2300      	movs	r3, #0
 8001032:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001034:	2300      	movs	r3, #0
 8001036:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001038:	f107 0308 	add.w	r3, r7, #8
 800103c:	4618      	mov	r0, r3
 800103e:	f003 fb17 	bl	8004670 <HAL_RCCEx_PeriphCLKConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8001048:	f000 f808 	bl	800105c <Error_Handler>
  }
}
 800104c:	bf00      	nop
 800104e:	37e0      	adds	r7, #224	; 0xe0
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40023800 	.word	0x40023800
 8001058:	40007000 	.word	0x40007000

0800105c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001060:	b672      	cpsid	i
}
 8001062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001064:	e7fe      	b.n	8001064 <Error_Handler+0x8>

08001066 <Reg_SignalControl>:
 *      Author: Konstanty
 */
#include "regulator.h"

float Reg_SignalControl(regulator_Handle_TypeDef* Reg,float y_ref, float pomiar)
{
 8001066:	b480      	push	{r7}
 8001068:	b089      	sub	sp, #36	; 0x24
 800106a:	af00      	add	r7, sp, #0
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001072:	edc7 0a01 	vstr	s1, [r7, #4]
	float e;
	float u;
	float u_sat;
	e = y_ref - pomiar;
 8001076:	ed97 7a02 	vldr	s14, [r7, #8]
 800107a:	edd7 7a01 	vldr	s15, [r7, #4]
 800107e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001082:	edc7 7a06 	vstr	s15, [r7, #24]
			Reg->e_int += Reg->Ki*Reg->Ts*e;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	ed93 7a02 	vldr	s14, [r3, #8]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	edd3 6a00 	vldr	s13, [r3]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	edd3 7a01 	vldr	s15, [r3, #4]
 8001098:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800109c:	edd7 7a06 	vldr	s15, [r7, #24]
 80010a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	edc3 7a02 	vstr	s15, [r3, #8]
			u = Reg->e_int;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	617b      	str	r3, [r7, #20]

			if(u > Reg->limitup)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80010ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80010be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	dd03      	ble.n	80010d0 <Reg_SignalControl+0x6a>
			{
			  u_sat = Reg->limitup;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	61fb      	str	r3, [r7, #28]
 80010ce:	e00f      	b.n	80010f0 <Reg_SignalControl+0x8a>
			}
			else if(u < Reg->limitdown)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	edd3 7a03 	vldr	s15, [r3, #12]
 80010d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80010da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e2:	d503      	bpl.n	80010ec <Reg_SignalControl+0x86>
			{
			  u_sat = Reg->limitdown;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	61fb      	str	r3, [r7, #28]
 80010ea:	e001      	b.n	80010f0 <Reg_SignalControl+0x8a>
			}
			else
			{
			  u_sat = u;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	61fb      	str	r3, [r7, #28]
			}

			if(u!=u_sat)
 80010f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80010f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010f8:	eeb4 7a67 	vcmp.f32	s14, s15
 80010fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001100:	d013      	beq.n	800112a <Reg_SignalControl+0xc4>
			{
			  Reg->e_int -=Reg->Ki*Reg->Ts*e;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	ed93 7a02 	vldr	s14, [r3, #8]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	edd3 6a00 	vldr	s13, [r3]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	edd3 7a01 	vldr	s15, [r3, #4]
 8001114:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001118:	edd7 7a06 	vldr	s15, [r7, #24]
 800111c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	edc3 7a02 	vstr	s15, [r3, #8]
			}
	return u_sat;
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	ee07 3a90 	vmov	s15, r3
};
 8001130:	eeb0 0a67 	vmov.f32	s0, s15
 8001134:	3724      	adds	r7, #36	; 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <HAL_MspInit+0x44>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <HAL_MspInit+0x44>)
 800114c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001150:	6413      	str	r3, [r2, #64]	; 0x40
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <HAL_MspInit+0x44>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_MspInit+0x44>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	4a08      	ldr	r2, [pc, #32]	; (8001184 <HAL_MspInit+0x44>)
 8001164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001168:	6453      	str	r3, [r2, #68]	; 0x44
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_MspInit+0x44>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800

08001188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800118c:	e7fe      	b.n	800118c <NMI_Handler+0x4>

0800118e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001192:	e7fe      	b.n	8001192 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <MemManage_Handler+0x4>

0800119a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d4:	f000 fada 	bl	800178c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80011e0:	4802      	ldr	r0, [pc, #8]	; (80011ec <ADC_IRQHandler+0x10>)
 80011e2:	f000 fb37 	bl	8001854 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000124 	.word	0x20000124

080011f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011f4:	4802      	ldr	r0, [pc, #8]	; (8001200 <TIM2_IRQHandler+0x10>)
 80011f6:	f004 f88f 	bl	8005318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000234 	.word	0x20000234

08001204 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <TIM3_IRQHandler+0x10>)
 800120a:	f004 f885 	bl	8005318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200001e8 	.word	0x200001e8

08001218 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800121c:	4802      	ldr	r0, [pc, #8]	; (8001228 <I2C1_EV_IRQHandler+0x10>)
 800121e:	f001 fc93 	bl	8002b48 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000016c 	.word	0x2000016c

0800122c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001230:	4802      	ldr	r0, [pc, #8]	; (800123c <I2C1_ER_IRQHandler+0x10>)
 8001232:	f001 fca3 	bl	8002b7c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2000016c 	.word	0x2000016c

08001240 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001244:	4802      	ldr	r0, [pc, #8]	; (8001250 <USART3_IRQHandler+0x10>)
 8001246:	f005 f927 	bl	8006498 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000280 	.word	0x20000280

08001254 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800125c:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <_sbrk+0x5c>)
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <_sbrk+0x60>)
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <_sbrk+0x64>)
 8001272:	4a12      	ldr	r2, [pc, #72]	; (80012bc <_sbrk+0x68>)
 8001274:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	429a      	cmp	r2, r3
 8001282:	d207      	bcs.n	8001294 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001284:	f006 faee 	bl	8007864 <__errno>
 8001288:	4603      	mov	r3, r0
 800128a:	220c      	movs	r2, #12
 800128c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
 8001292:	e009      	b.n	80012a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <_sbrk+0x64>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <_sbrk+0x64>)
 80012a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20080000 	.word	0x20080000
 80012b4:	00000400 	.word	0x00000400
 80012b8:	20000118 	.word	0x20000118
 80012bc:	20000318 	.word	0x20000318

080012c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <SystemInit+0x20>)
 80012c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ca:	4a05      	ldr	r2, [pc, #20]	; (80012e0 <SystemInit+0x20>)
 80012cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001302:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <MX_TIM2_Init+0x94>)
 8001304:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001308:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 800130a:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <MX_TIM2_Init+0x94>)
 800130c:	22d7      	movs	r2, #215	; 0xd7
 800130e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_TIM2_Init+0x94>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8001316:	4b18      	ldr	r3, [pc, #96]	; (8001378 <MX_TIM2_Init+0x94>)
 8001318:	4a18      	ldr	r2, [pc, #96]	; (800137c <MX_TIM2_Init+0x98>)
 800131a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b16      	ldr	r3, [pc, #88]	; (8001378 <MX_TIM2_Init+0x94>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <MX_TIM2_Init+0x94>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001328:	4813      	ldr	r0, [pc, #76]	; (8001378 <MX_TIM2_Init+0x94>)
 800132a:	f003 fdc9 	bl	8004ec0 <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001334:	f7ff fe92 	bl	800105c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4619      	mov	r1, r3
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <MX_TIM2_Init+0x94>)
 8001346:	f004 fa1b 	bl	8005780 <HAL_TIM_ConfigClockSource>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001350:	f7ff fe84 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001354:	2300      	movs	r3, #0
 8001356:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001358:	2300      	movs	r3, #0
 800135a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	4619      	mov	r1, r3
 8001360:	4805      	ldr	r0, [pc, #20]	; (8001378 <MX_TIM2_Init+0x94>)
 8001362:	f004 febd 	bl	80060e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800136c:	f7ff fe76 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	3720      	adds	r7, #32
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000234 	.word	0x20000234
 800137c:	0001869f 	.word	0x0001869f

08001380 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08e      	sub	sp, #56	; 0x38
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	611a      	str	r2, [r3, #16]
 80013ae:	615a      	str	r2, [r3, #20]
 80013b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b2:	4b38      	ldr	r3, [pc, #224]	; (8001494 <MX_TIM3_Init+0x114>)
 80013b4:	4a38      	ldr	r2, [pc, #224]	; (8001498 <MX_TIM3_Init+0x118>)
 80013b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 107;
 80013b8:	4b36      	ldr	r3, [pc, #216]	; (8001494 <MX_TIM3_Init+0x114>)
 80013ba:	226b      	movs	r2, #107	; 0x6b
 80013bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013be:	4b35      	ldr	r3, [pc, #212]	; (8001494 <MX_TIM3_Init+0x114>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80013c4:	4b33      	ldr	r3, [pc, #204]	; (8001494 <MX_TIM3_Init+0x114>)
 80013c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013cc:	4b31      	ldr	r3, [pc, #196]	; (8001494 <MX_TIM3_Init+0x114>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d2:	4b30      	ldr	r3, [pc, #192]	; (8001494 <MX_TIM3_Init+0x114>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013d8:	482e      	ldr	r0, [pc, #184]	; (8001494 <MX_TIM3_Init+0x114>)
 80013da:	f003 fd71 	bl	8004ec0 <HAL_TIM_Base_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80013e4:	f7ff fe3a 	bl	800105c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f2:	4619      	mov	r1, r3
 80013f4:	4827      	ldr	r0, [pc, #156]	; (8001494 <MX_TIM3_Init+0x114>)
 80013f6:	f004 f9c3 	bl	8005780 <HAL_TIM_ConfigClockSource>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001400:	f7ff fe2c 	bl	800105c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001404:	4823      	ldr	r0, [pc, #140]	; (8001494 <MX_TIM3_Init+0x114>)
 8001406:	f003 fe2b 	bl	8005060 <HAL_TIM_PWM_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001410:	f7ff fe24 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001418:	2300      	movs	r3, #0
 800141a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800141c:	f107 031c 	add.w	r3, r7, #28
 8001420:	4619      	mov	r1, r3
 8001422:	481c      	ldr	r0, [pc, #112]	; (8001494 <MX_TIM3_Init+0x114>)
 8001424:	f004 fe5c 	bl	80060e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800142e:	f7ff fe15 	bl	800105c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001432:	2360      	movs	r3, #96	; 0x60
 8001434:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800143a:	2300      	movs	r3, #0
 800143c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001442:	463b      	mov	r3, r7
 8001444:	2200      	movs	r2, #0
 8001446:	4619      	mov	r1, r3
 8001448:	4812      	ldr	r0, [pc, #72]	; (8001494 <MX_TIM3_Init+0x114>)
 800144a:	f004 f885 	bl	8005558 <HAL_TIM_PWM_ConfigChannel>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001454:	f7ff fe02 	bl	800105c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001458:	463b      	mov	r3, r7
 800145a:	2204      	movs	r2, #4
 800145c:	4619      	mov	r1, r3
 800145e:	480d      	ldr	r0, [pc, #52]	; (8001494 <MX_TIM3_Init+0x114>)
 8001460:	f004 f87a 	bl	8005558 <HAL_TIM_PWM_ConfigChannel>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800146a:	f7ff fdf7 	bl	800105c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800146e:	463b      	mov	r3, r7
 8001470:	2208      	movs	r2, #8
 8001472:	4619      	mov	r1, r3
 8001474:	4807      	ldr	r0, [pc, #28]	; (8001494 <MX_TIM3_Init+0x114>)
 8001476:	f004 f86f 	bl	8005558 <HAL_TIM_PWM_ConfigChannel>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001480:	f7ff fdec 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001484:	4803      	ldr	r0, [pc, #12]	; (8001494 <MX_TIM3_Init+0x114>)
 8001486:	f000 f849 	bl	800151c <HAL_TIM_MspPostInit>

}
 800148a:	bf00      	nop
 800148c:	3738      	adds	r7, #56	; 0x38
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200001e8 	.word	0x200001e8
 8001498:	40000400 	.word	0x40000400

0800149c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014ac:	d114      	bne.n	80014d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014ae:	4b19      	ldr	r3, [pc, #100]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a18      	ldr	r2, [pc, #96]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	201c      	movs	r0, #28
 80014cc:	f000 fe25 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014d0:	201c      	movs	r0, #28
 80014d2:	f000 fe3e 	bl	8002152 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80014d6:	e018      	b.n	800150a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a0e      	ldr	r2, [pc, #56]	; (8001518 <HAL_TIM_Base_MspInit+0x7c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d113      	bne.n	800150a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	4a0b      	ldr	r2, [pc, #44]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014e8:	f043 0302 	orr.w	r3, r3, #2
 80014ec:	6413      	str	r3, [r2, #64]	; 0x40
 80014ee:	4b09      	ldr	r3, [pc, #36]	; (8001514 <HAL_TIM_Base_MspInit+0x78>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	201d      	movs	r0, #29
 8001500:	f000 fe0b 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001504:	201d      	movs	r0, #29
 8001506:	f000 fe24 	bl	8002152 <HAL_NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	40000400 	.word	0x40000400

0800151c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08a      	sub	sp, #40	; 0x28
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a1f      	ldr	r2, [pc, #124]	; (80015b8 <HAL_TIM_MspPostInit+0x9c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d138      	bne.n	80015b0 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	4b1f      	ldr	r3, [pc, #124]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a1e      	ldr	r2, [pc, #120]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b1c      	ldr	r3, [pc, #112]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	4b19      	ldr	r3, [pc, #100]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a18      	ldr	r2, [pc, #96]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b16      	ldr	r3, [pc, #88]	; (80015bc <HAL_TIM_MspPostInit+0xa0>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800156e:	2340      	movs	r3, #64	; 0x40
 8001570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800157e:	2302      	movs	r3, #2
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	480d      	ldr	r0, [pc, #52]	; (80015c0 <HAL_TIM_MspPostInit+0xa4>)
 800158a:	f000 fe9d 	bl	80022c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800158e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015a0:	2302      	movs	r3, #2
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <HAL_TIM_MspPostInit+0xa8>)
 80015ac:	f000 fe8c 	bl	80022c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80015b0:	bf00      	nop
 80015b2:	3728      	adds	r7, #40	; 0x28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40000400 	.word	0x40000400
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40020000 	.word	0x40020000
 80015c4:	40020800 	.word	0x40020800

080015c8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015cc:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015ce:	4a15      	ldr	r2, [pc, #84]	; (8001624 <MX_USART3_UART_Init+0x5c>)
 80015d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015ee:	220c      	movs	r2, #12
 80015f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_USART3_UART_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <MX_USART3_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_USART3_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_USART3_UART_Init+0x58>)
 800160c:	f004 fe14 	bl	8006238 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001616:	f7ff fd21 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000280 	.word	0x20000280
 8001624:	40004800 	.word	0x40004800

08001628 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a1b      	ldr	r2, [pc, #108]	; (80016b4 <HAL_UART_MspInit+0x8c>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d130      	bne.n	80016ac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800164a:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <HAL_UART_MspInit+0x90>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a1a      	ldr	r2, [pc, #104]	; (80016b8 <HAL_UART_MspInit+0x90>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <HAL_UART_MspInit+0x90>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_UART_MspInit+0x90>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a14      	ldr	r2, [pc, #80]	; (80016b8 <HAL_UART_MspInit+0x90>)
 8001668:	f043 0308 	orr.w	r3, r3, #8
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <HAL_UART_MspInit+0x90>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800167a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800167e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001688:	2303      	movs	r3, #3
 800168a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800168c:	2307      	movs	r3, #7
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	4619      	mov	r1, r3
 8001696:	4809      	ldr	r0, [pc, #36]	; (80016bc <HAL_UART_MspInit+0x94>)
 8001698:	f000 fe16 	bl	80022c8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	2027      	movs	r0, #39	; 0x27
 80016a2:	f000 fd3a 	bl	800211a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80016a6:	2027      	movs	r0, #39	; 0x27
 80016a8:	f000 fd53 	bl	8002152 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80016ac:	bf00      	nop
 80016ae:	3728      	adds	r7, #40	; 0x28
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40004800 	.word	0x40004800
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40020c00 	.word	0x40020c00

080016c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016c4:	480d      	ldr	r0, [pc, #52]	; (80016fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016c6:	490e      	ldr	r1, [pc, #56]	; (8001700 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016c8:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016cc:	e002      	b.n	80016d4 <LoopCopyDataInit>

080016ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016d2:	3304      	adds	r3, #4

080016d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d8:	d3f9      	bcc.n	80016ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016da:	4a0b      	ldr	r2, [pc, #44]	; (8001708 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016dc:	4c0b      	ldr	r4, [pc, #44]	; (800170c <LoopFillZerobss+0x26>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e0:	e001      	b.n	80016e6 <LoopFillZerobss>

080016e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e4:	3204      	adds	r2, #4

080016e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e8:	d3fb      	bcc.n	80016e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016ea:	f7ff fde9 	bl	80012c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ee:	f006 f8bf 	bl	8007870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016f2:	f7ff fbcd 	bl	8000e90 <main>
  bx  lr    
 80016f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016f8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80016fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001700:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8001704:	08008d10 	.word	0x08008d10
  ldr r2, =_sbss
 8001708:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 800170c:	20000318 	.word	0x20000318

08001710 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001710:	e7fe      	b.n	8001710 <CAN1_RX0_IRQHandler>

08001712 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001716:	2003      	movs	r0, #3
 8001718:	f000 fcf4 	bl	8002104 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800171c:	2000      	movs	r0, #0
 800171e:	f000 f805 	bl	800172c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001722:	f7ff fd0d 	bl	8001140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_InitTick+0x54>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <HAL_InitTick+0x58>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001742:	fbb3 f3f1 	udiv	r3, r3, r1
 8001746:	fbb2 f3f3 	udiv	r3, r2, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f000 fd0f 	bl	800216e <HAL_SYSTICK_Config>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e00e      	b.n	8001778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d80a      	bhi.n	8001776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001760:	2200      	movs	r2, #0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	f04f 30ff 	mov.w	r0, #4294967295
 8001768:	f000 fcd7 	bl	800211a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800176c:	4a06      	ldr	r2, [pc, #24]	; (8001788 <HAL_InitTick+0x5c>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	e000      	b.n	8001778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000007c 	.word	0x2000007c
 8001784:	20000084 	.word	0x20000084
 8001788:	20000080 	.word	0x20000080

0800178c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <HAL_IncTick+0x20>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_IncTick+0x24>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4413      	add	r3, r2
 800179c:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <HAL_IncTick+0x24>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000084 	.word	0x20000084
 80017b0:	20000304 	.word	0x20000304

080017b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return uwTick;
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <HAL_GetTick+0x14>)
 80017ba:	681b      	ldr	r3, [r3, #0]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20000304 	.word	0x20000304

080017cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d4:	2300      	movs	r3, #0
 80017d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e031      	b.n	8001846 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d109      	bne.n	80017fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7fe ff4e 	bl	800068c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 0310 	and.w	r3, r3, #16
 8001806:	2b00      	cmp	r3, #0
 8001808:	d116      	bne.n	8001838 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_ADC_Init+0x84>)
 8001810:	4013      	ands	r3, r2
 8001812:	f043 0202 	orr.w	r2, r3, #2
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 fa9e 	bl	8001d5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f023 0303 	bic.w	r3, r3, #3
 800182e:	f043 0201 	orr.w	r2, r3, #1
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	641a      	str	r2, [r3, #64]	; 0x40
 8001836:	e001      	b.n	800183c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	ffffeefd 	.word	0xffffeefd

08001854 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	f003 0320 	and.w	r3, r3, #32
 8001882:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d049      	beq.n	800191e <HAL_ADC_IRQHandler+0xca>
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d046      	beq.n	800191e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2b00      	cmp	r3, #0
 800189a:	d105      	bne.n	80018a8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d12b      	bne.n	800190e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d127      	bne.n	800190e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d119      	bne.n	800190e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0220 	bic.w	r2, r2, #32
 80018e8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d105      	bne.n	800190e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f043 0201 	orr.w	r2, r3, #1
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 f8b0 	bl	8001a74 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f06f 0212 	mvn.w	r2, #18
 800191c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800192c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d057      	beq.n	80019e4 <HAL_ADC_IRQHandler+0x190>
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d054      	beq.n	80019e4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	2b00      	cmp	r3, #0
 8001944:	d105      	bne.n	8001952 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d139      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001966:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800196a:	2b00      	cmp	r3, #0
 800196c:	d006      	beq.n	800197c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001978:	2b00      	cmp	r3, #0
 800197a:	d12b      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001986:	2b00      	cmp	r3, #0
 8001988:	d124      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001994:	2b00      	cmp	r3, #0
 8001996:	d11d      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800199c:	2b00      	cmp	r3, #0
 800199e:	d119      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d105      	bne.n	80019d4 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f043 0201 	orr.w	r2, r3, #1
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 fabb 	bl	8001f50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f06f 020c 	mvn.w	r2, #12
 80019e2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d017      	beq.n	8001a2a <HAL_ADC_IRQHandler+0x1d6>
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d014      	beq.n	8001a2a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d10d      	bne.n	8001a2a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f834 	bl	8001a88 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f06f 0201 	mvn.w	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f003 0320 	and.w	r3, r3, #32
 8001a30:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a38:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d015      	beq.n	8001a6c <HAL_ADC_IRQHandler+0x218>
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d012      	beq.n	8001a6c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	f043 0202 	orr.w	r2, r3, #2
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f06f 0220 	mvn.w	r2, #32
 8001a5a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f81d 	bl	8001a9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f06f 0220 	mvn.w	r2, #32
 8001a6a:	601a      	str	r2, [r3, #0]
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_ADC_ConfigChannel+0x1c>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e136      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x28a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b09      	cmp	r3, #9
 8001ada:	d93a      	bls.n	8001b52 <HAL_ADC_ConfigChannel+0xa2>
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001ae4:	d035      	beq.n	8001b52 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68d9      	ldr	r1, [r3, #12]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	461a      	mov	r2, r3
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	3b1e      	subs	r3, #30
 8001afc:	2207      	movs	r2, #7
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43da      	mvns	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	400a      	ands	r2, r1
 8001b0a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a8d      	ldr	r2, [pc, #564]	; (8001d48 <HAL_ADC_ConfigChannel+0x298>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d10a      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68d9      	ldr	r1, [r3, #12]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	061a      	lsls	r2, r3, #24
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b2a:	e035      	b.n	8001b98 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68d9      	ldr	r1, [r3, #12]
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	4603      	mov	r3, r0
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4403      	add	r3, r0
 8001b44:	3b1e      	subs	r3, #30
 8001b46:	409a      	lsls	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b50:	e022      	b.n	8001b98 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6919      	ldr	r1, [r3, #16]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4613      	mov	r3, r2
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	4413      	add	r3, r2
 8001b66:	2207      	movs	r2, #7
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43da      	mvns	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	400a      	ands	r2, r1
 8001b74:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	6919      	ldr	r1, [r3, #16]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	4618      	mov	r0, r3
 8001b88:	4603      	mov	r3, r0
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4403      	add	r3, r0
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b06      	cmp	r3, #6
 8001b9e:	d824      	bhi.n	8001bea <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	3b05      	subs	r3, #5
 8001bb2:	221f      	movs	r2, #31
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43da      	mvns	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	400a      	ands	r2, r1
 8001bc0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	3b05      	subs	r3, #5
 8001bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	635a      	str	r2, [r3, #52]	; 0x34
 8001be8:	e04c      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d824      	bhi.n	8001c3c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	3b23      	subs	r3, #35	; 0x23
 8001c04:	221f      	movs	r2, #31
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	400a      	ands	r2, r1
 8001c12:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	4618      	mov	r0, r3
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3b23      	subs	r3, #35	; 0x23
 8001c2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	631a      	str	r2, [r3, #48]	; 0x30
 8001c3a:	e023      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	3b41      	subs	r3, #65	; 0x41
 8001c4e:	221f      	movs	r2, #31
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43da      	mvns	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	400a      	ands	r2, r1
 8001c5c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	3b41      	subs	r3, #65	; 0x41
 8001c78:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a30      	ldr	r2, [pc, #192]	; (8001d4c <HAL_ADC_ConfigChannel+0x29c>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d10a      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1f4>
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c96:	d105      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001c98:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a2c      	ldr	r2, [pc, #176]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c9e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001ca2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	; (8001d4c <HAL_ADC_ConfigChannel+0x29c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d10f      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x21e>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b12      	cmp	r3, #18
 8001cb4:	d10b      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4a25      	ldr	r2, [pc, #148]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cbc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001cc0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	4a22      	ldr	r2, [pc, #136]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ccc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a1e      	ldr	r2, [pc, #120]	; (8001d4c <HAL_ADC_ConfigChannel+0x29c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d12b      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x280>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a1a      	ldr	r2, [pc, #104]	; (8001d48 <HAL_ADC_ConfigChannel+0x298>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d003      	beq.n	8001cea <HAL_ADC_ConfigChannel+0x23a>
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b11      	cmp	r3, #17
 8001ce8:	d122      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001cea:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cf0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001cf4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001cf6:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cfc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d00:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a10      	ldr	r2, [pc, #64]	; (8001d48 <HAL_ADC_ConfigChannel+0x298>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d111      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <HAL_ADC_ConfigChannel+0x2a4>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a11      	ldr	r2, [pc, #68]	; (8001d58 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	0c9a      	lsrs	r2, r3, #18
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001d22:	e002      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1f9      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	10000012 	.word	0x10000012
 8001d4c:	40012000 	.word	0x40012000
 8001d50:	40012300 	.word	0x40012300
 8001d54:	2000007c 	.word	0x2000007c
 8001d58:	431bde83 	.word	0x431bde83

08001d5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001d64:	4b78      	ldr	r3, [pc, #480]	; (8001f48 <ADC_Init+0x1ec>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	4a77      	ldr	r2, [pc, #476]	; (8001f48 <ADC_Init+0x1ec>)
 8001d6a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001d6e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001d70:	4b75      	ldr	r3, [pc, #468]	; (8001f48 <ADC_Init+0x1ec>)
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4973      	ldr	r1, [pc, #460]	; (8001f48 <ADC_Init+0x1ec>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6859      	ldr	r1, [r3, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	021a      	lsls	r2, r3, #8
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001db0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6859      	ldr	r1, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6899      	ldr	r1, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dea:	4a58      	ldr	r2, [pc, #352]	; (8001f4c <ADC_Init+0x1f0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d022      	beq.n	8001e36 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dfe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	6899      	ldr	r1, [r3, #8]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6899      	ldr	r1, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	e00f      	b.n	8001e56 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0202 	bic.w	r2, r2, #2
 8001e64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6899      	ldr	r1, [r3, #8]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	005a      	lsls	r2, r3, #1
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d01b      	beq.n	8001ebc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ea2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6859      	ldr	r1, [r3, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	035a      	lsls	r2, r3, #13
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	e007      	b.n	8001ecc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	051a      	lsls	r2, r3, #20
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6899      	ldr	r1, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f0e:	025a      	lsls	r2, r3, #9
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6899      	ldr	r1, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	029a      	lsls	r2, r3, #10
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	609a      	str	r2, [r3, #8]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40012300 	.word	0x40012300
 8001f4c:	0f000001 	.word	0x0f000001

08001f50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f74:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <__NVIC_SetPriorityGrouping+0x40>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f80:	4013      	ands	r3, r2
 8001f82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f92:	4a04      	ldr	r2, [pc, #16]	; (8001fa4 <__NVIC_SetPriorityGrouping+0x40>)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	60d3      	str	r3, [r2, #12]
}
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00
 8001fa8:	05fa0000 	.word	0x05fa0000

08001fac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb0:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	f003 0307 	and.w	r3, r3, #7
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	db0b      	blt.n	8001ff2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	f003 021f 	and.w	r2, r3, #31
 8001fe0:	4907      	ldr	r1, [pc, #28]	; (8002000 <__NVIC_EnableIRQ+0x38>)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	095b      	lsrs	r3, r3, #5
 8001fe8:	2001      	movs	r0, #1
 8001fea:	fa00 f202 	lsl.w	r2, r0, r2
 8001fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	e000e100 	.word	0xe000e100

08002004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	6039      	str	r1, [r7, #0]
 800200e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	2b00      	cmp	r3, #0
 8002016:	db0a      	blt.n	800202e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	b2da      	uxtb	r2, r3
 800201c:	490c      	ldr	r1, [pc, #48]	; (8002050 <__NVIC_SetPriority+0x4c>)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	0112      	lsls	r2, r2, #4
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	440b      	add	r3, r1
 8002028:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800202c:	e00a      	b.n	8002044 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	b2da      	uxtb	r2, r3
 8002032:	4908      	ldr	r1, [pc, #32]	; (8002054 <__NVIC_SetPriority+0x50>)
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	3b04      	subs	r3, #4
 800203c:	0112      	lsls	r2, r2, #4
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	440b      	add	r3, r1
 8002042:	761a      	strb	r2, [r3, #24]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000e100 	.word	0xe000e100
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002058:	b480      	push	{r7}
 800205a:	b089      	sub	sp, #36	; 0x24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f1c3 0307 	rsb	r3, r3, #7
 8002072:	2b04      	cmp	r3, #4
 8002074:	bf28      	it	cs
 8002076:	2304      	movcs	r3, #4
 8002078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3304      	adds	r3, #4
 800207e:	2b06      	cmp	r3, #6
 8002080:	d902      	bls.n	8002088 <NVIC_EncodePriority+0x30>
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3b03      	subs	r3, #3
 8002086:	e000      	b.n	800208a <NVIC_EncodePriority+0x32>
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800208c:	f04f 32ff 	mov.w	r2, #4294967295
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43da      	mvns	r2, r3
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	401a      	ands	r2, r3
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a0:	f04f 31ff 	mov.w	r1, #4294967295
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	4313      	orrs	r3, r2
         );
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3724      	adds	r7, #36	; 0x24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020d0:	d301      	bcc.n	80020d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00f      	b.n	80020f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d6:	4a0a      	ldr	r2, [pc, #40]	; (8002100 <SysTick_Config+0x40>)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020de:	210f      	movs	r1, #15
 80020e0:	f04f 30ff 	mov.w	r0, #4294967295
 80020e4:	f7ff ff8e 	bl	8002004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <SysTick_Config+0x40>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ee:	4b04      	ldr	r3, [pc, #16]	; (8002100 <SysTick_Config+0x40>)
 80020f0:	2207      	movs	r2, #7
 80020f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	e000e010 	.word	0xe000e010

08002104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff ff29 	bl	8001f64 <__NVIC_SetPriorityGrouping>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800212c:	f7ff ff3e 	bl	8001fac <__NVIC_GetPriorityGrouping>
 8002130:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	6978      	ldr	r0, [r7, #20]
 8002138:	f7ff ff8e 	bl	8002058 <NVIC_EncodePriority>
 800213c:	4602      	mov	r2, r0
 800213e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002142:	4611      	mov	r1, r2
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff ff5d 	bl	8002004 <__NVIC_SetPriority>
}
 800214a:	bf00      	nop
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	4603      	mov	r3, r0
 800215a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff31 	bl	8001fc8 <__NVIC_EnableIRQ>
}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ffa2 	bl	80020c0 <SysTick_Config>
 800217c:	4603      	mov	r3, r0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002192:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002194:	f7ff fb0e 	bl	80017b4 <HAL_GetTick>
 8002198:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d008      	beq.n	80021b8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2280      	movs	r2, #128	; 0x80
 80021aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e052      	b.n	800225e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f022 0216 	bic.w	r2, r2, #22
 80021c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	695a      	ldr	r2, [r3, #20]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021d6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d103      	bne.n	80021e8 <HAL_DMA_Abort+0x62>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d007      	beq.n	80021f8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0208 	bic.w	r2, r2, #8
 80021f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0201 	bic.w	r2, r2, #1
 8002206:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002208:	e013      	b.n	8002232 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800220a:	f7ff fad3 	bl	80017b4 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b05      	cmp	r3, #5
 8002216:	d90c      	bls.n	8002232 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2220      	movs	r2, #32
 800221c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2203      	movs	r2, #3
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e015      	b.n	800225e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e4      	bne.n	800220a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002244:	223f      	movs	r2, #63	; 0x3f
 8002246:	409a      	lsls	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d004      	beq.n	8002284 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2280      	movs	r2, #128	; 0x80
 800227e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e00c      	b.n	800229e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2205      	movs	r2, #5
 8002288:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 0201 	bic.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022b8:	b2db      	uxtb	r3, r3
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b089      	sub	sp, #36	; 0x24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80022da:	2300      	movs	r3, #0
 80022dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80022de:	2300      	movs	r3, #0
 80022e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
 80022e6:	e175      	b.n	80025d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80022e8:	2201      	movs	r2, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	429a      	cmp	r2, r3
 8002302:	f040 8164 	bne.w	80025ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 0303 	and.w	r3, r3, #3
 800230e:	2b01      	cmp	r3, #1
 8002310:	d005      	beq.n	800231e <HAL_GPIO_Init+0x56>
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 0303 	and.w	r3, r3, #3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d130      	bne.n	8002380 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	2203      	movs	r2, #3
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4013      	ands	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68da      	ldr	r2, [r3, #12]
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002354:	2201      	movs	r2, #1
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	091b      	lsrs	r3, r3, #4
 800236a:	f003 0201 	and.w	r2, r3, #1
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	2b03      	cmp	r3, #3
 800238a:	d017      	beq.n	80023bc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	2203      	movs	r2, #3
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4013      	ands	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0303 	and.w	r3, r3, #3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d123      	bne.n	8002410 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	08da      	lsrs	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3208      	adds	r2, #8
 80023d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	08da      	lsrs	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3208      	adds	r2, #8
 800240a:	69b9      	ldr	r1, [r7, #24]
 800240c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	2203      	movs	r2, #3
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	43db      	mvns	r3, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4013      	ands	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0203 	and.w	r2, r3, #3
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 80be 	beq.w	80025ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002452:	4b66      	ldr	r3, [pc, #408]	; (80025ec <HAL_GPIO_Init+0x324>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	4a65      	ldr	r2, [pc, #404]	; (80025ec <HAL_GPIO_Init+0x324>)
 8002458:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800245c:	6453      	str	r3, [r2, #68]	; 0x44
 800245e:	4b63      	ldr	r3, [pc, #396]	; (80025ec <HAL_GPIO_Init+0x324>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800246a:	4a61      	ldr	r2, [pc, #388]	; (80025f0 <HAL_GPIO_Init+0x328>)
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	089b      	lsrs	r3, r3, #2
 8002470:	3302      	adds	r3, #2
 8002472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 0303 	and.w	r3, r3, #3
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	220f      	movs	r2, #15
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4013      	ands	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a58      	ldr	r2, [pc, #352]	; (80025f4 <HAL_GPIO_Init+0x32c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d037      	beq.n	8002506 <HAL_GPIO_Init+0x23e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a57      	ldr	r2, [pc, #348]	; (80025f8 <HAL_GPIO_Init+0x330>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d031      	beq.n	8002502 <HAL_GPIO_Init+0x23a>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a56      	ldr	r2, [pc, #344]	; (80025fc <HAL_GPIO_Init+0x334>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d02b      	beq.n	80024fe <HAL_GPIO_Init+0x236>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a55      	ldr	r2, [pc, #340]	; (8002600 <HAL_GPIO_Init+0x338>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d025      	beq.n	80024fa <HAL_GPIO_Init+0x232>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a54      	ldr	r2, [pc, #336]	; (8002604 <HAL_GPIO_Init+0x33c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d01f      	beq.n	80024f6 <HAL_GPIO_Init+0x22e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a53      	ldr	r2, [pc, #332]	; (8002608 <HAL_GPIO_Init+0x340>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d019      	beq.n	80024f2 <HAL_GPIO_Init+0x22a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a52      	ldr	r2, [pc, #328]	; (800260c <HAL_GPIO_Init+0x344>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d013      	beq.n	80024ee <HAL_GPIO_Init+0x226>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a51      	ldr	r2, [pc, #324]	; (8002610 <HAL_GPIO_Init+0x348>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00d      	beq.n	80024ea <HAL_GPIO_Init+0x222>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a50      	ldr	r2, [pc, #320]	; (8002614 <HAL_GPIO_Init+0x34c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d007      	beq.n	80024e6 <HAL_GPIO_Init+0x21e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a4f      	ldr	r2, [pc, #316]	; (8002618 <HAL_GPIO_Init+0x350>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d101      	bne.n	80024e2 <HAL_GPIO_Init+0x21a>
 80024de:	2309      	movs	r3, #9
 80024e0:	e012      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024e2:	230a      	movs	r3, #10
 80024e4:	e010      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024e6:	2308      	movs	r3, #8
 80024e8:	e00e      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024ea:	2307      	movs	r3, #7
 80024ec:	e00c      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024ee:	2306      	movs	r3, #6
 80024f0:	e00a      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024f2:	2305      	movs	r3, #5
 80024f4:	e008      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024f6:	2304      	movs	r3, #4
 80024f8:	e006      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024fa:	2303      	movs	r3, #3
 80024fc:	e004      	b.n	8002508 <HAL_GPIO_Init+0x240>
 80024fe:	2302      	movs	r3, #2
 8002500:	e002      	b.n	8002508 <HAL_GPIO_Init+0x240>
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <HAL_GPIO_Init+0x240>
 8002506:	2300      	movs	r3, #0
 8002508:	69fa      	ldr	r2, [r7, #28]
 800250a:	f002 0203 	and.w	r2, r2, #3
 800250e:	0092      	lsls	r2, r2, #2
 8002510:	4093      	lsls	r3, r2
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4313      	orrs	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002518:	4935      	ldr	r1, [pc, #212]	; (80025f0 <HAL_GPIO_Init+0x328>)
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	089b      	lsrs	r3, r3, #2
 800251e:	3302      	adds	r3, #2
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002526:	4b3d      	ldr	r3, [pc, #244]	; (800261c <HAL_GPIO_Init+0x354>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	43db      	mvns	r3, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4013      	ands	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800254a:	4a34      	ldr	r2, [pc, #208]	; (800261c <HAL_GPIO_Init+0x354>)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002550:	4b32      	ldr	r3, [pc, #200]	; (800261c <HAL_GPIO_Init+0x354>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002574:	4a29      	ldr	r2, [pc, #164]	; (800261c <HAL_GPIO_Init+0x354>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800257a:	4b28      	ldr	r3, [pc, #160]	; (800261c <HAL_GPIO_Init+0x354>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800259e:	4a1f      	ldr	r2, [pc, #124]	; (800261c <HAL_GPIO_Init+0x354>)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a4:	4b1d      	ldr	r3, [pc, #116]	; (800261c <HAL_GPIO_Init+0x354>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	4013      	ands	r3, r2
 80025b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025c8:	4a14      	ldr	r2, [pc, #80]	; (800261c <HAL_GPIO_Init+0x354>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3301      	adds	r3, #1
 80025d2:	61fb      	str	r3, [r7, #28]
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	2b0f      	cmp	r3, #15
 80025d8:	f67f ae86 	bls.w	80022e8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3724      	adds	r7, #36	; 0x24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	40023800 	.word	0x40023800
 80025f0:	40013800 	.word	0x40013800
 80025f4:	40020000 	.word	0x40020000
 80025f8:	40020400 	.word	0x40020400
 80025fc:	40020800 	.word	0x40020800
 8002600:	40020c00 	.word	0x40020c00
 8002604:	40021000 	.word	0x40021000
 8002608:	40021400 	.word	0x40021400
 800260c:	40021800 	.word	0x40021800
 8002610:	40021c00 	.word	0x40021c00
 8002614:	40022000 	.word	0x40022000
 8002618:	40022400 	.word	0x40022400
 800261c:	40013c00 	.word	0x40013c00

08002620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	460b      	mov	r3, r1
 800262a:	807b      	strh	r3, [r7, #2]
 800262c:	4613      	mov	r3, r2
 800262e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002630:	787b      	ldrb	r3, [r7, #1]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002636:	887a      	ldrh	r2, [r7, #2]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800263c:	e003      	b.n	8002646 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800263e:	887b      	ldrh	r3, [r7, #2]
 8002640:	041a      	lsls	r2, r3, #16
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	619a      	str	r2, [r3, #24]
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
	...

08002654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e07f      	b.n	8002766 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fe f9e8 	bl	8000a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2224      	movs	r2, #36	; 0x24
 8002684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 0201 	bic.w	r2, r2, #1
 8002696:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d107      	bne.n	80026ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	e006      	b.n	80026dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80026da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d104      	bne.n	80026ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b1d      	ldr	r3, [pc, #116]	; (8002770 <HAL_I2C_Init+0x11c>)
 80026fa:	430b      	orrs	r3, r1
 80026fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68da      	ldr	r2, [r3, #12]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800270c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	691a      	ldr	r2, [r3, #16]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69d9      	ldr	r1, [r3, #28]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1a      	ldr	r2, [r3, #32]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0201 	orr.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2220      	movs	r2, #32
 8002752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	02008000 	.word	0x02008000

08002774 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af02      	add	r7, sp, #8
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	607a      	str	r2, [r7, #4]
 800277e:	461a      	mov	r2, r3
 8002780:	460b      	mov	r3, r1
 8002782:	817b      	strh	r3, [r7, #10]
 8002784:	4613      	mov	r3, r2
 8002786:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b20      	cmp	r3, #32
 8002792:	f040 80da 	bne.w	800294a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279c:	2b01      	cmp	r3, #1
 800279e:	d101      	bne.n	80027a4 <HAL_I2C_Master_Transmit+0x30>
 80027a0:	2302      	movs	r3, #2
 80027a2:	e0d3      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ac:	f7ff f802 	bl	80017b4 <HAL_GetTick>
 80027b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	2319      	movs	r3, #25
 80027b8:	2201      	movs	r2, #1
 80027ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 fefb 	bl	80035ba <I2C_WaitOnFlagUntilTimeout>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e0be      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2221      	movs	r2, #33	; 0x21
 80027d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2210      	movs	r2, #16
 80027da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	893a      	ldrh	r2, [r7, #8]
 80027ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	2bff      	cmp	r3, #255	; 0xff
 80027fe:	d90e      	bls.n	800281e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	22ff      	movs	r2, #255	; 0xff
 8002804:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280a:	b2da      	uxtb	r2, r3
 800280c:	8979      	ldrh	r1, [r7, #10]
 800280e:	4b51      	ldr	r3, [pc, #324]	; (8002954 <HAL_I2C_Master_Transmit+0x1e0>)
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f001 f8f2 	bl	8003a00 <I2C_TransferConfig>
 800281c:	e06c      	b.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282c:	b2da      	uxtb	r2, r3
 800282e:	8979      	ldrh	r1, [r7, #10]
 8002830:	4b48      	ldr	r3, [pc, #288]	; (8002954 <HAL_I2C_Master_Transmit+0x1e0>)
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f001 f8e1 	bl	8003a00 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800283e:	e05b      	b.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	6a39      	ldr	r1, [r7, #32]
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fef8 	bl	800363a <I2C_WaitOnTXISFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e07b      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002858:	781a      	ldrb	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286e:	b29b      	uxth	r3, r3
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287c:	3b01      	subs	r3, #1
 800287e:	b29a      	uxth	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002888:	b29b      	uxth	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d034      	beq.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002892:	2b00      	cmp	r3, #0
 8002894:	d130      	bne.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	2200      	movs	r2, #0
 800289e:	2180      	movs	r1, #128	; 0x80
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 fe8a 	bl	80035ba <I2C_WaitOnFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e04d      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2bff      	cmp	r3, #255	; 0xff
 80028b8:	d90e      	bls.n	80028d8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	22ff      	movs	r2, #255	; 0xff
 80028be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	8979      	ldrh	r1, [r7, #10]
 80028c8:	2300      	movs	r3, #0
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f001 f895 	bl	8003a00 <I2C_TransferConfig>
 80028d6:	e00f      	b.n	80028f8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29a      	uxth	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	8979      	ldrh	r1, [r7, #10]
 80028ea:	2300      	movs	r3, #0
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f001 f884 	bl	8003a00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d19e      	bne.n	8002840 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	6a39      	ldr	r1, [r7, #32]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 fed7 	bl	80036ba <I2C_WaitOnSTOPFlagUntilTimeout>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e01a      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2220      	movs	r2, #32
 800291c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6859      	ldr	r1, [r3, #4]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <HAL_I2C_Master_Transmit+0x1e4>)
 800292a:	400b      	ands	r3, r1
 800292c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	e000      	b.n	800294c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800294a:	2302      	movs	r3, #2
  }
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	80002000 	.word	0x80002000
 8002958:	fe00e800 	.word	0xfe00e800

0800295c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af02      	add	r7, sp, #8
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	607a      	str	r2, [r7, #4]
 8002966:	461a      	mov	r2, r3
 8002968:	460b      	mov	r3, r1
 800296a:	817b      	strh	r3, [r7, #10]
 800296c:	4613      	mov	r3, r2
 800296e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b20      	cmp	r3, #32
 800297a:	f040 80db 	bne.w	8002b34 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_I2C_Master_Receive+0x30>
 8002988:	2302      	movs	r3, #2
 800298a:	e0d4      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002994:	f7fe ff0e 	bl	80017b4 <HAL_GetTick>
 8002998:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2319      	movs	r3, #25
 80029a0:	2201      	movs	r2, #1
 80029a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fe07 	bl	80035ba <I2C_WaitOnFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e0bf      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2222      	movs	r2, #34	; 0x22
 80029ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2210      	movs	r2, #16
 80029c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	893a      	ldrh	r2, [r7, #8]
 80029d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	2bff      	cmp	r3, #255	; 0xff
 80029e6:	d90e      	bls.n	8002a06 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	22ff      	movs	r2, #255	; 0xff
 80029ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	8979      	ldrh	r1, [r7, #10]
 80029f6:	4b52      	ldr	r3, [pc, #328]	; (8002b40 <HAL_I2C_Master_Receive+0x1e4>)
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 fffe 	bl	8003a00 <I2C_TransferConfig>
 8002a04:	e06d      	b.n	8002ae2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	8979      	ldrh	r1, [r7, #10]
 8002a18:	4b49      	ldr	r3, [pc, #292]	; (8002b40 <HAL_I2C_Master_Receive+0x1e4>)
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 ffed 	bl	8003a00 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002a26:	e05c      	b.n	8002ae2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	6a39      	ldr	r1, [r7, #32]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 fe81 	bl	8003734 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e07c      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4e:	1c5a      	adds	r2, r3, #1
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	3b01      	subs	r3, #1
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d034      	beq.n	8002ae2 <HAL_I2C_Master_Receive+0x186>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d130      	bne.n	8002ae2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	2200      	movs	r2, #0
 8002a88:	2180      	movs	r1, #128	; 0x80
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fd95 	bl	80035ba <I2C_WaitOnFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e04d      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2bff      	cmp	r3, #255	; 0xff
 8002aa2:	d90e      	bls.n	8002ac2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	22ff      	movs	r2, #255	; 0xff
 8002aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	8979      	ldrh	r1, [r7, #10]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 ffa0 	bl	8003a00 <I2C_TransferConfig>
 8002ac0:	e00f      	b.n	8002ae2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	8979      	ldrh	r1, [r7, #10]
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 ff8f 	bl	8003a00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d19d      	bne.n	8002a28 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	6a39      	ldr	r1, [r7, #32]
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 fde2 	bl	80036ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e01a      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2220      	movs	r2, #32
 8002b06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6859      	ldr	r1, [r3, #4]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <HAL_I2C_Master_Receive+0x1e8>)
 8002b14:	400b      	ands	r3, r1
 8002b16:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	e000      	b.n	8002b36 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002b34:	2302      	movs	r3, #2
  }
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3718      	adds	r7, #24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	80002400 	.word	0x80002400
 8002b44:	fe00e800 	.word	0xfe00e800

08002b48 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	68f9      	ldr	r1, [r7, #12]
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4798      	blx	r3
  }
}
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	0a1b      	lsrs	r3, r3, #8
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d010      	beq.n	8002bc2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	09db      	lsrs	r3, r3, #7
 8002ba4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00a      	beq.n	8002bc2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb0:	f043 0201 	orr.w	r2, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bc0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	0a9b      	lsrs	r3, r3, #10
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d010      	beq.n	8002bf0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	09db      	lsrs	r3, r3, #7
 8002bd2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f043 0208 	orr.w	r2, r3, #8
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bee:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	0a5b      	lsrs	r3, r3, #9
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d010      	beq.n	8002c1e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	09db      	lsrs	r3, r3, #7
 8002c00:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00a      	beq.n	8002c1e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0c:	f043 0202 	orr.w	r2, r3, #2
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c1c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 030b 	and.w	r3, r3, #11
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8002c2e:	68f9      	ldr	r1, [r7, #12]
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 fb89 	bl	8003348 <I2C_ITError>
  }
}
 8002c36:	bf00      	nop
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	70fb      	strb	r3, [r7, #3]
 8002c72:	4613      	mov	r3, r2
 8002c74:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <I2C_Slave_ISR_IT+0x24>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e0ec      	b.n	8002ebc <I2C_Slave_ISR_IT+0x1fe>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	095b      	lsrs	r3, r3, #5
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	095b      	lsrs	r3, r3, #5
 8002cfa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002d02:	6939      	ldr	r1, [r7, #16]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 f9bf 	bl	8003088 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	091b      	lsrs	r3, r3, #4
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d04d      	beq.n	8002db2 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d047      	beq.n	8002db2 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d128      	bne.n	8002d7e <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b28      	cmp	r3, #40	; 0x28
 8002d36:	d108      	bne.n	8002d4a <I2C_Slave_ISR_IT+0x8c>
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d3e:	d104      	bne.n	8002d4a <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002d40:	6939      	ldr	r1, [r7, #16]
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 faaa 	bl	800329c <I2C_ITListenCplt>
 8002d48:	e032      	b.n	8002db0 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b29      	cmp	r3, #41	; 0x29
 8002d54:	d10e      	bne.n	8002d74 <I2C_Slave_ISR_IT+0xb6>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d5c:	d00a      	beq.n	8002d74 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2210      	movs	r2, #16
 8002d64:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 fbe5 	bl	8003536 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 f92d 	bl	8002fcc <I2C_ITSlaveSeqCplt>
 8002d72:	e01d      	b.n	8002db0 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2210      	movs	r2, #16
 8002d7a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002d7c:	e096      	b.n	8002eac <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2210      	movs	r2, #16
 8002d84:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	f043 0204 	orr.w	r2, r3, #4
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d004      	beq.n	8002da2 <I2C_Slave_ISR_IT+0xe4>
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d9e:	f040 8085 	bne.w	8002eac <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	4619      	mov	r1, r3
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 facd 	bl	8003348 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002dae:	e07d      	b.n	8002eac <I2C_Slave_ISR_IT+0x1ee>
 8002db0:	e07c      	b.n	8002eac <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	089b      	lsrs	r3, r3, #2
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d030      	beq.n	8002e20 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	089b      	lsrs	r3, r3, #2
 8002dc2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d02a      	beq.n	8002e20 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d018      	beq.n	8002e06 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d14f      	bne.n	8002eb0 <I2C_Slave_ISR_IT+0x1f2>
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e16:	d04b      	beq.n	8002eb0 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f8d7 	bl	8002fcc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002e1e:	e047      	b.n	8002eb0 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	08db      	lsrs	r3, r3, #3
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	08db      	lsrs	r3, r3, #3
 8002e30:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d004      	beq.n	8002e42 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002e38:	6939      	ldr	r1, [r7, #16]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f842 	bl	8002ec4 <I2C_ITAddrCplt>
 8002e40:	e037      	b.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	085b      	lsrs	r3, r3, #1
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d031      	beq.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	085b      	lsrs	r3, r3, #1
 8002e52:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d02b      	beq.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d018      	beq.n	8002e96 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	1c5a      	adds	r2, r3, #1
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	851a      	strh	r2, [r3, #40]	; 0x28
 8002e94:	e00d      	b.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e9c:	d002      	beq.n	8002ea4 <I2C_Slave_ISR_IT+0x1e6>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d106      	bne.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 f891 	bl	8002fcc <I2C_ITSlaveSeqCplt>
 8002eaa:	e002      	b.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8002eac:	bf00      	nop
 8002eae:	e000      	b.n	8002eb2 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8002eb0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002eda:	2b28      	cmp	r3, #40	; 0x28
 8002edc:	d16a      	bne.n	8002fb4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	0c1b      	lsrs	r3, r3, #16
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	0c1b      	lsrs	r3, r3, #16
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002efc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f0a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002f18:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d138      	bne.n	8002f94 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002f22:	897b      	ldrh	r3, [r7, #10]
 8002f24:	09db      	lsrs	r3, r3, #7
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	89bb      	ldrh	r3, [r7, #12]
 8002f2a:	4053      	eors	r3, r2
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f003 0306 	and.w	r3, r3, #6
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d11c      	bne.n	8002f70 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002f36:	897b      	ldrh	r3, [r7, #10]
 8002f38:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d13b      	bne.n	8002fc4 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2208      	movs	r2, #8
 8002f58:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f62:	89ba      	ldrh	r2, [r7, #12]
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
 8002f66:	4619      	mov	r1, r3
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f7ff fe7c 	bl	8002c66 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002f6e:	e029      	b.n	8002fc4 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002f70:	893b      	ldrh	r3, [r7, #8]
 8002f72:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002f74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fd73 	bl	8003a64 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f86:	89ba      	ldrh	r2, [r7, #12]
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f7ff fe6a 	bl	8002c66 <HAL_I2C_AddrCallback>
}
 8002f92:	e017      	b.n	8002fc4 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002f94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fd63 	bl	8003a64 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002fa6:	89ba      	ldrh	r2, [r7, #12]
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	4619      	mov	r1, r3
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7ff fe5a 	bl	8002c66 <HAL_I2C_AddrCallback>
}
 8002fb2:	e007      	b.n	8002fc4 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2208      	movs	r2, #8
 8002fba:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	0b9b      	lsrs	r3, r3, #14
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	e00d      	b.n	800301e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	0bdb      	lsrs	r3, r3, #15
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800301c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b29      	cmp	r3, #41	; 0x29
 8003028:	d112      	bne.n	8003050 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2228      	movs	r2, #40	; 0x28
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2221      	movs	r2, #33	; 0x21
 8003036:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003038:	2101      	movs	r1, #1
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 fd12 	bl	8003a64 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff fdf8 	bl	8002c3e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800304e:	e017      	b.n	8003080 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b2a      	cmp	r3, #42	; 0x2a
 800305a:	d111      	bne.n	8003080 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2228      	movs	r2, #40	; 0x28
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2222      	movs	r2, #34	; 0x22
 8003068:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800306a:	2102      	movs	r1, #2
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 fcf9 	bl	8003a64 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff fde9 	bl	8002c52 <HAL_I2C_SlaveRxCpltCallback>
}
 8003080:	bf00      	nop
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030a4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2220      	movs	r2, #32
 80030ac:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
 80030b0:	2b21      	cmp	r3, #33	; 0x21
 80030b2:	d002      	beq.n	80030ba <I2C_ITSlaveCplt+0x32>
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	2b29      	cmp	r3, #41	; 0x29
 80030b8:	d108      	bne.n	80030cc <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80030ba:	f248 0101 	movw	r1, #32769	; 0x8001
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 fcd0 	bl	8003a64 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2221      	movs	r2, #33	; 0x21
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
 80030ca:	e00d      	b.n	80030e8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2b22      	cmp	r3, #34	; 0x22
 80030d0:	d002      	beq.n	80030d8 <I2C_ITSlaveCplt+0x50>
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	2b2a      	cmp	r3, #42	; 0x2a
 80030d6:	d107      	bne.n	80030e8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80030d8:	f248 0102 	movw	r1, #32770	; 0x8002
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 fcc1 	bl	8003a64 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2222      	movs	r2, #34	; 0x22
 80030e6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6859      	ldr	r1, [r3, #4]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b64      	ldr	r3, [pc, #400]	; (8003294 <I2C_ITSlaveCplt+0x20c>)
 8003104:	400b      	ands	r3, r1
 8003106:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 fa14 	bl	8003536 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	0b9b      	lsrs	r3, r3, #14
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d013      	beq.n	8003142 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003128:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312e:	2b00      	cmp	r3, #0
 8003130:	d020      	beq.n	8003174 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	b29a      	uxth	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003140:	e018      	b.n	8003174 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	0bdb      	lsrs	r3, r3, #15
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d012      	beq.n	8003174 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800315c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d006      	beq.n	8003174 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	b29a      	uxth	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	089b      	lsrs	r3, r3, #2
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d020      	beq.n	80031c2 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f023 0304 	bic.w	r3, r3, #4
 8003186:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00c      	beq.n	80031c2 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	3b01      	subs	r3, #1
 80031bc:	b29a      	uxth	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d0:	f043 0204 	orr.w	r2, r3, #4
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d010      	beq.n	8003210 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8a7 	bl	8003348 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b28      	cmp	r3, #40	; 0x28
 8003204:	d141      	bne.n	800328a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003206:	6979      	ldr	r1, [r7, #20]
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f847 	bl	800329c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800320e:	e03c      	b.n	800328a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003214:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003218:	d014      	beq.n	8003244 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff fed6 	bl	8002fcc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a1d      	ldr	r2, [pc, #116]	; (8003298 <I2C_ITSlaveCplt+0x210>)
 8003224:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff fd20 	bl	8002c82 <HAL_I2C_ListenCpltCallback>
}
 8003242:	e022      	b.n	800328a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b22      	cmp	r3, #34	; 0x22
 800324e:	d10e      	bne.n	800326e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff fcf3 	bl	8002c52 <HAL_I2C_SlaveRxCpltCallback>
}
 800326c:	e00d      	b.n	800328a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2220      	movs	r2, #32
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff fcda 	bl	8002c3e <HAL_I2C_SlaveTxCpltCallback>
}
 800328a:	bf00      	nop
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	fe00e800 	.word	0xfe00e800
 8003298:	ffff0000 	.word	0xffff0000

0800329c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a26      	ldr	r2, [pc, #152]	; (8003344 <I2C_ITListenCplt+0xa8>)
 80032aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2220      	movs	r2, #32
 80032b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	089b      	lsrs	r3, r3, #2
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d022      	beq.n	800331a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d012      	beq.n	800331a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003304:	b29b      	uxth	r3, r3
 8003306:	3b01      	subs	r3, #1
 8003308:	b29a      	uxth	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	f043 0204 	orr.w	r2, r3, #4
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800331a:	f248 0103 	movw	r1, #32771	; 0x8003
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fba0 	bl	8003a64 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2210      	movs	r2, #16
 800332a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff fca4 	bl	8002c82 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	ffff0000 	.word	0xffff0000

08003348 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003358:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a5d      	ldr	r2, [pc, #372]	; (80034dc <I2C_ITError+0x194>)
 8003366:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b28      	cmp	r3, #40	; 0x28
 800337e:	d005      	beq.n	800338c <I2C_ITError+0x44>
 8003380:	7bfb      	ldrb	r3, [r7, #15]
 8003382:	2b29      	cmp	r3, #41	; 0x29
 8003384:	d002      	beq.n	800338c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b2a      	cmp	r3, #42	; 0x2a
 800338a:	d10b      	bne.n	80033a4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800338c:	2103      	movs	r1, #3
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb68 	bl	8003a64 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2228      	movs	r2, #40	; 0x28
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a50      	ldr	r2, [pc, #320]	; (80034e0 <I2C_ITError+0x198>)
 80033a0:	635a      	str	r2, [r3, #52]	; 0x34
 80033a2:	e011      	b.n	80033c8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033a4:	f248 0103 	movw	r1, #32771	; 0x8003
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fb5b 	bl	8003a64 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b60      	cmp	r3, #96	; 0x60
 80033b8:	d003      	beq.n	80033c2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033cc:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d039      	beq.n	800344a <I2C_ITError+0x102>
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	2b11      	cmp	r3, #17
 80033da:	d002      	beq.n	80033e2 <I2C_ITError+0x9a>
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	2b21      	cmp	r3, #33	; 0x21
 80033e0:	d133      	bne.n	800344a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033f0:	d107      	bne.n	8003402 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003400:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003406:	4618      	mov	r0, r3
 8003408:	f7fe ff4f 	bl	80022aa <HAL_DMA_GetState>
 800340c:	4603      	mov	r3, r0
 800340e:	2b01      	cmp	r3, #1
 8003410:	d017      	beq.n	8003442 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003416:	4a33      	ldr	r2, [pc, #204]	; (80034e4 <I2C_ITError+0x19c>)
 8003418:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe ff1d 	bl	8002266 <HAL_DMA_Abort_IT>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d04d      	beq.n	80034ce <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800343c:	4610      	mov	r0, r2
 800343e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003440:	e045      	b.n	80034ce <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f850 	bl	80034e8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003448:	e041      	b.n	80034ce <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344e:	2b00      	cmp	r3, #0
 8003450:	d039      	beq.n	80034c6 <I2C_ITError+0x17e>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b12      	cmp	r3, #18
 8003456:	d002      	beq.n	800345e <I2C_ITError+0x116>
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b22      	cmp	r3, #34	; 0x22
 800345c:	d133      	bne.n	80034c6 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800346c:	d107      	bne.n	800347e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800347c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003482:	4618      	mov	r0, r3
 8003484:	f7fe ff11 	bl	80022aa <HAL_DMA_GetState>
 8003488:	4603      	mov	r3, r0
 800348a:	2b01      	cmp	r3, #1
 800348c:	d017      	beq.n	80034be <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003492:	4a14      	ldr	r2, [pc, #80]	; (80034e4 <I2C_ITError+0x19c>)
 8003494:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe fedf 	bl	8002266 <HAL_DMA_Abort_IT>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d011      	beq.n	80034d2 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034b8:	4610      	mov	r0, r2
 80034ba:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034bc:	e009      	b.n	80034d2 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f812 	bl	80034e8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034c4:	e005      	b.n	80034d2 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f80e 	bl	80034e8 <I2C_TreatErrorCallback>
  }
}
 80034cc:	e002      	b.n	80034d4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034ce:	bf00      	nop
 80034d0:	e000      	b.n	80034d4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034d2:	bf00      	nop
}
 80034d4:	bf00      	nop
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	ffff0000 	.word	0xffff0000
 80034e0:	08002cbf 	.word	0x08002cbf
 80034e4:	0800357f 	.word	0x0800357f

080034e8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b60      	cmp	r3, #96	; 0x60
 80034fa:	d10e      	bne.n	800351a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff fbc9 	bl	8002caa <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003518:	e009      	b.n	800352e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff fbb4 	bl	8002c96 <HAL_I2C_ErrorCallback>
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b02      	cmp	r3, #2
 800354a:	d103      	bne.n	8003554 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2200      	movs	r2, #0
 8003552:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b01      	cmp	r3, #1
 8003560:	d007      	beq.n	8003572 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	699a      	ldr	r2, [r3, #24]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	619a      	str	r2, [r3, #24]
  }
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003598:	2200      	movs	r2, #0
 800359a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a8:	2200      	movs	r2, #0
 80035aa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f7ff ff9b 	bl	80034e8 <I2C_TreatErrorCallback>
}
 80035b2:	bf00      	nop
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b084      	sub	sp, #16
 80035be:	af00      	add	r7, sp, #0
 80035c0:	60f8      	str	r0, [r7, #12]
 80035c2:	60b9      	str	r1, [r7, #8]
 80035c4:	603b      	str	r3, [r7, #0]
 80035c6:	4613      	mov	r3, r2
 80035c8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ca:	e022      	b.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d2:	d01e      	beq.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d4:	f7fe f8ee 	bl	80017b4 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	683a      	ldr	r2, [r7, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d302      	bcc.n	80035ea <I2C_WaitOnFlagUntilTimeout+0x30>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d113      	bne.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ee:	f043 0220 	orr.w	r2, r3, #32
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e00f      	b.n	8003632 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699a      	ldr	r2, [r3, #24]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	4013      	ands	r3, r2
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	429a      	cmp	r2, r3
 8003620:	bf0c      	ite	eq
 8003622:	2301      	moveq	r3, #1
 8003624:	2300      	movne	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	461a      	mov	r2, r3
 800362a:	79fb      	ldrb	r3, [r7, #7]
 800362c:	429a      	cmp	r2, r3
 800362e:	d0cd      	beq.n	80035cc <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003646:	e02c      	b.n	80036a2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 f8eb 	bl	8003828 <I2C_IsErrorOccurred>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e02a      	b.n	80036b2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003662:	d01e      	beq.n	80036a2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003664:	f7fe f8a6 	bl	80017b4 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	429a      	cmp	r2, r3
 8003672:	d302      	bcc.n	800367a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d113      	bne.n	80036a2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367e:	f043 0220 	orr.w	r2, r3, #32
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2220      	movs	r2, #32
 800368a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e007      	b.n	80036b2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d1cb      	bne.n	8003648 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b084      	sub	sp, #16
 80036be:	af00      	add	r7, sp, #0
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036c6:	e028      	b.n	800371a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f8ab 	bl	8003828 <I2C_IsErrorOccurred>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e026      	b.n	800372a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036dc:	f7fe f86a 	bl	80017b4 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d302      	bcc.n	80036f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d113      	bne.n	800371a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f6:	f043 0220 	orr.w	r2, r3, #32
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e007      	b.n	800372a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	f003 0320 	and.w	r3, r3, #32
 8003724:	2b20      	cmp	r3, #32
 8003726:	d1cf      	bne.n	80036c8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003740:	e064      	b.n	800380c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f86e 	bl	8003828 <I2C_IsErrorOccurred>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e062      	b.n	800381c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	f003 0320 	and.w	r3, r3, #32
 8003760:	2b20      	cmp	r3, #32
 8003762:	d138      	bne.n	80037d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b04      	cmp	r3, #4
 8003770:	d105      	bne.n	800377e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	e04e      	b.n	800381c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b10      	cmp	r3, #16
 800378a:	d107      	bne.n	800379c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2210      	movs	r2, #16
 8003792:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2204      	movs	r2, #4
 8003798:	645a      	str	r2, [r3, #68]	; 0x44
 800379a:	e002      	b.n	80037a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2220      	movs	r2, #32
 80037a8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	4b1b      	ldr	r3, [pc, #108]	; (8003824 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80037b6:	400b      	ands	r3, r1
 80037b8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2220      	movs	r2, #32
 80037be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e022      	b.n	800381c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d6:	f7fd ffed 	bl	80017b4 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d302      	bcc.n	80037ec <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10f      	bne.n	800380c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f0:	f043 0220 	orr.w	r2, r3, #32
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2220      	movs	r2, #32
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e007      	b.n	800381c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b04      	cmp	r3, #4
 8003818:	d193      	bne.n	8003742 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	fe00e800 	.word	0xfe00e800

08003828 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08a      	sub	sp, #40	; 0x28
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	f003 0310 	and.w	r3, r3, #16
 8003850:	2b00      	cmp	r3, #0
 8003852:	d075      	beq.n	8003940 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2210      	movs	r2, #16
 800385a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800385c:	e056      	b.n	800390c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003864:	d052      	beq.n	800390c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003866:	f7fd ffa5 	bl	80017b4 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	429a      	cmp	r2, r3
 8003874:	d302      	bcc.n	800387c <I2C_IsErrorOccurred+0x54>
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d147      	bne.n	800390c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003886:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800388e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800389a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800389e:	d12e      	bne.n	80038fe <I2C_IsErrorOccurred+0xd6>
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038a6:	d02a      	beq.n	80038fe <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80038a8:	7cfb      	ldrb	r3, [r7, #19]
 80038aa:	2b20      	cmp	r3, #32
 80038ac:	d027      	beq.n	80038fe <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038bc:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038be:	f7fd ff79 	bl	80017b4 <HAL_GetTick>
 80038c2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038c4:	e01b      	b.n	80038fe <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038c6:	f7fd ff75 	bl	80017b4 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b19      	cmp	r3, #25
 80038d2:	d914      	bls.n	80038fe <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d8:	f043 0220 	orr.w	r2, r3, #32
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b20      	cmp	r3, #32
 800390a:	d1dc      	bne.n	80038c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b20      	cmp	r3, #32
 8003918:	d003      	beq.n	8003922 <I2C_IsErrorOccurred+0xfa>
 800391a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800391e:	2b00      	cmp	r3, #0
 8003920:	d09d      	beq.n	800385e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003922:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003926:	2b00      	cmp	r3, #0
 8003928:	d103      	bne.n	8003932 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2220      	movs	r2, #32
 8003930:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	f043 0304 	orr.w	r3, r3, #4
 8003938:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00b      	beq.n	800396a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003952:	6a3b      	ldr	r3, [r7, #32]
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003962:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00b      	beq.n	800398c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003974:	6a3b      	ldr	r3, [r7, #32]
 8003976:	f043 0308 	orr.w	r3, r3, #8
 800397a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003984:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003996:	6a3b      	ldr	r3, [r7, #32]
 8003998:	f043 0302 	orr.w	r3, r3, #2
 800399c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80039ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01c      	beq.n	80039f0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f7ff fdbd 	bl	8003536 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <I2C_IsErrorOccurred+0x1d4>)
 80039c8:	400b      	ands	r3, r1
 80039ca:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80039f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3728      	adds	r7, #40	; 0x28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	fe00e800 	.word	0xfe00e800

08003a00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	817b      	strh	r3, [r7, #10]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a12:	897b      	ldrh	r3, [r7, #10]
 8003a14:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a18:	7a7b      	ldrb	r3, [r7, #9]
 8003a1a:	041b      	lsls	r3, r3, #16
 8003a1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a20:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a2e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	0d5b      	lsrs	r3, r3, #21
 8003a3a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a3e:	4b08      	ldr	r3, [pc, #32]	; (8003a60 <I2C_TransferConfig+0x60>)
 8003a40:	430b      	orrs	r3, r1
 8003a42:	43db      	mvns	r3, r3
 8003a44:	ea02 0103 	and.w	r1, r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a52:	bf00      	nop
 8003a54:	371c      	adds	r7, #28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	03ff63ff 	.word	0x03ff63ff

08003a64 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003a74:	887b      	ldrh	r3, [r7, #2]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00f      	beq.n	8003a9e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003a84:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003a92:	2b28      	cmp	r3, #40	; 0x28
 8003a94:	d003      	beq.n	8003a9e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003a9c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003a9e:	887b      	ldrh	r3, [r7, #2]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00f      	beq.n	8003ac8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8003aae:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003abc:	2b28      	cmp	r3, #40	; 0x28
 8003abe:	d003      	beq.n	8003ac8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003ac6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003ac8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	da03      	bge.n	8003ad8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003ad6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	2b10      	cmp	r3, #16
 8003adc:	d103      	bne.n	8003ae6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003ae4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003ae6:	887b      	ldrh	r3, [r7, #2]
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d103      	bne.n	8003af4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f043 0320 	orr.w	r3, r3, #32
 8003af2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003af4:	887b      	ldrh	r3, [r7, #2]
 8003af6:	2b40      	cmp	r3, #64	; 0x40
 8003af8:	d103      	bne.n	8003b02 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b00:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6819      	ldr	r1, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	400a      	ands	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]
}
 8003b14:	bf00      	nop
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	d138      	bne.n	8003ba8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d101      	bne.n	8003b44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b40:	2302      	movs	r3, #2
 8003b42:	e032      	b.n	8003baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2224      	movs	r2, #36	; 0x24
 8003b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6819      	ldr	r1, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 0201 	orr.w	r2, r2, #1
 8003b92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e000      	b.n	8003baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ba8:	2302      	movs	r3, #2
  }
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b085      	sub	sp, #20
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
 8003bbe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	d139      	bne.n	8003c40 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d101      	bne.n	8003bda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	e033      	b.n	8003c42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2224      	movs	r2, #36	; 0x24
 8003be6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c08:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	021b      	lsls	r3, r3, #8
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f042 0201 	orr.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	e000      	b.n	8003c42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c40:	2302      	movs	r3, #2
  }
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c54:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a04      	ldr	r2, [pc, #16]	; (8003c6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5e:	6013      	str	r3, [r2, #0]
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40007000 	.word	0x40007000

08003c70 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003c76:	2300      	movs	r3, #0
 8003c78:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c7a:	4b23      	ldr	r3, [pc, #140]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	4a22      	ldr	r2, [pc, #136]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c84:	6413      	str	r3, [r2, #64]	; 0x40
 8003c86:	4b20      	ldr	r3, [pc, #128]	; (8003d08 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c8e:	603b      	str	r3, [r7, #0]
 8003c90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c92:	4b1e      	ldr	r3, [pc, #120]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1d      	ldr	r2, [pc, #116]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c9e:	f7fd fd89 	bl	80017b4 <HAL_GetTick>
 8003ca2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ca4:	e009      	b.n	8003cba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ca6:	f7fd fd85 	bl	80017b4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cb4:	d901      	bls.n	8003cba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e022      	b.n	8003d00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cba:	4b14      	ldr	r3, [pc, #80]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc6:	d1ee      	bne.n	8003ca6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cc8:	4b10      	ldr	r3, [pc, #64]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a0f      	ldr	r2, [pc, #60]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd4:	f7fd fd6e 	bl	80017b4 <HAL_GetTick>
 8003cd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cda:	e009      	b.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cdc:	f7fd fd6a 	bl	80017b4 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cea:	d901      	bls.n	8003cf0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e007      	b.n	8003d00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cf0:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003cfc:	d1ee      	bne.n	8003cdc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	40007000 	.word	0x40007000

08003d10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e29b      	b.n	800425e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f000 8087 	beq.w	8003e42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d34:	4b96      	ldr	r3, [pc, #600]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f003 030c 	and.w	r3, r3, #12
 8003d3c:	2b04      	cmp	r3, #4
 8003d3e:	d00c      	beq.n	8003d5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d40:	4b93      	ldr	r3, [pc, #588]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d112      	bne.n	8003d72 <HAL_RCC_OscConfig+0x62>
 8003d4c:	4b90      	ldr	r3, [pc, #576]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d58:	d10b      	bne.n	8003d72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5a:	4b8d      	ldr	r3, [pc, #564]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d06c      	beq.n	8003e40 <HAL_RCC_OscConfig+0x130>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d168      	bne.n	8003e40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e275      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d7a:	d106      	bne.n	8003d8a <HAL_RCC_OscConfig+0x7a>
 8003d7c:	4b84      	ldr	r3, [pc, #528]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a83      	ldr	r2, [pc, #524]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d86:	6013      	str	r3, [r2, #0]
 8003d88:	e02e      	b.n	8003de8 <HAL_RCC_OscConfig+0xd8>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10c      	bne.n	8003dac <HAL_RCC_OscConfig+0x9c>
 8003d92:	4b7f      	ldr	r3, [pc, #508]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a7e      	ldr	r2, [pc, #504]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003d98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	4b7c      	ldr	r3, [pc, #496]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a7b      	ldr	r2, [pc, #492]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003da4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e01d      	b.n	8003de8 <HAL_RCC_OscConfig+0xd8>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003db4:	d10c      	bne.n	8003dd0 <HAL_RCC_OscConfig+0xc0>
 8003db6:	4b76      	ldr	r3, [pc, #472]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a75      	ldr	r2, [pc, #468]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	4b73      	ldr	r3, [pc, #460]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a72      	ldr	r2, [pc, #456]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	e00b      	b.n	8003de8 <HAL_RCC_OscConfig+0xd8>
 8003dd0:	4b6f      	ldr	r3, [pc, #444]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a6e      	ldr	r2, [pc, #440]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dda:	6013      	str	r3, [r2, #0]
 8003ddc:	4b6c      	ldr	r3, [pc, #432]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a6b      	ldr	r2, [pc, #428]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003de6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d013      	beq.n	8003e18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7fd fce0 	bl	80017b4 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fd fcdc 	bl	80017b4 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	; 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e229      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0a:	4b61      	ldr	r3, [pc, #388]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0f0      	beq.n	8003df8 <HAL_RCC_OscConfig+0xe8>
 8003e16:	e014      	b.n	8003e42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fd fccc 	bl	80017b4 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e20:	f7fd fcc8 	bl	80017b4 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b64      	cmp	r3, #100	; 0x64
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e215      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e32:	4b57      	ldr	r3, [pc, #348]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1f0      	bne.n	8003e20 <HAL_RCC_OscConfig+0x110>
 8003e3e:	e000      	b.n	8003e42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d069      	beq.n	8003f22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e4e:	4b50      	ldr	r3, [pc, #320]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00b      	beq.n	8003e72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e5a:	4b4d      	ldr	r3, [pc, #308]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	2b08      	cmp	r3, #8
 8003e64:	d11c      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x190>
 8003e66:	4b4a      	ldr	r3, [pc, #296]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d116      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e72:	4b47      	ldr	r3, [pc, #284]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d005      	beq.n	8003e8a <HAL_RCC_OscConfig+0x17a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d001      	beq.n	8003e8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e1e9      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e8a:	4b41      	ldr	r3, [pc, #260]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	493d      	ldr	r1, [pc, #244]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e9e:	e040      	b.n	8003f22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d023      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ea8:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a38      	ldr	r2, [pc, #224]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fd fc7e 	bl	80017b4 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ebc:	f7fd fc7a 	bl	80017b4 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e1c7      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ece:	4b30      	ldr	r3, [pc, #192]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0f0      	beq.n	8003ebc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eda:	4b2d      	ldr	r3, [pc, #180]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	4929      	ldr	r1, [pc, #164]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	600b      	str	r3, [r1, #0]
 8003eee:	e018      	b.n	8003f22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ef0:	4b27      	ldr	r3, [pc, #156]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a26      	ldr	r2, [pc, #152]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003ef6:	f023 0301 	bic.w	r3, r3, #1
 8003efa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fd fc5a 	bl	80017b4 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f04:	f7fd fc56 	bl	80017b4 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e1a3      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f16:	4b1e      	ldr	r3, [pc, #120]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d038      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d019      	beq.n	8003f6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f36:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f3a:	4a15      	ldr	r2, [pc, #84]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f42:	f7fd fc37 	bl	80017b4 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f4a:	f7fd fc33 	bl	80017b4 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e180      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f5c:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0f0      	beq.n	8003f4a <HAL_RCC_OscConfig+0x23a>
 8003f68:	e01a      	b.n	8003fa0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f6e:	4a08      	ldr	r2, [pc, #32]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f76:	f7fd fc1d 	bl	80017b4 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f7c:	e00a      	b.n	8003f94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f7e:	f7fd fc19 	bl	80017b4 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d903      	bls.n	8003f94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e166      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
 8003f90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f94:	4b92      	ldr	r3, [pc, #584]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8003f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1ee      	bne.n	8003f7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0304 	and.w	r3, r3, #4
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 80a4 	beq.w	80040f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fae:	4b8c      	ldr	r3, [pc, #560]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10d      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	4b89      	ldr	r3, [pc, #548]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	4a88      	ldr	r2, [pc, #544]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8003fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc6:	4b86      	ldr	r3, [pc, #536]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fd6:	4b83      	ldr	r3, [pc, #524]	; (80041e4 <HAL_RCC_OscConfig+0x4d4>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d118      	bne.n	8004014 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003fe2:	4b80      	ldr	r3, [pc, #512]	; (80041e4 <HAL_RCC_OscConfig+0x4d4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a7f      	ldr	r2, [pc, #508]	; (80041e4 <HAL_RCC_OscConfig+0x4d4>)
 8003fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fee:	f7fd fbe1 	bl	80017b4 <HAL_GetTick>
 8003ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff6:	f7fd fbdd 	bl	80017b4 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b64      	cmp	r3, #100	; 0x64
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e12a      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004008:	4b76      	ldr	r3, [pc, #472]	; (80041e4 <HAL_RCC_OscConfig+0x4d4>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x31a>
 800401c:	4b70      	ldr	r3, [pc, #448]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800401e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004020:	4a6f      	ldr	r2, [pc, #444]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6713      	str	r3, [r2, #112]	; 0x70
 8004028:	e02d      	b.n	8004086 <HAL_RCC_OscConfig+0x376>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0x33c>
 8004032:	4b6b      	ldr	r3, [pc, #428]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004036:	4a6a      	ldr	r2, [pc, #424]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004038:	f023 0301 	bic.w	r3, r3, #1
 800403c:	6713      	str	r3, [r2, #112]	; 0x70
 800403e:	4b68      	ldr	r3, [pc, #416]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004042:	4a67      	ldr	r2, [pc, #412]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004044:	f023 0304 	bic.w	r3, r3, #4
 8004048:	6713      	str	r3, [r2, #112]	; 0x70
 800404a:	e01c      	b.n	8004086 <HAL_RCC_OscConfig+0x376>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b05      	cmp	r3, #5
 8004052:	d10c      	bne.n	800406e <HAL_RCC_OscConfig+0x35e>
 8004054:	4b62      	ldr	r3, [pc, #392]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004058:	4a61      	ldr	r2, [pc, #388]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800405a:	f043 0304 	orr.w	r3, r3, #4
 800405e:	6713      	str	r3, [r2, #112]	; 0x70
 8004060:	4b5f      	ldr	r3, [pc, #380]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004064:	4a5e      	ldr	r2, [pc, #376]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	6713      	str	r3, [r2, #112]	; 0x70
 800406c:	e00b      	b.n	8004086 <HAL_RCC_OscConfig+0x376>
 800406e:	4b5c      	ldr	r3, [pc, #368]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004072:	4a5b      	ldr	r2, [pc, #364]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	6713      	str	r3, [r2, #112]	; 0x70
 800407a:	4b59      	ldr	r3, [pc, #356]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800407c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407e:	4a58      	ldr	r2, [pc, #352]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004080:	f023 0304 	bic.w	r3, r3, #4
 8004084:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d015      	beq.n	80040ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408e:	f7fd fb91 	bl	80017b4 <HAL_GetTick>
 8004092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004094:	e00a      	b.n	80040ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004096:	f7fd fb8d 	bl	80017b4 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e0d8      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ac:	4b4c      	ldr	r3, [pc, #304]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80040ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0ee      	beq.n	8004096 <HAL_RCC_OscConfig+0x386>
 80040b8:	e014      	b.n	80040e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fd fb7b 	bl	80017b4 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c0:	e00a      	b.n	80040d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c2:	f7fd fb77 	bl	80017b4 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e0c2      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d8:	4b41      	ldr	r3, [pc, #260]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80040da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1ee      	bne.n	80040c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040e4:	7dfb      	ldrb	r3, [r7, #23]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d105      	bne.n	80040f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ea:	4b3d      	ldr	r3, [pc, #244]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	4a3c      	ldr	r2, [pc, #240]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80040f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 80ae 	beq.w	800425c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004100:	4b37      	ldr	r3, [pc, #220]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 030c 	and.w	r3, r3, #12
 8004108:	2b08      	cmp	r3, #8
 800410a:	d06d      	beq.n	80041e8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	2b02      	cmp	r3, #2
 8004112:	d14b      	bne.n	80041ac <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004114:	4b32      	ldr	r3, [pc, #200]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a31      	ldr	r2, [pc, #196]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800411a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800411e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7fd fb48 	bl	80017b4 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fd fb44 	bl	80017b4 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e091      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	4b29      	ldr	r3, [pc, #164]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69da      	ldr	r2, [r3, #28]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	019b      	lsls	r3, r3, #6
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415c:	085b      	lsrs	r3, r3, #1
 800415e:	3b01      	subs	r3, #1
 8004160:	041b      	lsls	r3, r3, #16
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004168:	061b      	lsls	r3, r3, #24
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	071b      	lsls	r3, r3, #28
 8004172:	491b      	ldr	r1, [pc, #108]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004178:	4b19      	ldr	r3, [pc, #100]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a18      	ldr	r2, [pc, #96]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 800417e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004182:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004184:	f7fd fb16 	bl	80017b4 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418c:	f7fd fb12 	bl	80017b4 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e05f      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419e:	4b10      	ldr	r3, [pc, #64]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0x47c>
 80041aa:	e057      	b.n	800425c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ac:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a0b      	ldr	r2, [pc, #44]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80041b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b8:	f7fd fafc 	bl	80017b4 <HAL_GetTick>
 80041bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041be:	e008      	b.n	80041d2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c0:	f7fd faf8 	bl	80017b4 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e045      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041d2:	4b03      	ldr	r3, [pc, #12]	; (80041e0 <HAL_RCC_OscConfig+0x4d0>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f0      	bne.n	80041c0 <HAL_RCC_OscConfig+0x4b0>
 80041de:	e03d      	b.n	800425c <HAL_RCC_OscConfig+0x54c>
 80041e0:	40023800 	.word	0x40023800
 80041e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80041e8:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <HAL_RCC_OscConfig+0x558>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d030      	beq.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d129      	bne.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d122      	bne.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004218:	4013      	ands	r3, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800421e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004220:	4293      	cmp	r3, r2
 8004222:	d119      	bne.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	3b01      	subs	r3, #1
 8004232:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d10f      	bne.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d107      	bne.n	8004258 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d001      	beq.n	800425c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40023800 	.word	0x40023800

0800426c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e0d0      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004284:	4b6a      	ldr	r3, [pc, #424]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 030f 	and.w	r3, r3, #15
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d910      	bls.n	80042b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004292:	4b67      	ldr	r3, [pc, #412]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f023 020f 	bic.w	r2, r3, #15
 800429a:	4965      	ldr	r1, [pc, #404]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	4313      	orrs	r3, r2
 80042a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a2:	4b63      	ldr	r3, [pc, #396]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 030f 	and.w	r3, r3, #15
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d001      	beq.n	80042b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e0b8      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d020      	beq.n	8004302 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d005      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042cc:	4b59      	ldr	r3, [pc, #356]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	4a58      	ldr	r2, [pc, #352]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0308 	and.w	r3, r3, #8
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042e4:	4b53      	ldr	r3, [pc, #332]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	4a52      	ldr	r2, [pc, #328]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042f0:	4b50      	ldr	r3, [pc, #320]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	494d      	ldr	r1, [pc, #308]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d040      	beq.n	8004390 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d107      	bne.n	8004326 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004316:	4b47      	ldr	r3, [pc, #284]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d115      	bne.n	800434e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e07f      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2b02      	cmp	r3, #2
 800432c:	d107      	bne.n	800433e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800432e:	4b41      	ldr	r3, [pc, #260]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e073      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800433e:	4b3d      	ldr	r3, [pc, #244]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e06b      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800434e:	4b39      	ldr	r3, [pc, #228]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f023 0203 	bic.w	r2, r3, #3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	4936      	ldr	r1, [pc, #216]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 800435c:	4313      	orrs	r3, r2
 800435e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004360:	f7fd fa28 	bl	80017b4 <HAL_GetTick>
 8004364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004366:	e00a      	b.n	800437e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004368:	f7fd fa24 	bl	80017b4 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	f241 3288 	movw	r2, #5000	; 0x1388
 8004376:	4293      	cmp	r3, r2
 8004378:	d901      	bls.n	800437e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e053      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800437e:	4b2d      	ldr	r3, [pc, #180]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 020c 	and.w	r2, r3, #12
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	429a      	cmp	r2, r3
 800438e:	d1eb      	bne.n	8004368 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004390:	4b27      	ldr	r3, [pc, #156]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 030f 	and.w	r3, r3, #15
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d210      	bcs.n	80043c0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800439e:	4b24      	ldr	r3, [pc, #144]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f023 020f 	bic.w	r2, r3, #15
 80043a6:	4922      	ldr	r1, [pc, #136]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ae:	4b20      	ldr	r3, [pc, #128]	; (8004430 <HAL_RCC_ClockConfig+0x1c4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 030f 	and.w	r3, r3, #15
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d001      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e032      	b.n	8004426 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043cc:	4b19      	ldr	r3, [pc, #100]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	4916      	ldr	r1, [pc, #88]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043ea:	4b12      	ldr	r3, [pc, #72]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	490e      	ldr	r1, [pc, #56]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043fe:	f000 f821 	bl	8004444 <HAL_RCC_GetSysClockFreq>
 8004402:	4602      	mov	r2, r0
 8004404:	4b0b      	ldr	r3, [pc, #44]	; (8004434 <HAL_RCC_ClockConfig+0x1c8>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	091b      	lsrs	r3, r3, #4
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	490a      	ldr	r1, [pc, #40]	; (8004438 <HAL_RCC_ClockConfig+0x1cc>)
 8004410:	5ccb      	ldrb	r3, [r1, r3]
 8004412:	fa22 f303 	lsr.w	r3, r2, r3
 8004416:	4a09      	ldr	r2, [pc, #36]	; (800443c <HAL_RCC_ClockConfig+0x1d0>)
 8004418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800441a:	4b09      	ldr	r3, [pc, #36]	; (8004440 <HAL_RCC_ClockConfig+0x1d4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f7fd f984 	bl	800172c <HAL_InitTick>

  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40023c00 	.word	0x40023c00
 8004434:	40023800 	.word	0x40023800
 8004438:	08008b38 	.word	0x08008b38
 800443c:	2000007c 	.word	0x2000007c
 8004440:	20000080 	.word	0x20000080

08004444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004444:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	607b      	str	r3, [r7, #4]
 8004450:	2300      	movs	r3, #0
 8004452:	60fb      	str	r3, [r7, #12]
 8004454:	2300      	movs	r3, #0
 8004456:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004458:	2300      	movs	r3, #0
 800445a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800445c:	4b67      	ldr	r3, [pc, #412]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f003 030c 	and.w	r3, r3, #12
 8004464:	2b08      	cmp	r3, #8
 8004466:	d00d      	beq.n	8004484 <HAL_RCC_GetSysClockFreq+0x40>
 8004468:	2b08      	cmp	r3, #8
 800446a:	f200 80bd 	bhi.w	80045e8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_RCC_GetSysClockFreq+0x34>
 8004472:	2b04      	cmp	r3, #4
 8004474:	d003      	beq.n	800447e <HAL_RCC_GetSysClockFreq+0x3a>
 8004476:	e0b7      	b.n	80045e8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004478:	4b61      	ldr	r3, [pc, #388]	; (8004600 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800447a:	60bb      	str	r3, [r7, #8]
      break;
 800447c:	e0b7      	b.n	80045ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800447e:	4b61      	ldr	r3, [pc, #388]	; (8004604 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004480:	60bb      	str	r3, [r7, #8]
      break;
 8004482:	e0b4      	b.n	80045ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004484:	4b5d      	ldr	r3, [pc, #372]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800448c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800448e:	4b5b      	ldr	r3, [pc, #364]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d04d      	beq.n	8004536 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800449a:	4b58      	ldr	r3, [pc, #352]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	099b      	lsrs	r3, r3, #6
 80044a0:	461a      	mov	r2, r3
 80044a2:	f04f 0300 	mov.w	r3, #0
 80044a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80044aa:	f04f 0100 	mov.w	r1, #0
 80044ae:	ea02 0800 	and.w	r8, r2, r0
 80044b2:	ea03 0901 	and.w	r9, r3, r1
 80044b6:	4640      	mov	r0, r8
 80044b8:	4649      	mov	r1, r9
 80044ba:	f04f 0200 	mov.w	r2, #0
 80044be:	f04f 0300 	mov.w	r3, #0
 80044c2:	014b      	lsls	r3, r1, #5
 80044c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80044c8:	0142      	lsls	r2, r0, #5
 80044ca:	4610      	mov	r0, r2
 80044cc:	4619      	mov	r1, r3
 80044ce:	ebb0 0008 	subs.w	r0, r0, r8
 80044d2:	eb61 0109 	sbc.w	r1, r1, r9
 80044d6:	f04f 0200 	mov.w	r2, #0
 80044da:	f04f 0300 	mov.w	r3, #0
 80044de:	018b      	lsls	r3, r1, #6
 80044e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80044e4:	0182      	lsls	r2, r0, #6
 80044e6:	1a12      	subs	r2, r2, r0
 80044e8:	eb63 0301 	sbc.w	r3, r3, r1
 80044ec:	f04f 0000 	mov.w	r0, #0
 80044f0:	f04f 0100 	mov.w	r1, #0
 80044f4:	00d9      	lsls	r1, r3, #3
 80044f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044fa:	00d0      	lsls	r0, r2, #3
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	eb12 0208 	adds.w	r2, r2, r8
 8004504:	eb43 0309 	adc.w	r3, r3, r9
 8004508:	f04f 0000 	mov.w	r0, #0
 800450c:	f04f 0100 	mov.w	r1, #0
 8004510:	0259      	lsls	r1, r3, #9
 8004512:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004516:	0250      	lsls	r0, r2, #9
 8004518:	4602      	mov	r2, r0
 800451a:	460b      	mov	r3, r1
 800451c:	4610      	mov	r0, r2
 800451e:	4619      	mov	r1, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	461a      	mov	r2, r3
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	f7fb fee2 	bl	80002f0 <__aeabi_uldivmod>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	4613      	mov	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	e04a      	b.n	80045cc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004536:	4b31      	ldr	r3, [pc, #196]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	099b      	lsrs	r3, r3, #6
 800453c:	461a      	mov	r2, r3
 800453e:	f04f 0300 	mov.w	r3, #0
 8004542:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004546:	f04f 0100 	mov.w	r1, #0
 800454a:	ea02 0400 	and.w	r4, r2, r0
 800454e:	ea03 0501 	and.w	r5, r3, r1
 8004552:	4620      	mov	r0, r4
 8004554:	4629      	mov	r1, r5
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	f04f 0300 	mov.w	r3, #0
 800455e:	014b      	lsls	r3, r1, #5
 8004560:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004564:	0142      	lsls	r2, r0, #5
 8004566:	4610      	mov	r0, r2
 8004568:	4619      	mov	r1, r3
 800456a:	1b00      	subs	r0, r0, r4
 800456c:	eb61 0105 	sbc.w	r1, r1, r5
 8004570:	f04f 0200 	mov.w	r2, #0
 8004574:	f04f 0300 	mov.w	r3, #0
 8004578:	018b      	lsls	r3, r1, #6
 800457a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800457e:	0182      	lsls	r2, r0, #6
 8004580:	1a12      	subs	r2, r2, r0
 8004582:	eb63 0301 	sbc.w	r3, r3, r1
 8004586:	f04f 0000 	mov.w	r0, #0
 800458a:	f04f 0100 	mov.w	r1, #0
 800458e:	00d9      	lsls	r1, r3, #3
 8004590:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004594:	00d0      	lsls	r0, r2, #3
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	1912      	adds	r2, r2, r4
 800459c:	eb45 0303 	adc.w	r3, r5, r3
 80045a0:	f04f 0000 	mov.w	r0, #0
 80045a4:	f04f 0100 	mov.w	r1, #0
 80045a8:	0299      	lsls	r1, r3, #10
 80045aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80045ae:	0290      	lsls	r0, r2, #10
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4610      	mov	r0, r2
 80045b6:	4619      	mov	r1, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	461a      	mov	r2, r3
 80045bc:	f04f 0300 	mov.w	r3, #0
 80045c0:	f7fb fe96 	bl	80002f0 <__aeabi_uldivmod>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4613      	mov	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80045cc:	4b0b      	ldr	r3, [pc, #44]	; (80045fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	0c1b      	lsrs	r3, r3, #16
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	3301      	adds	r3, #1
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e4:	60bb      	str	r3, [r7, #8]
      break;
 80045e6:	e002      	b.n	80045ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045e8:	4b05      	ldr	r3, [pc, #20]	; (8004600 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80045ea:	60bb      	str	r3, [r7, #8]
      break;
 80045ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045ee:	68bb      	ldr	r3, [r7, #8]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80045fa:	bf00      	nop
 80045fc:	40023800 	.word	0x40023800
 8004600:	00f42400 	.word	0x00f42400
 8004604:	007a1200 	.word	0x007a1200

08004608 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800460c:	4b03      	ldr	r3, [pc, #12]	; (800461c <HAL_RCC_GetHCLKFreq+0x14>)
 800460e:	681b      	ldr	r3, [r3, #0]
}
 8004610:	4618      	mov	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	2000007c 	.word	0x2000007c

08004620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004624:	f7ff fff0 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004628:	4602      	mov	r2, r0
 800462a:	4b05      	ldr	r3, [pc, #20]	; (8004640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	0a9b      	lsrs	r3, r3, #10
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	4903      	ldr	r1, [pc, #12]	; (8004644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004636:	5ccb      	ldrb	r3, [r1, r3]
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800463c:	4618      	mov	r0, r3
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40023800 	.word	0x40023800
 8004644:	08008b48 	.word	0x08008b48

08004648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800464c:	f7ff ffdc 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004650:	4602      	mov	r2, r0
 8004652:	4b05      	ldr	r3, [pc, #20]	; (8004668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	0b5b      	lsrs	r3, r3, #13
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	4903      	ldr	r1, [pc, #12]	; (800466c <HAL_RCC_GetPCLK2Freq+0x24>)
 800465e:	5ccb      	ldrb	r3, [r1, r3]
 8004660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004664:	4618      	mov	r0, r3
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40023800 	.word	0x40023800
 800466c:	08008b48 	.word	0x08008b48

08004670 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004680:	2300      	movs	r3, #0
 8004682:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d012      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004698:	4b69      	ldr	r3, [pc, #420]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	4a68      	ldr	r2, [pc, #416]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800469e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80046a2:	6093      	str	r3, [r2, #8]
 80046a4:	4b66      	ldr	r3, [pc, #408]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ac:	4964      	ldr	r1, [pc, #400]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80046ba:	2301      	movs	r3, #1
 80046bc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d017      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046ca:	4b5d      	ldr	r3, [pc, #372]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d8:	4959      	ldr	r1, [pc, #356]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046e8:	d101      	bne.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80046ea:	2301      	movs	r3, #1
 80046ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80046f6:	2301      	movs	r3, #1
 80046f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d017      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004706:	4b4e      	ldr	r3, [pc, #312]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004708:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800470c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004714:	494a      	ldr	r1, [pc, #296]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004720:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004724:	d101      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004726:	2301      	movs	r3, #1
 8004728:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004732:	2301      	movs	r3, #1
 8004734:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004742:	2301      	movs	r3, #1
 8004744:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0320 	and.w	r3, r3, #32
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 808b 	beq.w	800486a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004754:	4b3a      	ldr	r3, [pc, #232]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	4a39      	ldr	r2, [pc, #228]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800475a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800475e:	6413      	str	r3, [r2, #64]	; 0x40
 8004760:	4b37      	ldr	r3, [pc, #220]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004768:	60bb      	str	r3, [r7, #8]
 800476a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800476c:	4b35      	ldr	r3, [pc, #212]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a34      	ldr	r2, [pc, #208]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004776:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004778:	f7fd f81c 	bl	80017b4 <HAL_GetTick>
 800477c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800477e:	e008      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004780:	f7fd f818 	bl	80017b4 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b64      	cmp	r3, #100	; 0x64
 800478c:	d901      	bls.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e38f      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004792:	4b2c      	ldr	r3, [pc, #176]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0f0      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800479e:	4b28      	ldr	r3, [pc, #160]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047a6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d035      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d02e      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047bc:	4b20      	ldr	r3, [pc, #128]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047c4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047c6:	4b1e      	ldr	r3, [pc, #120]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ca:	4a1d      	ldr	r2, [pc, #116]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047d2:	4b1b      	ldr	r3, [pc, #108]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d6:	4a1a      	ldr	r2, [pc, #104]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80047de:	4a18      	ldr	r2, [pc, #96]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80047e4:	4b16      	ldr	r3, [pc, #88]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d114      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f0:	f7fc ffe0 	bl	80017b4 <HAL_GetTick>
 80047f4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047f6:	e00a      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f8:	f7fc ffdc 	bl	80017b4 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	f241 3288 	movw	r2, #5000	; 0x1388
 8004806:	4293      	cmp	r3, r2
 8004808:	d901      	bls.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e351      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800480e:	4b0c      	ldr	r3, [pc, #48]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0ee      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004822:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004826:	d111      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004828:	4b05      	ldr	r3, [pc, #20]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004834:	4b04      	ldr	r3, [pc, #16]	; (8004848 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004836:	400b      	ands	r3, r1
 8004838:	4901      	ldr	r1, [pc, #4]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800483a:	4313      	orrs	r3, r2
 800483c:	608b      	str	r3, [r1, #8]
 800483e:	e00b      	b.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004840:	40023800 	.word	0x40023800
 8004844:	40007000 	.word	0x40007000
 8004848:	0ffffcff 	.word	0x0ffffcff
 800484c:	4bb3      	ldr	r3, [pc, #716]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	4ab2      	ldr	r2, [pc, #712]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004852:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004856:	6093      	str	r3, [r2, #8]
 8004858:	4bb0      	ldr	r3, [pc, #704]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800485a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004864:	49ad      	ldr	r1, [pc, #692]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004866:	4313      	orrs	r3, r2
 8004868:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0310 	and.w	r3, r3, #16
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004876:	4ba9      	ldr	r3, [pc, #676]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004878:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800487c:	4aa7      	ldr	r2, [pc, #668]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800487e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004882:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004886:	4ba5      	ldr	r3, [pc, #660]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004888:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004890:	49a2      	ldr	r1, [pc, #648]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048a4:	4b9d      	ldr	r3, [pc, #628]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b2:	499a      	ldr	r1, [pc, #616]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048c6:	4b95      	ldr	r3, [pc, #596]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048d4:	4991      	ldr	r1, [pc, #580]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048e8:	4b8c      	ldr	r3, [pc, #560]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048f6:	4989      	ldr	r1, [pc, #548]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800490a:	4b84      	ldr	r3, [pc, #528]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800490c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004910:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004918:	4980      	ldr	r1, [pc, #512]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800492c:	4b7b      	ldr	r3, [pc, #492]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800492e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004932:	f023 0203 	bic.w	r2, r3, #3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	4978      	ldr	r1, [pc, #480]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800493c:	4313      	orrs	r3, r2
 800493e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800494e:	4b73      	ldr	r3, [pc, #460]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004954:	f023 020c 	bic.w	r2, r3, #12
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800495c:	496f      	ldr	r1, [pc, #444]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800495e:	4313      	orrs	r3, r2
 8004960:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00a      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004970:	4b6a      	ldr	r3, [pc, #424]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004976:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800497e:	4967      	ldr	r1, [pc, #412]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004980:	4313      	orrs	r3, r2
 8004982:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004992:	4b62      	ldr	r3, [pc, #392]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004998:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049a0:	495e      	ldr	r1, [pc, #376]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00a      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049b4:	4b59      	ldr	r3, [pc, #356]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	4956      	ldr	r1, [pc, #344]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00a      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80049d6:	4b51      	ldr	r3, [pc, #324]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e4:	494d      	ldr	r1, [pc, #308]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80049f8:	4b48      	ldr	r3, [pc, #288]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a06:	4945      	ldr	r1, [pc, #276]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004a1a:	4b40      	ldr	r3, [pc, #256]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a28:	493c      	ldr	r1, [pc, #240]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a3c:	4b37      	ldr	r3, [pc, #220]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a42:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a4a:	4934      	ldr	r1, [pc, #208]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d011      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004a5e:	4b2f      	ldr	r3, [pc, #188]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a64:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a6c:	492b      	ldr	r1, [pc, #172]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a7c:	d101      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a9e:	4b1f      	ldr	r3, [pc, #124]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aac:	491b      	ldr	r1, [pc, #108]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00b      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ac0:	4b16      	ldr	r3, [pc, #88]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad0:	4912      	ldr	r1, [pc, #72]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00b      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004ae4:	4b0d      	ldr	r3, [pc, #52]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004af4:	4909      	ldr	r1, [pc, #36]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00f      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b08:	4b04      	ldr	r3, [pc, #16]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b0e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b18:	e002      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004b1a:	bf00      	nop
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	4986      	ldr	r1, [pc, #536]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00b      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b34:	4b81      	ldr	r3, [pc, #516]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b3a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b44:	497d      	ldr	r1, [pc, #500]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d006      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 80d6 	beq.w	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b60:	4b76      	ldr	r3, [pc, #472]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a75      	ldr	r2, [pc, #468]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b6c:	f7fc fe22 	bl	80017b4 <HAL_GetTick>
 8004b70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b74:	f7fc fe1e 	bl	80017b4 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b64      	cmp	r3, #100	; 0x64
 8004b80:	d901      	bls.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e195      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b86:	4b6d      	ldr	r3, [pc, #436]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1f0      	bne.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d021      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d11d      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ba6:	4b65      	ldr	r3, [pc, #404]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bac:	0c1b      	lsrs	r3, r3, #16
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004bb4:	4b61      	ldr	r3, [pc, #388]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bba:	0e1b      	lsrs	r3, r3, #24
 8004bbc:	f003 030f 	and.w	r3, r3, #15
 8004bc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	019a      	lsls	r2, r3, #6
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	041b      	lsls	r3, r3, #16
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	061b      	lsls	r3, r3, #24
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	071b      	lsls	r3, r3, #28
 8004bda:	4958      	ldr	r1, [pc, #352]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d004      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bf6:	d00a      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d02e      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c0c:	d129      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004c0e:	4b4b      	ldr	r3, [pc, #300]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c14:	0c1b      	lsrs	r3, r3, #16
 8004c16:	f003 0303 	and.w	r3, r3, #3
 8004c1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c1c:	4b47      	ldr	r3, [pc, #284]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c22:	0f1b      	lsrs	r3, r3, #28
 8004c24:	f003 0307 	and.w	r3, r3, #7
 8004c28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	019a      	lsls	r2, r3, #6
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	041b      	lsls	r3, r3, #16
 8004c34:	431a      	orrs	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	061b      	lsls	r3, r3, #24
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	071b      	lsls	r3, r3, #28
 8004c42:	493e      	ldr	r1, [pc, #248]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004c4a:	4b3c      	ldr	r3, [pc, #240]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c50:	f023 021f 	bic.w	r2, r3, #31
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	4938      	ldr	r1, [pc, #224]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d01d      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c6e:	4b33      	ldr	r3, [pc, #204]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c74:	0e1b      	lsrs	r3, r3, #24
 8004c76:	f003 030f 	and.w	r3, r3, #15
 8004c7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c7c:	4b2f      	ldr	r3, [pc, #188]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c82:	0f1b      	lsrs	r3, r3, #28
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	019a      	lsls	r2, r3, #6
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	041b      	lsls	r3, r3, #16
 8004c96:	431a      	orrs	r2, r3
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	061b      	lsls	r3, r3, #24
 8004c9c:	431a      	orrs	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	071b      	lsls	r3, r3, #28
 8004ca2:	4926      	ldr	r1, [pc, #152]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d011      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	019a      	lsls	r2, r3, #6
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	041b      	lsls	r3, r3, #16
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	061b      	lsls	r3, r3, #24
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	071b      	lsls	r3, r3, #28
 8004cd2:	491a      	ldr	r1, [pc, #104]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004cda:	4b18      	ldr	r3, [pc, #96]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a17      	ldr	r2, [pc, #92]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce6:	f7fc fd65 	bl	80017b4 <HAL_GetTick>
 8004cea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cec:	e008      	b.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cee:	f7fc fd61 	bl	80017b4 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b64      	cmp	r3, #100	; 0x64
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e0d8      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d00:	4b0e      	ldr	r3, [pc, #56]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0f0      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	f040 80ce 	bne.w	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004d14:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a08      	ldr	r2, [pc, #32]	; (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d20:	f7fc fd48 	bl	80017b4 <HAL_GetTick>
 8004d24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d26:	e00b      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d28:	f7fc fd44 	bl	80017b4 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b64      	cmp	r3, #100	; 0x64
 8004d34:	d904      	bls.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0bb      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004d3a:	bf00      	nop
 8004d3c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d40:	4b5e      	ldr	r3, [pc, #376]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d4c:	d0ec      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d009      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d02e      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d12a      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d76:	4b51      	ldr	r3, [pc, #324]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7c:	0c1b      	lsrs	r3, r3, #16
 8004d7e:	f003 0303 	and.w	r3, r3, #3
 8004d82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d84:	4b4d      	ldr	r3, [pc, #308]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8a:	0f1b      	lsrs	r3, r3, #28
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	019a      	lsls	r2, r3, #6
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	041b      	lsls	r3, r3, #16
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	061b      	lsls	r3, r3, #24
 8004da4:	431a      	orrs	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	071b      	lsls	r3, r3, #28
 8004daa:	4944      	ldr	r1, [pc, #272]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004db2:	4b42      	ldr	r3, [pc, #264]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004db8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	493d      	ldr	r1, [pc, #244]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d022      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ddc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004de0:	d11d      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004de2:	4b36      	ldr	r3, [pc, #216]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	0e1b      	lsrs	r3, r3, #24
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004df0:	4b32      	ldr	r3, [pc, #200]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df6:	0f1b      	lsrs	r3, r3, #28
 8004df8:	f003 0307 	and.w	r3, r3, #7
 8004dfc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	019a      	lsls	r2, r3, #6
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	041b      	lsls	r3, r3, #16
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	061b      	lsls	r3, r3, #24
 8004e10:	431a      	orrs	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	071b      	lsls	r3, r3, #28
 8004e16:	4929      	ldr	r1, [pc, #164]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d028      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004e2a:	4b24      	ldr	r3, [pc, #144]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e30:	0e1b      	lsrs	r3, r3, #24
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e38:	4b20      	ldr	r3, [pc, #128]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e3e:	0c1b      	lsrs	r3, r3, #16
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	019a      	lsls	r2, r3, #6
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	041b      	lsls	r3, r3, #16
 8004e50:	431a      	orrs	r2, r3
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	061b      	lsls	r3, r3, #24
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	071b      	lsls	r3, r3, #28
 8004e5e:	4917      	ldr	r1, [pc, #92]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004e66:	4b15      	ldr	r3, [pc, #84]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	4911      	ldr	r1, [pc, #68]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e7c:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a0e      	ldr	r2, [pc, #56]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e88:	f7fc fc94 	bl	80017b4 <HAL_GetTick>
 8004e8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e90:	f7fc fc90 	bl	80017b4 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b64      	cmp	r3, #100	; 0x64
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e007      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ea2:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004eaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004eae:	d1ef      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3720      	adds	r7, #32
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40023800 	.word	0x40023800

08004ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e049      	b.n	8004f66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d106      	bne.n	8004eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7fc fad8 	bl	800149c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4619      	mov	r1, r3
 8004efe:	4610      	mov	r0, r2
 8004f00:	f000 fd30 	bl	8005964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
	...

08004f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d001      	beq.n	8004f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e054      	b.n	8005032 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a26      	ldr	r2, [pc, #152]	; (8005040 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d022      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb2:	d01d      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a22      	ldr	r2, [pc, #136]	; (8005044 <HAL_TIM_Base_Start_IT+0xd4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d018      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a21      	ldr	r2, [pc, #132]	; (8005048 <HAL_TIM_Base_Start_IT+0xd8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d013      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a1f      	ldr	r2, [pc, #124]	; (800504c <HAL_TIM_Base_Start_IT+0xdc>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d00e      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a1e      	ldr	r2, [pc, #120]	; (8005050 <HAL_TIM_Base_Start_IT+0xe0>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d009      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1c      	ldr	r2, [pc, #112]	; (8005054 <HAL_TIM_Base_Start_IT+0xe4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d004      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x80>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1b      	ldr	r2, [pc, #108]	; (8005058 <HAL_TIM_Base_Start_IT+0xe8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d115      	bne.n	800501c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	4b19      	ldr	r3, [pc, #100]	; (800505c <HAL_TIM_Base_Start_IT+0xec>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b06      	cmp	r3, #6
 8005000:	d015      	beq.n	800502e <HAL_TIM_Base_Start_IT+0xbe>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005008:	d011      	beq.n	800502e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0201 	orr.w	r2, r2, #1
 8005018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501a:	e008      	b.n	800502e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0201 	orr.w	r2, r2, #1
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	e000      	b.n	8005030 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800502e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	40010000 	.word	0x40010000
 8005044:	40000400 	.word	0x40000400
 8005048:	40000800 	.word	0x40000800
 800504c:	40000c00 	.word	0x40000c00
 8005050:	40010400 	.word	0x40010400
 8005054:	40014000 	.word	0x40014000
 8005058:	40001800 	.word	0x40001800
 800505c:	00010007 	.word	0x00010007

08005060 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e049      	b.n	8005106 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d106      	bne.n	800508c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f841 	bl	800510e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3304      	adds	r3, #4
 800509c:	4619      	mov	r1, r3
 800509e:	4610      	mov	r0, r2
 80050a0:	f000 fc60 	bl	8005964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
	...

08005124 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d109      	bne.n	8005148 <HAL_TIM_PWM_Start+0x24>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b01      	cmp	r3, #1
 800513e:	bf14      	ite	ne
 8005140:	2301      	movne	r3, #1
 8005142:	2300      	moveq	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	e03c      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	2b04      	cmp	r3, #4
 800514c:	d109      	bne.n	8005162 <HAL_TIM_PWM_Start+0x3e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b01      	cmp	r3, #1
 8005158:	bf14      	ite	ne
 800515a:	2301      	movne	r3, #1
 800515c:	2300      	moveq	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	e02f      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d109      	bne.n	800517c <HAL_TIM_PWM_Start+0x58>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e022      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b0c      	cmp	r3, #12
 8005180:	d109      	bne.n	8005196 <HAL_TIM_PWM_Start+0x72>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	bf14      	ite	ne
 800518e:	2301      	movne	r3, #1
 8005190:	2300      	moveq	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	e015      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b10      	cmp	r3, #16
 800519a:	d109      	bne.n	80051b0 <HAL_TIM_PWM_Start+0x8c>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e008      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	bf14      	ite	ne
 80051bc:	2301      	movne	r3, #1
 80051be:	2300      	moveq	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e092      	b.n	80052f0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <HAL_TIM_PWM_Start+0xb6>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d8:	e023      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0xc6>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e8:	e01b      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_PWM_Start+0xd6>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f8:	e013      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b0c      	cmp	r3, #12
 80051fe:	d104      	bne.n	800520a <HAL_TIM_PWM_Start+0xe6>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005208:	e00b      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b10      	cmp	r3, #16
 800520e:	d104      	bne.n	800521a <HAL_TIM_PWM_Start+0xf6>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005218:	e003      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2202      	movs	r2, #2
 800521e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2201      	movs	r2, #1
 8005228:	6839      	ldr	r1, [r7, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 ff32 	bl	8006094 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a30      	ldr	r2, [pc, #192]	; (80052f8 <HAL_TIM_PWM_Start+0x1d4>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d004      	beq.n	8005244 <HAL_TIM_PWM_Start+0x120>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a2f      	ldr	r2, [pc, #188]	; (80052fc <HAL_TIM_PWM_Start+0x1d8>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d101      	bne.n	8005248 <HAL_TIM_PWM_Start+0x124>
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <HAL_TIM_PWM_Start+0x126>
 8005248:	2300      	movs	r3, #0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800525c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a25      	ldr	r2, [pc, #148]	; (80052f8 <HAL_TIM_PWM_Start+0x1d4>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d022      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005270:	d01d      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a22      	ldr	r2, [pc, #136]	; (8005300 <HAL_TIM_PWM_Start+0x1dc>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d018      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a20      	ldr	r2, [pc, #128]	; (8005304 <HAL_TIM_PWM_Start+0x1e0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d013      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1f      	ldr	r2, [pc, #124]	; (8005308 <HAL_TIM_PWM_Start+0x1e4>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d00e      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a19      	ldr	r2, [pc, #100]	; (80052fc <HAL_TIM_PWM_Start+0x1d8>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d009      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1b      	ldr	r2, [pc, #108]	; (800530c <HAL_TIM_PWM_Start+0x1e8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d004      	beq.n	80052ae <HAL_TIM_PWM_Start+0x18a>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a19      	ldr	r2, [pc, #100]	; (8005310 <HAL_TIM_PWM_Start+0x1ec>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d115      	bne.n	80052da <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	4b17      	ldr	r3, [pc, #92]	; (8005314 <HAL_TIM_PWM_Start+0x1f0>)
 80052b6:	4013      	ands	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b06      	cmp	r3, #6
 80052be:	d015      	beq.n	80052ec <HAL_TIM_PWM_Start+0x1c8>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052c6:	d011      	beq.n	80052ec <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f042 0201 	orr.w	r2, r2, #1
 80052d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d8:	e008      	b.n	80052ec <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f042 0201 	orr.w	r2, r2, #1
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	e000      	b.n	80052ee <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	40010000 	.word	0x40010000
 80052fc:	40010400 	.word	0x40010400
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00
 800530c:	40014000 	.word	0x40014000
 8005310:	40001800 	.word	0x40001800
 8005314:	00010007 	.word	0x00010007

08005318 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b02      	cmp	r3, #2
 800532c:	d122      	bne.n	8005374 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b02      	cmp	r3, #2
 800533a:	d11b      	bne.n	8005374 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f06f 0202 	mvn.w	r2, #2
 8005344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	f003 0303 	and.w	r3, r3, #3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d003      	beq.n	8005362 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fae4 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 8005360:	e005      	b.n	800536e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fad6 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 fae7 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b04      	cmp	r3, #4
 8005380:	d122      	bne.n	80053c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b04      	cmp	r3, #4
 800538e:	d11b      	bne.n	80053c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0204 	mvn.w	r2, #4
 8005398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2202      	movs	r2, #2
 800539e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 faba 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 80053b4:	e005      	b.n	80053c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 faac 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fabd 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	f003 0308 	and.w	r3, r3, #8
 80053d2:	2b08      	cmp	r3, #8
 80053d4:	d122      	bne.n	800541c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d11b      	bne.n	800541c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f06f 0208 	mvn.w	r2, #8
 80053ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2204      	movs	r2, #4
 80053f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	69db      	ldr	r3, [r3, #28]
 80053fa:	f003 0303 	and.w	r3, r3, #3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fa90 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 8005408:	e005      	b.n	8005416 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fa82 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fa93 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b10      	cmp	r3, #16
 8005428:	d122      	bne.n	8005470 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f003 0310 	and.w	r3, r3, #16
 8005434:	2b10      	cmp	r3, #16
 8005436:	d11b      	bne.n	8005470 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0210 	mvn.w	r2, #16
 8005440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2208      	movs	r2, #8
 8005446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fa66 	bl	8005928 <HAL_TIM_IC_CaptureCallback>
 800545c:	e005      	b.n	800546a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 fa58 	bl	8005914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fa69 	bl	800593c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b01      	cmp	r3, #1
 800547c:	d10e      	bne.n	800549c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0301 	and.w	r3, r3, #1
 8005488:	2b01      	cmp	r3, #1
 800548a:	d107      	bne.n	800549c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0201 	mvn.w	r2, #1
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7fb fc0e 	bl	8000cb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054a6:	2b80      	cmp	r3, #128	; 0x80
 80054a8:	d10e      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b4:	2b80      	cmp	r3, #128	; 0x80
 80054b6:	d107      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fea4 	bl	8006210 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d6:	d10e      	bne.n	80054f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e2:	2b80      	cmp	r3, #128	; 0x80
 80054e4:	d107      	bne.n	80054f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80054ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 fe97 	bl	8006224 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005500:	2b40      	cmp	r3, #64	; 0x40
 8005502:	d10e      	bne.n	8005522 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550e:	2b40      	cmp	r3, #64	; 0x40
 8005510:	d107      	bne.n	8005522 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800551a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fa17 	bl	8005950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b20      	cmp	r3, #32
 800552e:	d10e      	bne.n	800554e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	f003 0320 	and.w	r3, r3, #32
 800553a:	2b20      	cmp	r3, #32
 800553c:	d107      	bne.n	800554e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f06f 0220 	mvn.w	r2, #32
 8005546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fe57 	bl	80061fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800554e:	bf00      	nop
 8005550:	3708      	adds	r7, #8
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
	...

08005558 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005564:	2300      	movs	r3, #0
 8005566:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005572:	2302      	movs	r3, #2
 8005574:	e0ff      	b.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b14      	cmp	r3, #20
 8005582:	f200 80f0 	bhi.w	8005766 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005586:	a201      	add	r2, pc, #4	; (adr r2, 800558c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558c:	080055e1 	.word	0x080055e1
 8005590:	08005767 	.word	0x08005767
 8005594:	08005767 	.word	0x08005767
 8005598:	08005767 	.word	0x08005767
 800559c:	08005621 	.word	0x08005621
 80055a0:	08005767 	.word	0x08005767
 80055a4:	08005767 	.word	0x08005767
 80055a8:	08005767 	.word	0x08005767
 80055ac:	08005663 	.word	0x08005663
 80055b0:	08005767 	.word	0x08005767
 80055b4:	08005767 	.word	0x08005767
 80055b8:	08005767 	.word	0x08005767
 80055bc:	080056a3 	.word	0x080056a3
 80055c0:	08005767 	.word	0x08005767
 80055c4:	08005767 	.word	0x08005767
 80055c8:	08005767 	.word	0x08005767
 80055cc:	080056e5 	.word	0x080056e5
 80055d0:	08005767 	.word	0x08005767
 80055d4:	08005767 	.word	0x08005767
 80055d8:	08005767 	.word	0x08005767
 80055dc:	08005725 	.word	0x08005725
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68b9      	ldr	r1, [r7, #8]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fa5c 	bl	8005aa4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699a      	ldr	r2, [r3, #24]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0208 	orr.w	r2, r2, #8
 80055fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0204 	bic.w	r2, r2, #4
 800560a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6999      	ldr	r1, [r3, #24]
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	619a      	str	r2, [r3, #24]
      break;
 800561e:	e0a5      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	4618      	mov	r0, r3
 8005628:	f000 faae 	bl	8005b88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699a      	ldr	r2, [r3, #24]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800563a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800564a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6999      	ldr	r1, [r3, #24]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	021a      	lsls	r2, r3, #8
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	619a      	str	r2, [r3, #24]
      break;
 8005660:	e084      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fb05 	bl	8005c78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69da      	ldr	r2, [r3, #28]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0208 	orr.w	r2, r2, #8
 800567c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 0204 	bic.w	r2, r2, #4
 800568c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69d9      	ldr	r1, [r3, #28]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	61da      	str	r2, [r3, #28]
      break;
 80056a0:	e064      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fb5b 	bl	8005d64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69da      	ldr	r2, [r3, #28]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69d9      	ldr	r1, [r3, #28]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	021a      	lsls	r2, r3, #8
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	61da      	str	r2, [r3, #28]
      break;
 80056e2:	e043      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fb92 	bl	8005e14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0208 	orr.w	r2, r2, #8
 80056fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0204 	bic.w	r2, r2, #4
 800570e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691a      	ldr	r2, [r3, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005722:	e023      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	4618      	mov	r0, r3
 800572c:	f000 fbc4 	bl	8005eb8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800573e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	021a      	lsls	r2, r3, #8
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005764:	e002      	b.n	800576c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	75fb      	strb	r3, [r7, #23]
      break;
 800576a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005774:	7dfb      	ldrb	r3, [r7, #23]
}
 8005776:	4618      	mov	r0, r3
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop

08005780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_TIM_ConfigClockSource+0x1c>
 8005798:	2302      	movs	r3, #2
 800579a:	e0b4      	b.n	8005906 <HAL_TIM_ConfigClockSource+0x186>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	4b56      	ldr	r3, [pc, #344]	; (8005910 <HAL_TIM_ConfigClockSource+0x190>)
 80057b8:	4013      	ands	r3, r2
 80057ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057d4:	d03e      	beq.n	8005854 <HAL_TIM_ConfigClockSource+0xd4>
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	f200 8087 	bhi.w	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057e2:	f000 8086 	beq.w	80058f2 <HAL_TIM_ConfigClockSource+0x172>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ea:	d87f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b70      	cmp	r3, #112	; 0x70
 80057ee:	d01a      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0xa6>
 80057f0:	2b70      	cmp	r3, #112	; 0x70
 80057f2:	d87b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b60      	cmp	r3, #96	; 0x60
 80057f6:	d050      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x11a>
 80057f8:	2b60      	cmp	r3, #96	; 0x60
 80057fa:	d877      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b50      	cmp	r3, #80	; 0x50
 80057fe:	d03c      	beq.n	800587a <HAL_TIM_ConfigClockSource+0xfa>
 8005800:	2b50      	cmp	r3, #80	; 0x50
 8005802:	d873      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b40      	cmp	r3, #64	; 0x40
 8005806:	d058      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x13a>
 8005808:	2b40      	cmp	r3, #64	; 0x40
 800580a:	d86f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800580c:	2b30      	cmp	r3, #48	; 0x30
 800580e:	d064      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005810:	2b30      	cmp	r3, #48	; 0x30
 8005812:	d86b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b20      	cmp	r3, #32
 8005816:	d060      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005818:	2b20      	cmp	r3, #32
 800581a:	d867      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d05c      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005820:	2b10      	cmp	r3, #16
 8005822:	d05a      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005824:	e062      	b.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6899      	ldr	r1, [r3, #8]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f000 fc0d 	bl	8006054 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005848:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	609a      	str	r2, [r3, #8]
      break;
 8005852:	e04f      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6818      	ldr	r0, [r3, #0]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	6899      	ldr	r1, [r3, #8]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f000 fbf6 	bl	8006054 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005876:	609a      	str	r2, [r3, #8]
      break;
 8005878:	e03c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	461a      	mov	r2, r3
 8005888:	f000 fb6a 	bl	8005f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2150      	movs	r1, #80	; 0x50
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fbc3 	bl	800601e <TIM_ITRx_SetConfig>
      break;
 8005898:	e02c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	461a      	mov	r2, r3
 80058a8:	f000 fb89 	bl	8005fbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2160      	movs	r1, #96	; 0x60
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 fbb3 	bl	800601e <TIM_ITRx_SetConfig>
      break;
 80058b8:	e01c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6818      	ldr	r0, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	6859      	ldr	r1, [r3, #4]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f000 fb4a 	bl	8005f60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2140      	movs	r1, #64	; 0x40
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 fba3 	bl	800601e <TIM_ITRx_SetConfig>
      break;
 80058d8:	e00c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4619      	mov	r1, r3
 80058e4:	4610      	mov	r0, r2
 80058e6:	f000 fb9a 	bl	800601e <TIM_ITRx_SetConfig>
      break;
 80058ea:	e003      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	73fb      	strb	r3, [r7, #15]
      break;
 80058f0:	e000      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	fffeff88 	.word	0xfffeff88

08005914 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a40      	ldr	r2, [pc, #256]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d013      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005982:	d00f      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a3d      	ldr	r2, [pc, #244]	; (8005a7c <TIM_Base_SetConfig+0x118>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00b      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a3c      	ldr	r2, [pc, #240]	; (8005a80 <TIM_Base_SetConfig+0x11c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3b      	ldr	r2, [pc, #236]	; (8005a84 <TIM_Base_SetConfig+0x120>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3a      	ldr	r2, [pc, #232]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d108      	bne.n	80059b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a2f      	ldr	r2, [pc, #188]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d02b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059c4:	d027      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a2c      	ldr	r2, [pc, #176]	; (8005a7c <TIM_Base_SetConfig+0x118>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d023      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a2b      	ldr	r2, [pc, #172]	; (8005a80 <TIM_Base_SetConfig+0x11c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d01f      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2a      	ldr	r2, [pc, #168]	; (8005a84 <TIM_Base_SetConfig+0x120>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d01b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a29      	ldr	r2, [pc, #164]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d017      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a28      	ldr	r2, [pc, #160]	; (8005a8c <TIM_Base_SetConfig+0x128>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d013      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a27      	ldr	r2, [pc, #156]	; (8005a90 <TIM_Base_SetConfig+0x12c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00f      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a26      	ldr	r2, [pc, #152]	; (8005a94 <TIM_Base_SetConfig+0x130>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00b      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a25      	ldr	r2, [pc, #148]	; (8005a98 <TIM_Base_SetConfig+0x134>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d007      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a24      	ldr	r2, [pc, #144]	; (8005a9c <TIM_Base_SetConfig+0x138>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d003      	beq.n	8005a16 <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a23      	ldr	r2, [pc, #140]	; (8005aa0 <TIM_Base_SetConfig+0x13c>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d108      	bne.n	8005a28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a0a      	ldr	r2, [pc, #40]	; (8005a78 <TIM_Base_SetConfig+0x114>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_Base_SetConfig+0xf8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a0c      	ldr	r2, [pc, #48]	; (8005a88 <TIM_Base_SetConfig+0x124>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d103      	bne.n	8005a64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	615a      	str	r2, [r3, #20]
}
 8005a6a:	bf00      	nop
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	40000400 	.word	0x40000400
 8005a80:	40000800 	.word	0x40000800
 8005a84:	40000c00 	.word	0x40000c00
 8005a88:	40010400 	.word	0x40010400
 8005a8c:	40014000 	.word	0x40014000
 8005a90:	40014400 	.word	0x40014400
 8005a94:	40014800 	.word	0x40014800
 8005a98:	40001800 	.word	0x40001800
 8005a9c:	40001c00 	.word	0x40001c00
 8005aa0:	40002000 	.word	0x40002000

08005aa4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	f023 0201 	bic.w	r2, r3, #1
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4b2b      	ldr	r3, [pc, #172]	; (8005b7c <TIM_OC1_SetConfig+0xd8>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 0303 	bic.w	r3, r3, #3
 8005ada:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f023 0302 	bic.w	r3, r3, #2
 8005aec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a21      	ldr	r2, [pc, #132]	; (8005b80 <TIM_OC1_SetConfig+0xdc>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d003      	beq.n	8005b08 <TIM_OC1_SetConfig+0x64>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a20      	ldr	r2, [pc, #128]	; (8005b84 <TIM_OC1_SetConfig+0xe0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d10c      	bne.n	8005b22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	f023 0308 	bic.w	r3, r3, #8
 8005b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f023 0304 	bic.w	r3, r3, #4
 8005b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a16      	ldr	r2, [pc, #88]	; (8005b80 <TIM_OC1_SetConfig+0xdc>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d003      	beq.n	8005b32 <TIM_OC1_SetConfig+0x8e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a15      	ldr	r2, [pc, #84]	; (8005b84 <TIM_OC1_SetConfig+0xe0>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d111      	bne.n	8005b56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	621a      	str	r2, [r3, #32]
}
 8005b70:	bf00      	nop
 8005b72:	371c      	adds	r7, #28
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	fffeff8f 	.word	0xfffeff8f
 8005b80:	40010000 	.word	0x40010000
 8005b84:	40010400 	.word	0x40010400

08005b88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	f023 0210 	bic.w	r2, r3, #16
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4b2e      	ldr	r3, [pc, #184]	; (8005c6c <TIM_OC2_SetConfig+0xe4>)
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	021b      	lsls	r3, r3, #8
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	f023 0320 	bic.w	r3, r3, #32
 8005bd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a23      	ldr	r2, [pc, #140]	; (8005c70 <TIM_OC2_SetConfig+0xe8>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d003      	beq.n	8005bf0 <TIM_OC2_SetConfig+0x68>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a22      	ldr	r2, [pc, #136]	; (8005c74 <TIM_OC2_SetConfig+0xec>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d10d      	bne.n	8005c0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a18      	ldr	r2, [pc, #96]	; (8005c70 <TIM_OC2_SetConfig+0xe8>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC2_SetConfig+0x94>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a17      	ldr	r2, [pc, #92]	; (8005c74 <TIM_OC2_SetConfig+0xec>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d113      	bne.n	8005c44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	621a      	str	r2, [r3, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	371c      	adds	r7, #28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	feff8fff 	.word	0xfeff8fff
 8005c70:	40010000 	.word	0x40010000
 8005c74:	40010400 	.word	0x40010400

08005c78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a1b      	ldr	r3, [r3, #32]
 8005c86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4b2d      	ldr	r3, [pc, #180]	; (8005d58 <TIM_OC3_SetConfig+0xe0>)
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0303 	bic.w	r3, r3, #3
 8005cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	021b      	lsls	r3, r3, #8
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a22      	ldr	r2, [pc, #136]	; (8005d5c <TIM_OC3_SetConfig+0xe4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d003      	beq.n	8005cde <TIM_OC3_SetConfig+0x66>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a21      	ldr	r2, [pc, #132]	; (8005d60 <TIM_OC3_SetConfig+0xe8>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d10d      	bne.n	8005cfa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ce4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	021b      	lsls	r3, r3, #8
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a17      	ldr	r2, [pc, #92]	; (8005d5c <TIM_OC3_SetConfig+0xe4>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d003      	beq.n	8005d0a <TIM_OC3_SetConfig+0x92>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a16      	ldr	r2, [pc, #88]	; (8005d60 <TIM_OC3_SetConfig+0xe8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d113      	bne.n	8005d32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	011b      	lsls	r3, r3, #4
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	621a      	str	r2, [r3, #32]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	fffeff8f 	.word	0xfffeff8f
 8005d5c:	40010000 	.word	0x40010000
 8005d60:	40010400 	.word	0x40010400

08005d64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	69db      	ldr	r3, [r3, #28]
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4b1e      	ldr	r3, [pc, #120]	; (8005e08 <TIM_OC4_SetConfig+0xa4>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	031b      	lsls	r3, r3, #12
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a13      	ldr	r2, [pc, #76]	; (8005e0c <TIM_OC4_SetConfig+0xa8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <TIM_OC4_SetConfig+0x68>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a12      	ldr	r2, [pc, #72]	; (8005e10 <TIM_OC4_SetConfig+0xac>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d109      	bne.n	8005de0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005dd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	019b      	lsls	r3, r3, #6
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	621a      	str	r2, [r3, #32]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	feff8fff 	.word	0xfeff8fff
 8005e0c:	40010000 	.word	0x40010000
 8005e10:	40010400 	.word	0x40010400

08005e14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	4b1b      	ldr	r3, [pc, #108]	; (8005eac <TIM_OC5_SetConfig+0x98>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	041b      	lsls	r3, r3, #16
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a12      	ldr	r2, [pc, #72]	; (8005eb0 <TIM_OC5_SetConfig+0x9c>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d003      	beq.n	8005e72 <TIM_OC5_SetConfig+0x5e>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a11      	ldr	r2, [pc, #68]	; (8005eb4 <TIM_OC5_SetConfig+0xa0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d109      	bne.n	8005e86 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	621a      	str	r2, [r3, #32]
}
 8005ea0:	bf00      	nop
 8005ea2:	371c      	adds	r7, #28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr
 8005eac:	fffeff8f 	.word	0xfffeff8f
 8005eb0:	40010000 	.word	0x40010000
 8005eb4:	40010400 	.word	0x40010400

08005eb8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4b1c      	ldr	r3, [pc, #112]	; (8005f54 <TIM_OC6_SetConfig+0x9c>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	021b      	lsls	r3, r3, #8
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005efa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	051b      	lsls	r3, r3, #20
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a13      	ldr	r2, [pc, #76]	; (8005f58 <TIM_OC6_SetConfig+0xa0>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d003      	beq.n	8005f18 <TIM_OC6_SetConfig+0x60>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a12      	ldr	r2, [pc, #72]	; (8005f5c <TIM_OC6_SetConfig+0xa4>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d109      	bne.n	8005f2c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	029b      	lsls	r3, r3, #10
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685a      	ldr	r2, [r3, #4]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	feff8fff 	.word	0xfeff8fff
 8005f58:	40010000 	.word	0x40010000
 8005f5c:	40010400 	.word	0x40010400

08005f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6a1b      	ldr	r3, [r3, #32]
 8005f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	f023 0201 	bic.w	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f023 030a 	bic.w	r3, r3, #10
 8005f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	621a      	str	r2, [r3, #32]
}
 8005fb2:	bf00      	nop
 8005fb4:	371c      	adds	r7, #28
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b087      	sub	sp, #28
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	60f8      	str	r0, [r7, #12]
 8005fc6:	60b9      	str	r1, [r7, #8]
 8005fc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	f023 0210 	bic.w	r2, r3, #16
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fe8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	031b      	lsls	r3, r3, #12
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ffa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	011b      	lsls	r3, r3, #4
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	621a      	str	r2, [r3, #32]
}
 8006012:	bf00      	nop
 8006014:	371c      	adds	r7, #28
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr

0800601e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800601e:	b480      	push	{r7}
 8006020:	b085      	sub	sp, #20
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006034:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006036:	683a      	ldr	r2, [r7, #0]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	4313      	orrs	r3, r2
 800603c:	f043 0307 	orr.w	r3, r3, #7
 8006040:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	609a      	str	r2, [r3, #8]
}
 8006048:	bf00      	nop
 800604a:	3714      	adds	r7, #20
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800606e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	021a      	lsls	r2, r3, #8
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	431a      	orrs	r2, r3
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4313      	orrs	r3, r2
 800607c:	697a      	ldr	r2, [r7, #20]
 800607e:	4313      	orrs	r3, r2
 8006080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	609a      	str	r2, [r3, #8]
}
 8006088:	bf00      	nop
 800608a:	371c      	adds	r7, #28
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 031f 	and.w	r3, r3, #31
 80060a6:	2201      	movs	r2, #1
 80060a8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6a1a      	ldr	r2, [r3, #32]
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	43db      	mvns	r3, r3
 80060b6:	401a      	ands	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6a1a      	ldr	r2, [r3, #32]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f003 031f 	and.w	r3, r3, #31
 80060c6:	6879      	ldr	r1, [r7, #4]
 80060c8:	fa01 f303 	lsl.w	r3, r1, r3
 80060cc:	431a      	orrs	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	621a      	str	r2, [r3, #32]
}
 80060d2:	bf00      	nop
 80060d4:	371c      	adds	r7, #28
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
	...

080060e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e06d      	b.n	80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a30      	ldr	r2, [pc, #192]	; (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d004      	beq.n	800612c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a2f      	ldr	r2, [pc, #188]	; (80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d108      	bne.n	800613e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006132:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	4313      	orrs	r3, r2
 800613c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006144:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	4313      	orrs	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a20      	ldr	r2, [pc, #128]	; (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d022      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800616a:	d01d      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a1d      	ldr	r2, [pc, #116]	; (80061e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d018      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a1c      	ldr	r2, [pc, #112]	; (80061ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d013      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1a      	ldr	r2, [pc, #104]	; (80061f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d00e      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a15      	ldr	r2, [pc, #84]	; (80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d009      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a16      	ldr	r2, [pc, #88]	; (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d004      	beq.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a15      	ldr	r2, [pc, #84]	; (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d10c      	bne.n	80061c2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	40010000 	.word	0x40010000
 80061e4:	40010400 	.word	0x40010400
 80061e8:	40000400 	.word	0x40000400
 80061ec:	40000800 	.word	0x40000800
 80061f0:	40000c00 	.word	0x40000c00
 80061f4:	40014000 	.word	0x40014000
 80061f8:	40001800 	.word	0x40001800

080061fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006204:	bf00      	nop
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e040      	b.n	80062cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800624e:	2b00      	cmp	r3, #0
 8006250:	d106      	bne.n	8006260 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f7fb f9e4 	bl	8001628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2224      	movs	r2, #36	; 0x24
 8006264:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 0201 	bic.w	r2, r2, #1
 8006274:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fc18 	bl	8006aac <UART_SetConfig>
 800627c:	4603      	mov	r3, r0
 800627e:	2b01      	cmp	r3, #1
 8006280:	d101      	bne.n	8006286 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e022      	b.n	80062cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 fe6e 	bl	8006f70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f042 0201 	orr.w	r2, r2, #1
 80062c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fef5 	bl	80070b4 <UART_CheckIdleState>
 80062ca:	4603      	mov	r3, r0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b08a      	sub	sp, #40	; 0x28
 80062d8:	af02      	add	r7, sp, #8
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	603b      	str	r3, [r7, #0]
 80062e0:	4613      	mov	r3, r2
 80062e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062e8:	2b20      	cmp	r3, #32
 80062ea:	f040 8081 	bne.w	80063f0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d002      	beq.n	80062fa <HAL_UART_Transmit+0x26>
 80062f4:	88fb      	ldrh	r3, [r7, #6]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e079      	b.n	80063f2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_UART_Transmit+0x38>
 8006308:	2302      	movs	r3, #2
 800630a:	e072      	b.n	80063f2 <HAL_UART_Transmit+0x11e>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2221      	movs	r2, #33	; 0x21
 8006320:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006322:	f7fb fa47 	bl	80017b4 <HAL_GetTick>
 8006326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	88fa      	ldrh	r2, [r7, #6]
 800632c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	88fa      	ldrh	r2, [r7, #6]
 8006334:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006340:	d108      	bne.n	8006354 <HAL_UART_Transmit+0x80>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d104      	bne.n	8006354 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	61bb      	str	r3, [r7, #24]
 8006352:	e003      	b.n	800635c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006358:	2300      	movs	r3, #0
 800635a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2200      	movs	r2, #0
 8006360:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006364:	e02c      	b.n	80063c0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2200      	movs	r2, #0
 800636e:	2180      	movs	r1, #128	; 0x80
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 fee8 	bl	8007146 <UART_WaitOnFlagUntilTimeout>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d001      	beq.n	8006380 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e038      	b.n	80063f2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	881b      	ldrh	r3, [r3, #0]
 800638a:	461a      	mov	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006394:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	3302      	adds	r3, #2
 800639a:	61bb      	str	r3, [r7, #24]
 800639c:	e007      	b.n	80063ae <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	781a      	ldrb	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	3301      	adds	r3, #1
 80063ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	3b01      	subs	r3, #1
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1cc      	bne.n	8006366 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2200      	movs	r2, #0
 80063d4:	2140      	movs	r1, #64	; 0x40
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 feb5 	bl	8007146 <UART_WaitOnFlagUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e005      	b.n	80063f2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2220      	movs	r2, #32
 80063ea:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80063ec:	2300      	movs	r3, #0
 80063ee:	e000      	b.n	80063f2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80063f0:	2302      	movs	r3, #2
  }
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3720      	adds	r7, #32
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b08a      	sub	sp, #40	; 0x28
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	4613      	mov	r3, r2
 8006406:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800640c:	2b20      	cmp	r3, #32
 800640e:	d13d      	bne.n	800648c <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <HAL_UART_Receive_IT+0x22>
 8006416:	88fb      	ldrh	r3, [r7, #6]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e036      	b.n	800648e <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006426:	2b01      	cmp	r3, #1
 8006428:	d101      	bne.n	800642e <HAL_UART_Receive_IT+0x34>
 800642a:	2302      	movs	r3, #2
 800642c:	e02f      	b.n	800648e <HAL_UART_Receive_IT+0x94>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d018      	beq.n	800647c <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	e853 3f00 	ldrex	r3, [r3]
 8006456:	613b      	str	r3, [r7, #16]
   return(result);
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800645e:	627b      	str	r3, [r7, #36]	; 0x24
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	461a      	mov	r2, r3
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	623b      	str	r3, [r7, #32]
 800646a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646c:	69f9      	ldr	r1, [r7, #28]
 800646e:	6a3a      	ldr	r2, [r7, #32]
 8006470:	e841 2300 	strex	r3, r2, [r1]
 8006474:	61bb      	str	r3, [r7, #24]
   return(result);
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1e6      	bne.n	800644a <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800647c:	88fb      	ldrh	r3, [r7, #6]
 800647e:	461a      	mov	r2, r3
 8006480:	68b9      	ldr	r1, [r7, #8]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 ff24 	bl	80072d0 <UART_Start_Receive_IT>
 8006488:	4603      	mov	r3, r0
 800648a:	e000      	b.n	800648e <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800648c:	2302      	movs	r3, #2
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3728      	adds	r7, #40	; 0x28
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b0ba      	sub	sp, #232	; 0xe8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80064c2:	f640 030f 	movw	r3, #2063	; 0x80f
 80064c6:	4013      	ands	r3, r2
 80064c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80064cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d115      	bne.n	8006500 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80064d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00f      	beq.n	8006500 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064e4:	f003 0320 	and.w	r3, r3, #32
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d009      	beq.n	8006500 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f000 82a4 	beq.w	8006a3e <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	4798      	blx	r3
      }
      return;
 80064fe:	e29e      	b.n	8006a3e <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006500:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006504:	2b00      	cmp	r3, #0
 8006506:	f000 8117 	beq.w	8006738 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800650a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d106      	bne.n	8006524 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006516:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800651a:	4b85      	ldr	r3, [pc, #532]	; (8006730 <HAL_UART_IRQHandler+0x298>)
 800651c:	4013      	ands	r3, r2
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 810a 	beq.w	8006738 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006528:	f003 0301 	and.w	r3, r3, #1
 800652c:	2b00      	cmp	r3, #0
 800652e:	d011      	beq.n	8006554 <HAL_UART_IRQHandler+0xbc>
 8006530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00b      	beq.n	8006554 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2201      	movs	r2, #1
 8006542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800654a:	f043 0201 	orr.w	r2, r3, #1
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d011      	beq.n	8006584 <HAL_UART_IRQHandler+0xec>
 8006560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00b      	beq.n	8006584 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2202      	movs	r2, #2
 8006572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800657a:	f043 0204 	orr.w	r2, r3, #4
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006588:	f003 0304 	and.w	r3, r3, #4
 800658c:	2b00      	cmp	r3, #0
 800658e:	d011      	beq.n	80065b4 <HAL_UART_IRQHandler+0x11c>
 8006590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2204      	movs	r2, #4
 80065a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065aa:	f043 0202 	orr.w	r2, r3, #2
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065b8:	f003 0308 	and.w	r3, r3, #8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d017      	beq.n	80065f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d105      	bne.n	80065d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80065cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00b      	beq.n	80065f0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2208      	movs	r2, #8
 80065de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065e6:	f043 0208 	orr.w	r2, r3, #8
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d012      	beq.n	8006622 <HAL_UART_IRQHandler+0x18a>
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006600:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00c      	beq.n	8006622 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006610:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006618:	f043 0220 	orr.w	r2, r3, #32
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 820a 	beq.w	8006a42 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800662e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006632:	f003 0320 	and.w	r3, r3, #32
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00d      	beq.n	8006656 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800663a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b00      	cmp	r3, #0
 8006644:	d007      	beq.n	8006656 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800665c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666a:	2b40      	cmp	r3, #64	; 0x40
 800666c:	d005      	beq.n	800667a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800666e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006672:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006676:	2b00      	cmp	r3, #0
 8006678:	d04f      	beq.n	800671a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fef2 	bl	8007464 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800668a:	2b40      	cmp	r3, #64	; 0x40
 800668c:	d141      	bne.n	8006712 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	3308      	adds	r3, #8
 8006694:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006698:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80066a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80066a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3308      	adds	r3, #8
 80066b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80066ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80066be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80066c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80066ca:	e841 2300 	strex	r3, r2, [r1]
 80066ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80066d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1d9      	bne.n	800668e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d013      	beq.n	800670a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e6:	4a13      	ldr	r2, [pc, #76]	; (8006734 <HAL_UART_IRQHandler+0x29c>)
 80066e8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fb fdb9 	bl	8002266 <HAL_DMA_Abort_IT>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d017      	beq.n	800672a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006704:	4610      	mov	r0, r2
 8006706:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006708:	e00f      	b.n	800672a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f9ae 	bl	8006a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006710:	e00b      	b.n	800672a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f9aa 	bl	8006a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006718:	e007      	b.n	800672a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f9a6 	bl	8006a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006728:	e18b      	b.n	8006a42 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672a:	bf00      	nop
    return;
 800672c:	e189      	b.n	8006a42 <HAL_UART_IRQHandler+0x5aa>
 800672e:	bf00      	nop
 8006730:	04000120 	.word	0x04000120
 8006734:	0800752b 	.word	0x0800752b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800673c:	2b01      	cmp	r3, #1
 800673e:	f040 8144 	bne.w	80069ca <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006746:	f003 0310 	and.w	r3, r3, #16
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 813d 	beq.w	80069ca <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006754:	f003 0310 	and.w	r3, r3, #16
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 8136 	beq.w	80069ca <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2210      	movs	r2, #16
 8006764:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006770:	2b40      	cmp	r3, #64	; 0x40
 8006772:	f040 80b2 	bne.w	80068da <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006782:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006786:	2b00      	cmp	r3, #0
 8006788:	f000 815d 	beq.w	8006a46 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006796:	429a      	cmp	r2, r3
 8006798:	f080 8155 	bcs.w	8006a46 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80067a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067b0:	f000 8085 	beq.w	80068be <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80067c0:	e853 3f00 	ldrex	r3, [r3]
 80067c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80067c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80067cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	461a      	mov	r2, r3
 80067da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80067de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80067e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80067ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80067f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1da      	bne.n	80067b4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3308      	adds	r3, #8
 8006804:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006806:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006808:	e853 3f00 	ldrex	r3, [r3]
 800680c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800680e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006810:	f023 0301 	bic.w	r3, r3, #1
 8006814:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3308      	adds	r3, #8
 800681e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006822:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006826:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006828:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800682a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006834:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1e1      	bne.n	80067fe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	3308      	adds	r3, #8
 8006840:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006842:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006844:	e853 3f00 	ldrex	r3, [r3]
 8006848:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800684a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800684c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006850:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	3308      	adds	r3, #8
 800685a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800685e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006860:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006864:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800686c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1e3      	bne.n	800683a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2220      	movs	r2, #32
 8006876:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006886:	e853 3f00 	ldrex	r3, [r3]
 800688a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800688c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800688e:	f023 0310 	bic.w	r3, r3, #16
 8006892:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80068a0:	65bb      	str	r3, [r7, #88]	; 0x58
 80068a2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80068a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80068a8:	e841 2300 	strex	r3, r2, [r1]
 80068ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80068ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d1e4      	bne.n	800687e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b8:	4618      	mov	r0, r3
 80068ba:	f7fb fc64 	bl	8002186 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	4619      	mov	r1, r3
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 f8d4 	bl	8006a80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80068d8:	e0b5      	b.n	8006a46 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f000 80a7 	beq.w	8006a4a <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80068fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 80a2 	beq.w	8006a4a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800690e:	e853 3f00 	ldrex	r3, [r3]
 8006912:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006916:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800691a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	461a      	mov	r2, r3
 8006924:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006928:	647b      	str	r3, [r7, #68]	; 0x44
 800692a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800692e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006930:	e841 2300 	strex	r3, r2, [r1]
 8006934:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e4      	bne.n	8006906 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3308      	adds	r3, #8
 8006942:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	e853 3f00 	ldrex	r3, [r3]
 800694a:	623b      	str	r3, [r7, #32]
   return(result);
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	f023 0301 	bic.w	r3, r3, #1
 8006952:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	3308      	adds	r3, #8
 800695c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006960:	633a      	str	r2, [r7, #48]	; 0x30
 8006962:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006964:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006966:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800696e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e3      	bne.n	800693c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2220      	movs	r2, #32
 8006978:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	e853 3f00 	ldrex	r3, [r3]
 8006992:	60fb      	str	r3, [r7, #12]
   return(result);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 0310 	bic.w	r3, r3, #16
 800699a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	461a      	mov	r2, r3
 80069a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80069a8:	61fb      	str	r3, [r7, #28]
 80069aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ac:	69b9      	ldr	r1, [r7, #24]
 80069ae:	69fa      	ldr	r2, [r7, #28]
 80069b0:	e841 2300 	strex	r3, r2, [r1]
 80069b4:	617b      	str	r3, [r7, #20]
   return(result);
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1e4      	bne.n	8006986 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80069c0:	4619      	mov	r1, r3
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f85c 	bl	8006a80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069c8:	e03f      	b.n	8006a4a <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00e      	beq.n	80069f4 <HAL_UART_IRQHandler+0x55c>
 80069d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d008      	beq.n	80069f4 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80069ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f000 f853 	bl	8006a98 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069f2:	e02d      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00e      	beq.n	8006a1e <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d008      	beq.n	8006a1e <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d01c      	beq.n	8006a4e <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	4798      	blx	r3
    }
    return;
 8006a1c:	e017      	b.n	8006a4e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d012      	beq.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
 8006a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00c      	beq.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 fd8d 	bl	8007556 <UART_EndTransmit_IT>
    return;
 8006a3c:	e008      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006a3e:	bf00      	nop
 8006a40:	e006      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006a42:	bf00      	nop
 8006a44:	e004      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006a46:	bf00      	nop
 8006a48:	e002      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006a4a:	bf00      	nop
 8006a4c:	e000      	b.n	8006a50 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006a4e:	bf00      	nop
  }

}
 8006a50:	37e8      	adds	r7, #232	; 0xe8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop

08006a58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	460b      	mov	r3, r1
 8006a8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b088      	sub	sp, #32
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	689a      	ldr	r2, [r3, #8]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	4ba7      	ldr	r3, [pc, #668]	; (8006d74 <UART_SetConfig+0x2c8>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6812      	ldr	r2, [r2, #0]
 8006ade:	6979      	ldr	r1, [r7, #20]
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a95      	ldr	r2, [pc, #596]	; (8006d78 <UART_SetConfig+0x2cc>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d120      	bne.n	8006b6a <UART_SetConfig+0xbe>
 8006b28:	4b94      	ldr	r3, [pc, #592]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2e:	f003 0303 	and.w	r3, r3, #3
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	d816      	bhi.n	8006b64 <UART_SetConfig+0xb8>
 8006b36:	a201      	add	r2, pc, #4	; (adr r2, 8006b3c <UART_SetConfig+0x90>)
 8006b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3c:	08006b4d 	.word	0x08006b4d
 8006b40:	08006b59 	.word	0x08006b59
 8006b44:	08006b53 	.word	0x08006b53
 8006b48:	08006b5f 	.word	0x08006b5f
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	77fb      	strb	r3, [r7, #31]
 8006b50:	e14f      	b.n	8006df2 <UART_SetConfig+0x346>
 8006b52:	2302      	movs	r3, #2
 8006b54:	77fb      	strb	r3, [r7, #31]
 8006b56:	e14c      	b.n	8006df2 <UART_SetConfig+0x346>
 8006b58:	2304      	movs	r3, #4
 8006b5a:	77fb      	strb	r3, [r7, #31]
 8006b5c:	e149      	b.n	8006df2 <UART_SetConfig+0x346>
 8006b5e:	2308      	movs	r3, #8
 8006b60:	77fb      	strb	r3, [r7, #31]
 8006b62:	e146      	b.n	8006df2 <UART_SetConfig+0x346>
 8006b64:	2310      	movs	r3, #16
 8006b66:	77fb      	strb	r3, [r7, #31]
 8006b68:	e143      	b.n	8006df2 <UART_SetConfig+0x346>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a84      	ldr	r2, [pc, #528]	; (8006d80 <UART_SetConfig+0x2d4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d132      	bne.n	8006bda <UART_SetConfig+0x12e>
 8006b74:	4b81      	ldr	r3, [pc, #516]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b7a:	f003 030c 	and.w	r3, r3, #12
 8006b7e:	2b0c      	cmp	r3, #12
 8006b80:	d828      	bhi.n	8006bd4 <UART_SetConfig+0x128>
 8006b82:	a201      	add	r2, pc, #4	; (adr r2, 8006b88 <UART_SetConfig+0xdc>)
 8006b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b88:	08006bbd 	.word	0x08006bbd
 8006b8c:	08006bd5 	.word	0x08006bd5
 8006b90:	08006bd5 	.word	0x08006bd5
 8006b94:	08006bd5 	.word	0x08006bd5
 8006b98:	08006bc9 	.word	0x08006bc9
 8006b9c:	08006bd5 	.word	0x08006bd5
 8006ba0:	08006bd5 	.word	0x08006bd5
 8006ba4:	08006bd5 	.word	0x08006bd5
 8006ba8:	08006bc3 	.word	0x08006bc3
 8006bac:	08006bd5 	.word	0x08006bd5
 8006bb0:	08006bd5 	.word	0x08006bd5
 8006bb4:	08006bd5 	.word	0x08006bd5
 8006bb8:	08006bcf 	.word	0x08006bcf
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	77fb      	strb	r3, [r7, #31]
 8006bc0:	e117      	b.n	8006df2 <UART_SetConfig+0x346>
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	77fb      	strb	r3, [r7, #31]
 8006bc6:	e114      	b.n	8006df2 <UART_SetConfig+0x346>
 8006bc8:	2304      	movs	r3, #4
 8006bca:	77fb      	strb	r3, [r7, #31]
 8006bcc:	e111      	b.n	8006df2 <UART_SetConfig+0x346>
 8006bce:	2308      	movs	r3, #8
 8006bd0:	77fb      	strb	r3, [r7, #31]
 8006bd2:	e10e      	b.n	8006df2 <UART_SetConfig+0x346>
 8006bd4:	2310      	movs	r3, #16
 8006bd6:	77fb      	strb	r3, [r7, #31]
 8006bd8:	e10b      	b.n	8006df2 <UART_SetConfig+0x346>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a69      	ldr	r2, [pc, #420]	; (8006d84 <UART_SetConfig+0x2d8>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d120      	bne.n	8006c26 <UART_SetConfig+0x17a>
 8006be4:	4b65      	ldr	r3, [pc, #404]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006bee:	2b30      	cmp	r3, #48	; 0x30
 8006bf0:	d013      	beq.n	8006c1a <UART_SetConfig+0x16e>
 8006bf2:	2b30      	cmp	r3, #48	; 0x30
 8006bf4:	d814      	bhi.n	8006c20 <UART_SetConfig+0x174>
 8006bf6:	2b20      	cmp	r3, #32
 8006bf8:	d009      	beq.n	8006c0e <UART_SetConfig+0x162>
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	d810      	bhi.n	8006c20 <UART_SetConfig+0x174>
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d002      	beq.n	8006c08 <UART_SetConfig+0x15c>
 8006c02:	2b10      	cmp	r3, #16
 8006c04:	d006      	beq.n	8006c14 <UART_SetConfig+0x168>
 8006c06:	e00b      	b.n	8006c20 <UART_SetConfig+0x174>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	77fb      	strb	r3, [r7, #31]
 8006c0c:	e0f1      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c0e:	2302      	movs	r3, #2
 8006c10:	77fb      	strb	r3, [r7, #31]
 8006c12:	e0ee      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c14:	2304      	movs	r3, #4
 8006c16:	77fb      	strb	r3, [r7, #31]
 8006c18:	e0eb      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c1a:	2308      	movs	r3, #8
 8006c1c:	77fb      	strb	r3, [r7, #31]
 8006c1e:	e0e8      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c20:	2310      	movs	r3, #16
 8006c22:	77fb      	strb	r3, [r7, #31]
 8006c24:	e0e5      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a57      	ldr	r2, [pc, #348]	; (8006d88 <UART_SetConfig+0x2dc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d120      	bne.n	8006c72 <UART_SetConfig+0x1c6>
 8006c30:	4b52      	ldr	r3, [pc, #328]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c36:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006c3a:	2bc0      	cmp	r3, #192	; 0xc0
 8006c3c:	d013      	beq.n	8006c66 <UART_SetConfig+0x1ba>
 8006c3e:	2bc0      	cmp	r3, #192	; 0xc0
 8006c40:	d814      	bhi.n	8006c6c <UART_SetConfig+0x1c0>
 8006c42:	2b80      	cmp	r3, #128	; 0x80
 8006c44:	d009      	beq.n	8006c5a <UART_SetConfig+0x1ae>
 8006c46:	2b80      	cmp	r3, #128	; 0x80
 8006c48:	d810      	bhi.n	8006c6c <UART_SetConfig+0x1c0>
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d002      	beq.n	8006c54 <UART_SetConfig+0x1a8>
 8006c4e:	2b40      	cmp	r3, #64	; 0x40
 8006c50:	d006      	beq.n	8006c60 <UART_SetConfig+0x1b4>
 8006c52:	e00b      	b.n	8006c6c <UART_SetConfig+0x1c0>
 8006c54:	2300      	movs	r3, #0
 8006c56:	77fb      	strb	r3, [r7, #31]
 8006c58:	e0cb      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	77fb      	strb	r3, [r7, #31]
 8006c5e:	e0c8      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c60:	2304      	movs	r3, #4
 8006c62:	77fb      	strb	r3, [r7, #31]
 8006c64:	e0c5      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c66:	2308      	movs	r3, #8
 8006c68:	77fb      	strb	r3, [r7, #31]
 8006c6a:	e0c2      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c6c:	2310      	movs	r3, #16
 8006c6e:	77fb      	strb	r3, [r7, #31]
 8006c70:	e0bf      	b.n	8006df2 <UART_SetConfig+0x346>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a45      	ldr	r2, [pc, #276]	; (8006d8c <UART_SetConfig+0x2e0>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d125      	bne.n	8006cc8 <UART_SetConfig+0x21c>
 8006c7c:	4b3f      	ldr	r3, [pc, #252]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c8a:	d017      	beq.n	8006cbc <UART_SetConfig+0x210>
 8006c8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c90:	d817      	bhi.n	8006cc2 <UART_SetConfig+0x216>
 8006c92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c96:	d00b      	beq.n	8006cb0 <UART_SetConfig+0x204>
 8006c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c9c:	d811      	bhi.n	8006cc2 <UART_SetConfig+0x216>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <UART_SetConfig+0x1fe>
 8006ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ca6:	d006      	beq.n	8006cb6 <UART_SetConfig+0x20a>
 8006ca8:	e00b      	b.n	8006cc2 <UART_SetConfig+0x216>
 8006caa:	2300      	movs	r3, #0
 8006cac:	77fb      	strb	r3, [r7, #31]
 8006cae:	e0a0      	b.n	8006df2 <UART_SetConfig+0x346>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	77fb      	strb	r3, [r7, #31]
 8006cb4:	e09d      	b.n	8006df2 <UART_SetConfig+0x346>
 8006cb6:	2304      	movs	r3, #4
 8006cb8:	77fb      	strb	r3, [r7, #31]
 8006cba:	e09a      	b.n	8006df2 <UART_SetConfig+0x346>
 8006cbc:	2308      	movs	r3, #8
 8006cbe:	77fb      	strb	r3, [r7, #31]
 8006cc0:	e097      	b.n	8006df2 <UART_SetConfig+0x346>
 8006cc2:	2310      	movs	r3, #16
 8006cc4:	77fb      	strb	r3, [r7, #31]
 8006cc6:	e094      	b.n	8006df2 <UART_SetConfig+0x346>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a30      	ldr	r2, [pc, #192]	; (8006d90 <UART_SetConfig+0x2e4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d125      	bne.n	8006d1e <UART_SetConfig+0x272>
 8006cd2:	4b2a      	ldr	r3, [pc, #168]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cd8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006cdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ce0:	d017      	beq.n	8006d12 <UART_SetConfig+0x266>
 8006ce2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ce6:	d817      	bhi.n	8006d18 <UART_SetConfig+0x26c>
 8006ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cec:	d00b      	beq.n	8006d06 <UART_SetConfig+0x25a>
 8006cee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cf2:	d811      	bhi.n	8006d18 <UART_SetConfig+0x26c>
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <UART_SetConfig+0x254>
 8006cf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cfc:	d006      	beq.n	8006d0c <UART_SetConfig+0x260>
 8006cfe:	e00b      	b.n	8006d18 <UART_SetConfig+0x26c>
 8006d00:	2301      	movs	r3, #1
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e075      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d06:	2302      	movs	r3, #2
 8006d08:	77fb      	strb	r3, [r7, #31]
 8006d0a:	e072      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e06f      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d12:	2308      	movs	r3, #8
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e06c      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e069      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1c      	ldr	r2, [pc, #112]	; (8006d94 <UART_SetConfig+0x2e8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d137      	bne.n	8006d98 <UART_SetConfig+0x2ec>
 8006d28:	4b14      	ldr	r3, [pc, #80]	; (8006d7c <UART_SetConfig+0x2d0>)
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d2e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006d32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006d36:	d017      	beq.n	8006d68 <UART_SetConfig+0x2bc>
 8006d38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006d3c:	d817      	bhi.n	8006d6e <UART_SetConfig+0x2c2>
 8006d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d42:	d00b      	beq.n	8006d5c <UART_SetConfig+0x2b0>
 8006d44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d48:	d811      	bhi.n	8006d6e <UART_SetConfig+0x2c2>
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <UART_SetConfig+0x2aa>
 8006d4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d52:	d006      	beq.n	8006d62 <UART_SetConfig+0x2b6>
 8006d54:	e00b      	b.n	8006d6e <UART_SetConfig+0x2c2>
 8006d56:	2300      	movs	r3, #0
 8006d58:	77fb      	strb	r3, [r7, #31]
 8006d5a:	e04a      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	77fb      	strb	r3, [r7, #31]
 8006d60:	e047      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d62:	2304      	movs	r3, #4
 8006d64:	77fb      	strb	r3, [r7, #31]
 8006d66:	e044      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d68:	2308      	movs	r3, #8
 8006d6a:	77fb      	strb	r3, [r7, #31]
 8006d6c:	e041      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d6e:	2310      	movs	r3, #16
 8006d70:	77fb      	strb	r3, [r7, #31]
 8006d72:	e03e      	b.n	8006df2 <UART_SetConfig+0x346>
 8006d74:	efff69f3 	.word	0xefff69f3
 8006d78:	40011000 	.word	0x40011000
 8006d7c:	40023800 	.word	0x40023800
 8006d80:	40004400 	.word	0x40004400
 8006d84:	40004800 	.word	0x40004800
 8006d88:	40004c00 	.word	0x40004c00
 8006d8c:	40005000 	.word	0x40005000
 8006d90:	40011400 	.word	0x40011400
 8006d94:	40007800 	.word	0x40007800
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a71      	ldr	r2, [pc, #452]	; (8006f64 <UART_SetConfig+0x4b8>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d125      	bne.n	8006dee <UART_SetConfig+0x342>
 8006da2:	4b71      	ldr	r3, [pc, #452]	; (8006f68 <UART_SetConfig+0x4bc>)
 8006da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006dac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006db0:	d017      	beq.n	8006de2 <UART_SetConfig+0x336>
 8006db2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006db6:	d817      	bhi.n	8006de8 <UART_SetConfig+0x33c>
 8006db8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dbc:	d00b      	beq.n	8006dd6 <UART_SetConfig+0x32a>
 8006dbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dc2:	d811      	bhi.n	8006de8 <UART_SetConfig+0x33c>
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d003      	beq.n	8006dd0 <UART_SetConfig+0x324>
 8006dc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dcc:	d006      	beq.n	8006ddc <UART_SetConfig+0x330>
 8006dce:	e00b      	b.n	8006de8 <UART_SetConfig+0x33c>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	77fb      	strb	r3, [r7, #31]
 8006dd4:	e00d      	b.n	8006df2 <UART_SetConfig+0x346>
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	77fb      	strb	r3, [r7, #31]
 8006dda:	e00a      	b.n	8006df2 <UART_SetConfig+0x346>
 8006ddc:	2304      	movs	r3, #4
 8006dde:	77fb      	strb	r3, [r7, #31]
 8006de0:	e007      	b.n	8006df2 <UART_SetConfig+0x346>
 8006de2:	2308      	movs	r3, #8
 8006de4:	77fb      	strb	r3, [r7, #31]
 8006de6:	e004      	b.n	8006df2 <UART_SetConfig+0x346>
 8006de8:	2310      	movs	r3, #16
 8006dea:	77fb      	strb	r3, [r7, #31]
 8006dec:	e001      	b.n	8006df2 <UART_SetConfig+0x346>
 8006dee:	2310      	movs	r3, #16
 8006df0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dfa:	d15a      	bne.n	8006eb2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006dfc:	7ffb      	ldrb	r3, [r7, #31]
 8006dfe:	2b08      	cmp	r3, #8
 8006e00:	d827      	bhi.n	8006e52 <UART_SetConfig+0x3a6>
 8006e02:	a201      	add	r2, pc, #4	; (adr r2, 8006e08 <UART_SetConfig+0x35c>)
 8006e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e08:	08006e2d 	.word	0x08006e2d
 8006e0c:	08006e35 	.word	0x08006e35
 8006e10:	08006e3d 	.word	0x08006e3d
 8006e14:	08006e53 	.word	0x08006e53
 8006e18:	08006e43 	.word	0x08006e43
 8006e1c:	08006e53 	.word	0x08006e53
 8006e20:	08006e53 	.word	0x08006e53
 8006e24:	08006e53 	.word	0x08006e53
 8006e28:	08006e4b 	.word	0x08006e4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e2c:	f7fd fbf8 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8006e30:	61b8      	str	r0, [r7, #24]
        break;
 8006e32:	e013      	b.n	8006e5c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e34:	f7fd fc08 	bl	8004648 <HAL_RCC_GetPCLK2Freq>
 8006e38:	61b8      	str	r0, [r7, #24]
        break;
 8006e3a:	e00f      	b.n	8006e5c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e3c:	4b4b      	ldr	r3, [pc, #300]	; (8006f6c <UART_SetConfig+0x4c0>)
 8006e3e:	61bb      	str	r3, [r7, #24]
        break;
 8006e40:	e00c      	b.n	8006e5c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e42:	f7fd faff 	bl	8004444 <HAL_RCC_GetSysClockFreq>
 8006e46:	61b8      	str	r0, [r7, #24]
        break;
 8006e48:	e008      	b.n	8006e5c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e4e:	61bb      	str	r3, [r7, #24]
        break;
 8006e50:	e004      	b.n	8006e5c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	77bb      	strb	r3, [r7, #30]
        break;
 8006e5a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d074      	beq.n	8006f4c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	005a      	lsls	r2, r3, #1
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	085b      	lsrs	r3, r3, #1
 8006e6c:	441a      	add	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	2b0f      	cmp	r3, #15
 8006e7c:	d916      	bls.n	8006eac <UART_SetConfig+0x400>
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e84:	d212      	bcs.n	8006eac <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	f023 030f 	bic.w	r3, r3, #15
 8006e8e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	085b      	lsrs	r3, r3, #1
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	f003 0307 	and.w	r3, r3, #7
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	89fb      	ldrh	r3, [r7, #14]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	89fa      	ldrh	r2, [r7, #14]
 8006ea8:	60da      	str	r2, [r3, #12]
 8006eaa:	e04f      	b.n	8006f4c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	77bb      	strb	r3, [r7, #30]
 8006eb0:	e04c      	b.n	8006f4c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006eb2:	7ffb      	ldrb	r3, [r7, #31]
 8006eb4:	2b08      	cmp	r3, #8
 8006eb6:	d828      	bhi.n	8006f0a <UART_SetConfig+0x45e>
 8006eb8:	a201      	add	r2, pc, #4	; (adr r2, 8006ec0 <UART_SetConfig+0x414>)
 8006eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebe:	bf00      	nop
 8006ec0:	08006ee5 	.word	0x08006ee5
 8006ec4:	08006eed 	.word	0x08006eed
 8006ec8:	08006ef5 	.word	0x08006ef5
 8006ecc:	08006f0b 	.word	0x08006f0b
 8006ed0:	08006efb 	.word	0x08006efb
 8006ed4:	08006f0b 	.word	0x08006f0b
 8006ed8:	08006f0b 	.word	0x08006f0b
 8006edc:	08006f0b 	.word	0x08006f0b
 8006ee0:	08006f03 	.word	0x08006f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ee4:	f7fd fb9c 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8006ee8:	61b8      	str	r0, [r7, #24]
        break;
 8006eea:	e013      	b.n	8006f14 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006eec:	f7fd fbac 	bl	8004648 <HAL_RCC_GetPCLK2Freq>
 8006ef0:	61b8      	str	r0, [r7, #24]
        break;
 8006ef2:	e00f      	b.n	8006f14 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ef4:	4b1d      	ldr	r3, [pc, #116]	; (8006f6c <UART_SetConfig+0x4c0>)
 8006ef6:	61bb      	str	r3, [r7, #24]
        break;
 8006ef8:	e00c      	b.n	8006f14 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006efa:	f7fd faa3 	bl	8004444 <HAL_RCC_GetSysClockFreq>
 8006efe:	61b8      	str	r0, [r7, #24]
        break;
 8006f00:	e008      	b.n	8006f14 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f06:	61bb      	str	r3, [r7, #24]
        break;
 8006f08:	e004      	b.n	8006f14 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	77bb      	strb	r3, [r7, #30]
        break;
 8006f12:	bf00      	nop
    }

    if (pclk != 0U)
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d018      	beq.n	8006f4c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	085a      	lsrs	r2, r3, #1
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	441a      	add	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	2b0f      	cmp	r3, #15
 8006f32:	d909      	bls.n	8006f48 <UART_SetConfig+0x49c>
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f3a:	d205      	bcs.n	8006f48 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	60da      	str	r2, [r3, #12]
 8006f46:	e001      	b.n	8006f4c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006f58:	7fbb      	ldrb	r3, [r7, #30]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3720      	adds	r7, #32
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	40007c00 	.word	0x40007c00
 8006f68:	40023800 	.word	0x40023800
 8006f6c:	00f42400 	.word	0x00f42400

08006f70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	f003 0301 	and.w	r3, r3, #1
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00a      	beq.n	8006f9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00a      	beq.n	8006fde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe2:	f003 0308 	and.w	r3, r3, #8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007004:	f003 0310 	and.w	r3, r3, #16
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00a      	beq.n	8007022 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007026:	f003 0320 	and.w	r3, r3, #32
 800702a:	2b00      	cmp	r3, #0
 800702c:	d00a      	beq.n	8007044 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	430a      	orrs	r2, r1
 8007042:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704c:	2b00      	cmp	r3, #0
 800704e:	d01a      	beq.n	8007086 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800706e:	d10a      	bne.n	8007086 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800708e:	2b00      	cmp	r3, #0
 8007090:	d00a      	beq.n	80070a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	430a      	orrs	r2, r1
 80070a6:	605a      	str	r2, [r3, #4]
  }
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b086      	sub	sp, #24
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070c4:	f7fa fb76 	bl	80017b4 <HAL_GetTick>
 80070c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0308 	and.w	r3, r3, #8
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d10e      	bne.n	80070f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 f82d 	bl	8007146 <UART_WaitOnFlagUntilTimeout>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d001      	beq.n	80070f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e023      	b.n	800713e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b04      	cmp	r3, #4
 8007102:	d10e      	bne.n	8007122 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007104:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f817 	bl	8007146 <UART_WaitOnFlagUntilTimeout>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d001      	beq.n	8007122 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e00d      	b.n	800713e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2220      	movs	r2, #32
 8007126:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2220      	movs	r2, #32
 800712c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b09c      	sub	sp, #112	; 0x70
 800714a:	af00      	add	r7, sp, #0
 800714c:	60f8      	str	r0, [r7, #12]
 800714e:	60b9      	str	r1, [r7, #8]
 8007150:	603b      	str	r3, [r7, #0]
 8007152:	4613      	mov	r3, r2
 8007154:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007156:	e0a5      	b.n	80072a4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007158:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800715a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715e:	f000 80a1 	beq.w	80072a4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007162:	f7fa fb27 	bl	80017b4 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800716e:	429a      	cmp	r2, r3
 8007170:	d302      	bcc.n	8007178 <UART_WaitOnFlagUntilTimeout+0x32>
 8007172:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007174:	2b00      	cmp	r3, #0
 8007176:	d13e      	bne.n	80071f6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007188:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800718c:	667b      	str	r3, [r7, #100]	; 0x64
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	461a      	mov	r2, r3
 8007194:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007196:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007198:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800719c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80071a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e6      	bne.n	8007178 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	3308      	adds	r3, #8
 80071b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071bc:	f023 0301 	bic.w	r3, r3, #1
 80071c0:	663b      	str	r3, [r7, #96]	; 0x60
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3308      	adds	r3, #8
 80071c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80071ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80071cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80071d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80071d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e5      	bne.n	80071aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2220      	movs	r2, #32
 80071e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2220      	movs	r2, #32
 80071e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e067      	b.n	80072c6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0304 	and.w	r3, r3, #4
 8007200:	2b00      	cmp	r3, #0
 8007202:	d04f      	beq.n	80072a4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800720e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007212:	d147      	bne.n	80072a4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800721c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800722c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007232:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800723c:	637b      	str	r3, [r7, #52]	; 0x34
 800723e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007240:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007242:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007244:	e841 2300 	strex	r3, r2, [r1]
 8007248:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800724a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1e6      	bne.n	800721e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3308      	adds	r3, #8
 8007256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	e853 3f00 	ldrex	r3, [r3]
 800725e:	613b      	str	r3, [r7, #16]
   return(result);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	f023 0301 	bic.w	r3, r3, #1
 8007266:	66bb      	str	r3, [r7, #104]	; 0x68
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	3308      	adds	r3, #8
 800726e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007270:	623a      	str	r2, [r7, #32]
 8007272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007274:	69f9      	ldr	r1, [r7, #28]
 8007276:	6a3a      	ldr	r2, [r7, #32]
 8007278:	e841 2300 	strex	r3, r2, [r1]
 800727c:	61bb      	str	r3, [r7, #24]
   return(result);
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e5      	bne.n	8007250 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2220      	movs	r2, #32
 8007288:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2220      	movs	r2, #32
 800728e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2220      	movs	r2, #32
 8007294:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e010      	b.n	80072c6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	69da      	ldr	r2, [r3, #28]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	4013      	ands	r3, r2
 80072ae:	68ba      	ldr	r2, [r7, #8]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	bf0c      	ite	eq
 80072b4:	2301      	moveq	r3, #1
 80072b6:	2300      	movne	r3, #0
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	461a      	mov	r2, r3
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	429a      	cmp	r2, r3
 80072c0:	f43f af4a 	beq.w	8007158 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3770      	adds	r7, #112	; 0x70
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
	...

080072d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b097      	sub	sp, #92	; 0x5c
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	4613      	mov	r3, r2
 80072dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	88fa      	ldrh	r2, [r7, #6]
 80072e8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	88fa      	ldrh	r2, [r7, #6]
 80072f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2200      	movs	r2, #0
 80072f8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007302:	d10e      	bne.n	8007322 <UART_Start_Receive_IT+0x52>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d105      	bne.n	8007318 <UART_Start_Receive_IT+0x48>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007312:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007316:	e02d      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	22ff      	movs	r2, #255	; 0xff
 800731c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007320:	e028      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10d      	bne.n	8007346 <UART_Start_Receive_IT+0x76>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d104      	bne.n	800733c <UART_Start_Receive_IT+0x6c>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	22ff      	movs	r2, #255	; 0xff
 8007336:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800733a:	e01b      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	227f      	movs	r2, #127	; 0x7f
 8007340:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007344:	e016      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800734e:	d10d      	bne.n	800736c <UART_Start_Receive_IT+0x9c>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d104      	bne.n	8007362 <UART_Start_Receive_IT+0x92>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	227f      	movs	r2, #127	; 0x7f
 800735c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007360:	e008      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	223f      	movs	r2, #63	; 0x3f
 8007366:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800736a:	e003      	b.n	8007374 <UART_Start_Receive_IT+0xa4>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2222      	movs	r2, #34	; 0x22
 8007380:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3308      	adds	r3, #8
 8007388:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800738c:	e853 3f00 	ldrex	r3, [r3]
 8007390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007394:	f043 0301 	orr.w	r3, r3, #1
 8007398:	657b      	str	r3, [r7, #84]	; 0x54
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3308      	adds	r3, #8
 80073a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80073a2:	64ba      	str	r2, [r7, #72]	; 0x48
 80073a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80073b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1e5      	bne.n	8007382 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073be:	d107      	bne.n	80073d0 <UART_Start_Receive_IT+0x100>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d103      	bne.n	80073d0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	4a24      	ldr	r2, [pc, #144]	; (800745c <UART_Start_Receive_IT+0x18c>)
 80073cc:	665a      	str	r2, [r3, #100]	; 0x64
 80073ce:	e002      	b.n	80073d6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	4a23      	ldr	r2, [pc, #140]	; (8007460 <UART_Start_Receive_IT+0x190>)
 80073d4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d019      	beq.n	800741a <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80073fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	461a      	mov	r2, r3
 8007402:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007404:	637b      	str	r3, [r7, #52]	; 0x34
 8007406:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007408:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800740a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800740c:	e841 2300 	strex	r3, r2, [r1]
 8007410:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1e6      	bne.n	80073e6 <UART_Start_Receive_IT+0x116>
 8007418:	e018      	b.n	800744c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	e853 3f00 	ldrex	r3, [r3]
 8007426:	613b      	str	r3, [r7, #16]
   return(result);
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	f043 0320 	orr.w	r3, r3, #32
 800742e:	653b      	str	r3, [r7, #80]	; 0x50
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	461a      	mov	r2, r3
 8007436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007438:	623b      	str	r3, [r7, #32]
 800743a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	69f9      	ldr	r1, [r7, #28]
 800743e:	6a3a      	ldr	r2, [r7, #32]
 8007440:	e841 2300 	strex	r3, r2, [r1]
 8007444:	61bb      	str	r3, [r7, #24]
   return(result);
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1e6      	bne.n	800741a <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	375c      	adds	r7, #92	; 0x5c
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	08007707 	.word	0x08007707
 8007460:	080075ab 	.word	0x080075ab

08007464 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007464:	b480      	push	{r7}
 8007466:	b095      	sub	sp, #84	; 0x54
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007474:	e853 3f00 	ldrex	r3, [r3]
 8007478:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800747a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007480:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	461a      	mov	r2, r3
 8007488:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800748a:	643b      	str	r3, [r7, #64]	; 0x40
 800748c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007490:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007492:	e841 2300 	strex	r3, r2, [r1]
 8007496:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1e6      	bne.n	800746c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	3308      	adds	r3, #8
 80074a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a6:	6a3b      	ldr	r3, [r7, #32]
 80074a8:	e853 3f00 	ldrex	r3, [r3]
 80074ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	f023 0301 	bic.w	r3, r3, #1
 80074b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3308      	adds	r3, #8
 80074bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074c6:	e841 2300 	strex	r3, r2, [r1]
 80074ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1e5      	bne.n	800749e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d118      	bne.n	800750c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	e853 3f00 	ldrex	r3, [r3]
 80074e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	f023 0310 	bic.w	r3, r3, #16
 80074ee:	647b      	str	r3, [r7, #68]	; 0x44
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074f8:	61bb      	str	r3, [r7, #24]
 80074fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fc:	6979      	ldr	r1, [r7, #20]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	e841 2300 	strex	r3, r2, [r1]
 8007504:	613b      	str	r3, [r7, #16]
   return(result);
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d1e6      	bne.n	80074da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2220      	movs	r2, #32
 8007510:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800751e:	bf00      	nop
 8007520:	3754      	adds	r7, #84	; 0x54
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007536:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f7ff fa8f 	bl	8006a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b088      	sub	sp, #32
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	e853 3f00 	ldrex	r3, [r3]
 800756a:	60bb      	str	r3, [r7, #8]
   return(result);
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007572:	61fb      	str	r3, [r7, #28]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	461a      	mov	r2, r3
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	61bb      	str	r3, [r7, #24]
 800757e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	6979      	ldr	r1, [r7, #20]
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	e841 2300 	strex	r3, r2, [r1]
 8007588:	613b      	str	r3, [r7, #16]
   return(result);
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1e6      	bne.n	800755e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7ff fa5b 	bl	8006a58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075a2:	bf00      	nop
 80075a4:	3720      	adds	r7, #32
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b096      	sub	sp, #88	; 0x58
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80075b8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075c0:	2b22      	cmp	r3, #34	; 0x22
 80075c2:	f040 8094 	bne.w	80076ee <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075cc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80075d0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80075d4:	b2d9      	uxtb	r1, r3
 80075d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80075da:	b2da      	uxtb	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e0:	400a      	ands	r2, r1
 80075e2:	b2d2      	uxtb	r2, r2
 80075e4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ea:	1c5a      	adds	r2, r3, #1
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	3b01      	subs	r3, #1
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007608:	b29b      	uxth	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d177      	bne.n	80076fe <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007616:	e853 3f00 	ldrex	r3, [r3]
 800761a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800761c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800761e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007622:	653b      	str	r3, [r7, #80]	; 0x50
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800762c:	647b      	str	r3, [r7, #68]	; 0x44
 800762e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007630:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007632:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007634:	e841 2300 	strex	r3, r2, [r1]
 8007638:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800763a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1e6      	bne.n	800760e <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	3308      	adds	r3, #8
 8007646:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	e853 3f00 	ldrex	r3, [r3]
 800764e:	623b      	str	r3, [r7, #32]
   return(result);
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	f023 0301 	bic.w	r3, r3, #1
 8007656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	3308      	adds	r3, #8
 800765e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007660:	633a      	str	r2, [r7, #48]	; 0x30
 8007662:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007664:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007668:	e841 2300 	strex	r3, r2, [r1]
 800766c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800766e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e5      	bne.n	8007640 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2220      	movs	r2, #32
 8007678:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007684:	2b01      	cmp	r3, #1
 8007686:	d12e      	bne.n	80076e6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	60fb      	str	r3, [r7, #12]
   return(result);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f023 0310 	bic.w	r3, r3, #16
 80076a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	461a      	mov	r2, r3
 80076aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076ac:	61fb      	str	r3, [r7, #28]
 80076ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	69b9      	ldr	r1, [r7, #24]
 80076b2:	69fa      	ldr	r2, [r7, #28]
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	617b      	str	r3, [r7, #20]
   return(result);
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e6      	bne.n	800768e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	f003 0310 	and.w	r3, r3, #16
 80076ca:	2b10      	cmp	r3, #16
 80076cc:	d103      	bne.n	80076d6 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2210      	movs	r2, #16
 80076d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f7ff f9ce 	bl	8006a80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076e4:	e00b      	b.n	80076fe <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7f9 fa30 	bl	8000b4c <HAL_UART_RxCpltCallback>
}
 80076ec:	e007      	b.n	80076fe <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699a      	ldr	r2, [r3, #24]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0208 	orr.w	r2, r2, #8
 80076fc:	619a      	str	r2, [r3, #24]
}
 80076fe:	bf00      	nop
 8007700:	3758      	adds	r7, #88	; 0x58
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b096      	sub	sp, #88	; 0x58
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007714:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800771c:	2b22      	cmp	r3, #34	; 0x22
 800771e:	f040 8094 	bne.w	800784a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007728:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007730:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007732:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007736:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800773a:	4013      	ands	r3, r2
 800773c:	b29a      	uxth	r2, r3
 800773e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007740:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007746:	1c9a      	adds	r2, r3, #2
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007752:	b29b      	uxth	r3, r3
 8007754:	3b01      	subs	r3, #1
 8007756:	b29a      	uxth	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007764:	b29b      	uxth	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	d177      	bne.n	800785a <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007772:	e853 3f00 	ldrex	r3, [r3]
 8007776:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800777e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	461a      	mov	r2, r3
 8007786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007788:	643b      	str	r3, [r7, #64]	; 0x40
 800778a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800778e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007790:	e841 2300 	strex	r3, r2, [r1]
 8007794:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1e6      	bne.n	800776a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	3308      	adds	r3, #8
 80077a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	f023 0301 	bic.w	r3, r3, #1
 80077b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	3308      	adds	r3, #8
 80077ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e5      	bne.n	800779c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2220      	movs	r2, #32
 80077d4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d12e      	bne.n	8007842 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f023 0310 	bic.w	r3, r3, #16
 80077fe:	647b      	str	r3, [r7, #68]	; 0x44
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	461a      	mov	r2, r3
 8007806:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007808:	61bb      	str	r3, [r7, #24]
 800780a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780c:	6979      	ldr	r1, [r7, #20]
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	e841 2300 	strex	r3, r2, [r1]
 8007814:	613b      	str	r3, [r7, #16]
   return(result);
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1e6      	bne.n	80077ea <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	69db      	ldr	r3, [r3, #28]
 8007822:	f003 0310 	and.w	r3, r3, #16
 8007826:	2b10      	cmp	r3, #16
 8007828:	d103      	bne.n	8007832 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2210      	movs	r2, #16
 8007830:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007838:	4619      	mov	r1, r3
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7ff f920 	bl	8006a80 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007840:	e00b      	b.n	800785a <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7f9 f982 	bl	8000b4c <HAL_UART_RxCpltCallback>
}
 8007848:	e007      	b.n	800785a <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	699a      	ldr	r2, [r3, #24]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f042 0208 	orr.w	r2, r2, #8
 8007858:	619a      	str	r2, [r3, #24]
}
 800785a:	bf00      	nop
 800785c:	3758      	adds	r7, #88	; 0x58
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
	...

08007864 <__errno>:
 8007864:	4b01      	ldr	r3, [pc, #4]	; (800786c <__errno+0x8>)
 8007866:	6818      	ldr	r0, [r3, #0]
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	20000088 	.word	0x20000088

08007870 <__libc_init_array>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	4d0d      	ldr	r5, [pc, #52]	; (80078a8 <__libc_init_array+0x38>)
 8007874:	4c0d      	ldr	r4, [pc, #52]	; (80078ac <__libc_init_array+0x3c>)
 8007876:	1b64      	subs	r4, r4, r5
 8007878:	10a4      	asrs	r4, r4, #2
 800787a:	2600      	movs	r6, #0
 800787c:	42a6      	cmp	r6, r4
 800787e:	d109      	bne.n	8007894 <__libc_init_array+0x24>
 8007880:	4d0b      	ldr	r5, [pc, #44]	; (80078b0 <__libc_init_array+0x40>)
 8007882:	4c0c      	ldr	r4, [pc, #48]	; (80078b4 <__libc_init_array+0x44>)
 8007884:	f001 f912 	bl	8008aac <_init>
 8007888:	1b64      	subs	r4, r4, r5
 800788a:	10a4      	asrs	r4, r4, #2
 800788c:	2600      	movs	r6, #0
 800788e:	42a6      	cmp	r6, r4
 8007890:	d105      	bne.n	800789e <__libc_init_array+0x2e>
 8007892:	bd70      	pop	{r4, r5, r6, pc}
 8007894:	f855 3b04 	ldr.w	r3, [r5], #4
 8007898:	4798      	blx	r3
 800789a:	3601      	adds	r6, #1
 800789c:	e7ee      	b.n	800787c <__libc_init_array+0xc>
 800789e:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a2:	4798      	blx	r3
 80078a4:	3601      	adds	r6, #1
 80078a6:	e7f2      	b.n	800788e <__libc_init_array+0x1e>
 80078a8:	08008d08 	.word	0x08008d08
 80078ac:	08008d08 	.word	0x08008d08
 80078b0:	08008d08 	.word	0x08008d08
 80078b4:	08008d0c 	.word	0x08008d0c

080078b8 <memcpy>:
 80078b8:	440a      	add	r2, r1
 80078ba:	4291      	cmp	r1, r2
 80078bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80078c0:	d100      	bne.n	80078c4 <memcpy+0xc>
 80078c2:	4770      	bx	lr
 80078c4:	b510      	push	{r4, lr}
 80078c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078ce:	4291      	cmp	r1, r2
 80078d0:	d1f9      	bne.n	80078c6 <memcpy+0xe>
 80078d2:	bd10      	pop	{r4, pc}

080078d4 <memset>:
 80078d4:	4402      	add	r2, r0
 80078d6:	4603      	mov	r3, r0
 80078d8:	4293      	cmp	r3, r2
 80078da:	d100      	bne.n	80078de <memset+0xa>
 80078dc:	4770      	bx	lr
 80078de:	f803 1b01 	strb.w	r1, [r3], #1
 80078e2:	e7f9      	b.n	80078d8 <memset+0x4>

080078e4 <siprintf>:
 80078e4:	b40e      	push	{r1, r2, r3}
 80078e6:	b500      	push	{lr}
 80078e8:	b09c      	sub	sp, #112	; 0x70
 80078ea:	ab1d      	add	r3, sp, #116	; 0x74
 80078ec:	9002      	str	r0, [sp, #8]
 80078ee:	9006      	str	r0, [sp, #24]
 80078f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80078f4:	4809      	ldr	r0, [pc, #36]	; (800791c <siprintf+0x38>)
 80078f6:	9107      	str	r1, [sp, #28]
 80078f8:	9104      	str	r1, [sp, #16]
 80078fa:	4909      	ldr	r1, [pc, #36]	; (8007920 <siprintf+0x3c>)
 80078fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007900:	9105      	str	r1, [sp, #20]
 8007902:	6800      	ldr	r0, [r0, #0]
 8007904:	9301      	str	r3, [sp, #4]
 8007906:	a902      	add	r1, sp, #8
 8007908:	f000 f896 	bl	8007a38 <_svfiprintf_r>
 800790c:	9b02      	ldr	r3, [sp, #8]
 800790e:	2200      	movs	r2, #0
 8007910:	701a      	strb	r2, [r3, #0]
 8007912:	b01c      	add	sp, #112	; 0x70
 8007914:	f85d eb04 	ldr.w	lr, [sp], #4
 8007918:	b003      	add	sp, #12
 800791a:	4770      	bx	lr
 800791c:	20000088 	.word	0x20000088
 8007920:	ffff0208 	.word	0xffff0208

08007924 <siscanf>:
 8007924:	b40e      	push	{r1, r2, r3}
 8007926:	b510      	push	{r4, lr}
 8007928:	b09f      	sub	sp, #124	; 0x7c
 800792a:	ac21      	add	r4, sp, #132	; 0x84
 800792c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007930:	f854 2b04 	ldr.w	r2, [r4], #4
 8007934:	9201      	str	r2, [sp, #4]
 8007936:	f8ad 101c 	strh.w	r1, [sp, #28]
 800793a:	9004      	str	r0, [sp, #16]
 800793c:	9008      	str	r0, [sp, #32]
 800793e:	f7f8 fc7f 	bl	8000240 <strlen>
 8007942:	4b0c      	ldr	r3, [pc, #48]	; (8007974 <siscanf+0x50>)
 8007944:	9005      	str	r0, [sp, #20]
 8007946:	9009      	str	r0, [sp, #36]	; 0x24
 8007948:	930d      	str	r3, [sp, #52]	; 0x34
 800794a:	480b      	ldr	r0, [pc, #44]	; (8007978 <siscanf+0x54>)
 800794c:	9a01      	ldr	r2, [sp, #4]
 800794e:	6800      	ldr	r0, [r0, #0]
 8007950:	9403      	str	r4, [sp, #12]
 8007952:	2300      	movs	r3, #0
 8007954:	9311      	str	r3, [sp, #68]	; 0x44
 8007956:	9316      	str	r3, [sp, #88]	; 0x58
 8007958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800795c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007960:	a904      	add	r1, sp, #16
 8007962:	4623      	mov	r3, r4
 8007964:	f000 f9c2 	bl	8007cec <__ssvfiscanf_r>
 8007968:	b01f      	add	sp, #124	; 0x7c
 800796a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800796e:	b003      	add	sp, #12
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	0800797d 	.word	0x0800797d
 8007978:	20000088 	.word	0x20000088

0800797c <__seofread>:
 800797c:	2000      	movs	r0, #0
 800797e:	4770      	bx	lr

08007980 <__ssputs_r>:
 8007980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007984:	688e      	ldr	r6, [r1, #8]
 8007986:	429e      	cmp	r6, r3
 8007988:	4682      	mov	sl, r0
 800798a:	460c      	mov	r4, r1
 800798c:	4690      	mov	r8, r2
 800798e:	461f      	mov	r7, r3
 8007990:	d838      	bhi.n	8007a04 <__ssputs_r+0x84>
 8007992:	898a      	ldrh	r2, [r1, #12]
 8007994:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007998:	d032      	beq.n	8007a00 <__ssputs_r+0x80>
 800799a:	6825      	ldr	r5, [r4, #0]
 800799c:	6909      	ldr	r1, [r1, #16]
 800799e:	eba5 0901 	sub.w	r9, r5, r1
 80079a2:	6965      	ldr	r5, [r4, #20]
 80079a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079ac:	3301      	adds	r3, #1
 80079ae:	444b      	add	r3, r9
 80079b0:	106d      	asrs	r5, r5, #1
 80079b2:	429d      	cmp	r5, r3
 80079b4:	bf38      	it	cc
 80079b6:	461d      	movcc	r5, r3
 80079b8:	0553      	lsls	r3, r2, #21
 80079ba:	d531      	bpl.n	8007a20 <__ssputs_r+0xa0>
 80079bc:	4629      	mov	r1, r5
 80079be:	f000 ffd1 	bl	8008964 <_malloc_r>
 80079c2:	4606      	mov	r6, r0
 80079c4:	b950      	cbnz	r0, 80079dc <__ssputs_r+0x5c>
 80079c6:	230c      	movs	r3, #12
 80079c8:	f8ca 3000 	str.w	r3, [sl]
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079d2:	81a3      	strh	r3, [r4, #12]
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079dc:	6921      	ldr	r1, [r4, #16]
 80079de:	464a      	mov	r2, r9
 80079e0:	f7ff ff6a 	bl	80078b8 <memcpy>
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079ee:	81a3      	strh	r3, [r4, #12]
 80079f0:	6126      	str	r6, [r4, #16]
 80079f2:	6165      	str	r5, [r4, #20]
 80079f4:	444e      	add	r6, r9
 80079f6:	eba5 0509 	sub.w	r5, r5, r9
 80079fa:	6026      	str	r6, [r4, #0]
 80079fc:	60a5      	str	r5, [r4, #8]
 80079fe:	463e      	mov	r6, r7
 8007a00:	42be      	cmp	r6, r7
 8007a02:	d900      	bls.n	8007a06 <__ssputs_r+0x86>
 8007a04:	463e      	mov	r6, r7
 8007a06:	4632      	mov	r2, r6
 8007a08:	6820      	ldr	r0, [r4, #0]
 8007a0a:	4641      	mov	r1, r8
 8007a0c:	f000 ff40 	bl	8008890 <memmove>
 8007a10:	68a3      	ldr	r3, [r4, #8]
 8007a12:	6822      	ldr	r2, [r4, #0]
 8007a14:	1b9b      	subs	r3, r3, r6
 8007a16:	4432      	add	r2, r6
 8007a18:	60a3      	str	r3, [r4, #8]
 8007a1a:	6022      	str	r2, [r4, #0]
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	e7db      	b.n	80079d8 <__ssputs_r+0x58>
 8007a20:	462a      	mov	r2, r5
 8007a22:	f000 fff9 	bl	8008a18 <_realloc_r>
 8007a26:	4606      	mov	r6, r0
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	d1e1      	bne.n	80079f0 <__ssputs_r+0x70>
 8007a2c:	6921      	ldr	r1, [r4, #16]
 8007a2e:	4650      	mov	r0, sl
 8007a30:	f000 ff48 	bl	80088c4 <_free_r>
 8007a34:	e7c7      	b.n	80079c6 <__ssputs_r+0x46>
	...

08007a38 <_svfiprintf_r>:
 8007a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3c:	4698      	mov	r8, r3
 8007a3e:	898b      	ldrh	r3, [r1, #12]
 8007a40:	061b      	lsls	r3, r3, #24
 8007a42:	b09d      	sub	sp, #116	; 0x74
 8007a44:	4607      	mov	r7, r0
 8007a46:	460d      	mov	r5, r1
 8007a48:	4614      	mov	r4, r2
 8007a4a:	d50e      	bpl.n	8007a6a <_svfiprintf_r+0x32>
 8007a4c:	690b      	ldr	r3, [r1, #16]
 8007a4e:	b963      	cbnz	r3, 8007a6a <_svfiprintf_r+0x32>
 8007a50:	2140      	movs	r1, #64	; 0x40
 8007a52:	f000 ff87 	bl	8008964 <_malloc_r>
 8007a56:	6028      	str	r0, [r5, #0]
 8007a58:	6128      	str	r0, [r5, #16]
 8007a5a:	b920      	cbnz	r0, 8007a66 <_svfiprintf_r+0x2e>
 8007a5c:	230c      	movs	r3, #12
 8007a5e:	603b      	str	r3, [r7, #0]
 8007a60:	f04f 30ff 	mov.w	r0, #4294967295
 8007a64:	e0d1      	b.n	8007c0a <_svfiprintf_r+0x1d2>
 8007a66:	2340      	movs	r3, #64	; 0x40
 8007a68:	616b      	str	r3, [r5, #20]
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a6e:	2320      	movs	r3, #32
 8007a70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a74:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a78:	2330      	movs	r3, #48	; 0x30
 8007a7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007c24 <_svfiprintf_r+0x1ec>
 8007a7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a82:	f04f 0901 	mov.w	r9, #1
 8007a86:	4623      	mov	r3, r4
 8007a88:	469a      	mov	sl, r3
 8007a8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a8e:	b10a      	cbz	r2, 8007a94 <_svfiprintf_r+0x5c>
 8007a90:	2a25      	cmp	r2, #37	; 0x25
 8007a92:	d1f9      	bne.n	8007a88 <_svfiprintf_r+0x50>
 8007a94:	ebba 0b04 	subs.w	fp, sl, r4
 8007a98:	d00b      	beq.n	8007ab2 <_svfiprintf_r+0x7a>
 8007a9a:	465b      	mov	r3, fp
 8007a9c:	4622      	mov	r2, r4
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	4638      	mov	r0, r7
 8007aa2:	f7ff ff6d 	bl	8007980 <__ssputs_r>
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	f000 80aa 	beq.w	8007c00 <_svfiprintf_r+0x1c8>
 8007aac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007aae:	445a      	add	r2, fp
 8007ab0:	9209      	str	r2, [sp, #36]	; 0x24
 8007ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f000 80a2 	beq.w	8007c00 <_svfiprintf_r+0x1c8>
 8007abc:	2300      	movs	r3, #0
 8007abe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ac6:	f10a 0a01 	add.w	sl, sl, #1
 8007aca:	9304      	str	r3, [sp, #16]
 8007acc:	9307      	str	r3, [sp, #28]
 8007ace:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ad2:	931a      	str	r3, [sp, #104]	; 0x68
 8007ad4:	4654      	mov	r4, sl
 8007ad6:	2205      	movs	r2, #5
 8007ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007adc:	4851      	ldr	r0, [pc, #324]	; (8007c24 <_svfiprintf_r+0x1ec>)
 8007ade:	f7f8 fbb7 	bl	8000250 <memchr>
 8007ae2:	9a04      	ldr	r2, [sp, #16]
 8007ae4:	b9d8      	cbnz	r0, 8007b1e <_svfiprintf_r+0xe6>
 8007ae6:	06d0      	lsls	r0, r2, #27
 8007ae8:	bf44      	itt	mi
 8007aea:	2320      	movmi	r3, #32
 8007aec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007af0:	0711      	lsls	r1, r2, #28
 8007af2:	bf44      	itt	mi
 8007af4:	232b      	movmi	r3, #43	; 0x2b
 8007af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007afa:	f89a 3000 	ldrb.w	r3, [sl]
 8007afe:	2b2a      	cmp	r3, #42	; 0x2a
 8007b00:	d015      	beq.n	8007b2e <_svfiprintf_r+0xf6>
 8007b02:	9a07      	ldr	r2, [sp, #28]
 8007b04:	4654      	mov	r4, sl
 8007b06:	2000      	movs	r0, #0
 8007b08:	f04f 0c0a 	mov.w	ip, #10
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b12:	3b30      	subs	r3, #48	; 0x30
 8007b14:	2b09      	cmp	r3, #9
 8007b16:	d94e      	bls.n	8007bb6 <_svfiprintf_r+0x17e>
 8007b18:	b1b0      	cbz	r0, 8007b48 <_svfiprintf_r+0x110>
 8007b1a:	9207      	str	r2, [sp, #28]
 8007b1c:	e014      	b.n	8007b48 <_svfiprintf_r+0x110>
 8007b1e:	eba0 0308 	sub.w	r3, r0, r8
 8007b22:	fa09 f303 	lsl.w	r3, r9, r3
 8007b26:	4313      	orrs	r3, r2
 8007b28:	9304      	str	r3, [sp, #16]
 8007b2a:	46a2      	mov	sl, r4
 8007b2c:	e7d2      	b.n	8007ad4 <_svfiprintf_r+0x9c>
 8007b2e:	9b03      	ldr	r3, [sp, #12]
 8007b30:	1d19      	adds	r1, r3, #4
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	9103      	str	r1, [sp, #12]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	bfbb      	ittet	lt
 8007b3a:	425b      	neglt	r3, r3
 8007b3c:	f042 0202 	orrlt.w	r2, r2, #2
 8007b40:	9307      	strge	r3, [sp, #28]
 8007b42:	9307      	strlt	r3, [sp, #28]
 8007b44:	bfb8      	it	lt
 8007b46:	9204      	strlt	r2, [sp, #16]
 8007b48:	7823      	ldrb	r3, [r4, #0]
 8007b4a:	2b2e      	cmp	r3, #46	; 0x2e
 8007b4c:	d10c      	bne.n	8007b68 <_svfiprintf_r+0x130>
 8007b4e:	7863      	ldrb	r3, [r4, #1]
 8007b50:	2b2a      	cmp	r3, #42	; 0x2a
 8007b52:	d135      	bne.n	8007bc0 <_svfiprintf_r+0x188>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	1d1a      	adds	r2, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	9203      	str	r2, [sp, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfb8      	it	lt
 8007b60:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b64:	3402      	adds	r4, #2
 8007b66:	9305      	str	r3, [sp, #20]
 8007b68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c34 <_svfiprintf_r+0x1fc>
 8007b6c:	7821      	ldrb	r1, [r4, #0]
 8007b6e:	2203      	movs	r2, #3
 8007b70:	4650      	mov	r0, sl
 8007b72:	f7f8 fb6d 	bl	8000250 <memchr>
 8007b76:	b140      	cbz	r0, 8007b8a <_svfiprintf_r+0x152>
 8007b78:	2340      	movs	r3, #64	; 0x40
 8007b7a:	eba0 000a 	sub.w	r0, r0, sl
 8007b7e:	fa03 f000 	lsl.w	r0, r3, r0
 8007b82:	9b04      	ldr	r3, [sp, #16]
 8007b84:	4303      	orrs	r3, r0
 8007b86:	3401      	adds	r4, #1
 8007b88:	9304      	str	r3, [sp, #16]
 8007b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b8e:	4826      	ldr	r0, [pc, #152]	; (8007c28 <_svfiprintf_r+0x1f0>)
 8007b90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b94:	2206      	movs	r2, #6
 8007b96:	f7f8 fb5b 	bl	8000250 <memchr>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d038      	beq.n	8007c10 <_svfiprintf_r+0x1d8>
 8007b9e:	4b23      	ldr	r3, [pc, #140]	; (8007c2c <_svfiprintf_r+0x1f4>)
 8007ba0:	bb1b      	cbnz	r3, 8007bea <_svfiprintf_r+0x1b2>
 8007ba2:	9b03      	ldr	r3, [sp, #12]
 8007ba4:	3307      	adds	r3, #7
 8007ba6:	f023 0307 	bic.w	r3, r3, #7
 8007baa:	3308      	adds	r3, #8
 8007bac:	9303      	str	r3, [sp, #12]
 8007bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb0:	4433      	add	r3, r6
 8007bb2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb4:	e767      	b.n	8007a86 <_svfiprintf_r+0x4e>
 8007bb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bba:	460c      	mov	r4, r1
 8007bbc:	2001      	movs	r0, #1
 8007bbe:	e7a5      	b.n	8007b0c <_svfiprintf_r+0xd4>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	3401      	adds	r4, #1
 8007bc4:	9305      	str	r3, [sp, #20]
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	f04f 0c0a 	mov.w	ip, #10
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bd2:	3a30      	subs	r2, #48	; 0x30
 8007bd4:	2a09      	cmp	r2, #9
 8007bd6:	d903      	bls.n	8007be0 <_svfiprintf_r+0x1a8>
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d0c5      	beq.n	8007b68 <_svfiprintf_r+0x130>
 8007bdc:	9105      	str	r1, [sp, #20]
 8007bde:	e7c3      	b.n	8007b68 <_svfiprintf_r+0x130>
 8007be0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007be4:	4604      	mov	r4, r0
 8007be6:	2301      	movs	r3, #1
 8007be8:	e7f0      	b.n	8007bcc <_svfiprintf_r+0x194>
 8007bea:	ab03      	add	r3, sp, #12
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	462a      	mov	r2, r5
 8007bf0:	4b0f      	ldr	r3, [pc, #60]	; (8007c30 <_svfiprintf_r+0x1f8>)
 8007bf2:	a904      	add	r1, sp, #16
 8007bf4:	4638      	mov	r0, r7
 8007bf6:	f3af 8000 	nop.w
 8007bfa:	1c42      	adds	r2, r0, #1
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	d1d6      	bne.n	8007bae <_svfiprintf_r+0x176>
 8007c00:	89ab      	ldrh	r3, [r5, #12]
 8007c02:	065b      	lsls	r3, r3, #25
 8007c04:	f53f af2c 	bmi.w	8007a60 <_svfiprintf_r+0x28>
 8007c08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c0a:	b01d      	add	sp, #116	; 0x74
 8007c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c10:	ab03      	add	r3, sp, #12
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	462a      	mov	r2, r5
 8007c16:	4b06      	ldr	r3, [pc, #24]	; (8007c30 <_svfiprintf_r+0x1f8>)
 8007c18:	a904      	add	r1, sp, #16
 8007c1a:	4638      	mov	r0, r7
 8007c1c:	f000 fa4c 	bl	80080b8 <_printf_i>
 8007c20:	e7eb      	b.n	8007bfa <_svfiprintf_r+0x1c2>
 8007c22:	bf00      	nop
 8007c24:	08008b50 	.word	0x08008b50
 8007c28:	08008b5a 	.word	0x08008b5a
 8007c2c:	00000000 	.word	0x00000000
 8007c30:	08007981 	.word	0x08007981
 8007c34:	08008b56 	.word	0x08008b56

08007c38 <_sungetc_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	1c4b      	adds	r3, r1, #1
 8007c3c:	4614      	mov	r4, r2
 8007c3e:	d103      	bne.n	8007c48 <_sungetc_r+0x10>
 8007c40:	f04f 35ff 	mov.w	r5, #4294967295
 8007c44:	4628      	mov	r0, r5
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	8993      	ldrh	r3, [r2, #12]
 8007c4a:	f023 0320 	bic.w	r3, r3, #32
 8007c4e:	8193      	strh	r3, [r2, #12]
 8007c50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c52:	6852      	ldr	r2, [r2, #4]
 8007c54:	b2cd      	uxtb	r5, r1
 8007c56:	b18b      	cbz	r3, 8007c7c <_sungetc_r+0x44>
 8007c58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	dd08      	ble.n	8007c70 <_sungetc_r+0x38>
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	1e5a      	subs	r2, r3, #1
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007c68:	6863      	ldr	r3, [r4, #4]
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	6063      	str	r3, [r4, #4]
 8007c6e:	e7e9      	b.n	8007c44 <_sungetc_r+0xc>
 8007c70:	4621      	mov	r1, r4
 8007c72:	f000 fdd1 	bl	8008818 <__submore>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	d0f1      	beq.n	8007c5e <_sungetc_r+0x26>
 8007c7a:	e7e1      	b.n	8007c40 <_sungetc_r+0x8>
 8007c7c:	6921      	ldr	r1, [r4, #16]
 8007c7e:	6823      	ldr	r3, [r4, #0]
 8007c80:	b151      	cbz	r1, 8007c98 <_sungetc_r+0x60>
 8007c82:	4299      	cmp	r1, r3
 8007c84:	d208      	bcs.n	8007c98 <_sungetc_r+0x60>
 8007c86:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007c8a:	42a9      	cmp	r1, r5
 8007c8c:	d104      	bne.n	8007c98 <_sungetc_r+0x60>
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	3201      	adds	r2, #1
 8007c92:	6023      	str	r3, [r4, #0]
 8007c94:	6062      	str	r2, [r4, #4]
 8007c96:	e7d5      	b.n	8007c44 <_sungetc_r+0xc>
 8007c98:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ca0:	6363      	str	r3, [r4, #52]	; 0x34
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	63a3      	str	r3, [r4, #56]	; 0x38
 8007ca6:	4623      	mov	r3, r4
 8007ca8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e7dc      	b.n	8007c6c <_sungetc_r+0x34>

08007cb2 <__ssrefill_r>:
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	460c      	mov	r4, r1
 8007cb6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007cb8:	b169      	cbz	r1, 8007cd6 <__ssrefill_r+0x24>
 8007cba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cbe:	4299      	cmp	r1, r3
 8007cc0:	d001      	beq.n	8007cc6 <__ssrefill_r+0x14>
 8007cc2:	f000 fdff 	bl	80088c4 <_free_r>
 8007cc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cc8:	6063      	str	r3, [r4, #4]
 8007cca:	2000      	movs	r0, #0
 8007ccc:	6360      	str	r0, [r4, #52]	; 0x34
 8007cce:	b113      	cbz	r3, 8007cd6 <__ssrefill_r+0x24>
 8007cd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007cd2:	6023      	str	r3, [r4, #0]
 8007cd4:	bd10      	pop	{r4, pc}
 8007cd6:	6923      	ldr	r3, [r4, #16]
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	2300      	movs	r3, #0
 8007cdc:	6063      	str	r3, [r4, #4]
 8007cde:	89a3      	ldrh	r3, [r4, #12]
 8007ce0:	f043 0320 	orr.w	r3, r3, #32
 8007ce4:	81a3      	strh	r3, [r4, #12]
 8007ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cea:	e7f3      	b.n	8007cd4 <__ssrefill_r+0x22>

08007cec <__ssvfiscanf_r>:
 8007cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8007cf6:	2100      	movs	r1, #0
 8007cf8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007cfc:	49b2      	ldr	r1, [pc, #712]	; (8007fc8 <__ssvfiscanf_r+0x2dc>)
 8007cfe:	91a0      	str	r1, [sp, #640]	; 0x280
 8007d00:	f10d 0804 	add.w	r8, sp, #4
 8007d04:	49b1      	ldr	r1, [pc, #708]	; (8007fcc <__ssvfiscanf_r+0x2e0>)
 8007d06:	4fb2      	ldr	r7, [pc, #712]	; (8007fd0 <__ssvfiscanf_r+0x2e4>)
 8007d08:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8007fd4 <__ssvfiscanf_r+0x2e8>
 8007d0c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007d10:	4606      	mov	r6, r0
 8007d12:	91a1      	str	r1, [sp, #644]	; 0x284
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	f892 a000 	ldrb.w	sl, [r2]
 8007d1a:	f1ba 0f00 	cmp.w	sl, #0
 8007d1e:	f000 8151 	beq.w	8007fc4 <__ssvfiscanf_r+0x2d8>
 8007d22:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8007d26:	f013 0308 	ands.w	r3, r3, #8
 8007d2a:	f102 0501 	add.w	r5, r2, #1
 8007d2e:	d019      	beq.n	8007d64 <__ssvfiscanf_r+0x78>
 8007d30:	6863      	ldr	r3, [r4, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	dd0f      	ble.n	8007d56 <__ssvfiscanf_r+0x6a>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	781a      	ldrb	r2, [r3, #0]
 8007d3a:	5cba      	ldrb	r2, [r7, r2]
 8007d3c:	0712      	lsls	r2, r2, #28
 8007d3e:	d401      	bmi.n	8007d44 <__ssvfiscanf_r+0x58>
 8007d40:	462a      	mov	r2, r5
 8007d42:	e7e8      	b.n	8007d16 <__ssvfiscanf_r+0x2a>
 8007d44:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007d46:	3201      	adds	r2, #1
 8007d48:	9245      	str	r2, [sp, #276]	; 0x114
 8007d4a:	6862      	ldr	r2, [r4, #4]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	3a01      	subs	r2, #1
 8007d50:	6062      	str	r2, [r4, #4]
 8007d52:	6023      	str	r3, [r4, #0]
 8007d54:	e7ec      	b.n	8007d30 <__ssvfiscanf_r+0x44>
 8007d56:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007d58:	4621      	mov	r1, r4
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	4798      	blx	r3
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	d0e9      	beq.n	8007d36 <__ssvfiscanf_r+0x4a>
 8007d62:	e7ed      	b.n	8007d40 <__ssvfiscanf_r+0x54>
 8007d64:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8007d68:	f040 8083 	bne.w	8007e72 <__ssvfiscanf_r+0x186>
 8007d6c:	9341      	str	r3, [sp, #260]	; 0x104
 8007d6e:	9343      	str	r3, [sp, #268]	; 0x10c
 8007d70:	7853      	ldrb	r3, [r2, #1]
 8007d72:	2b2a      	cmp	r3, #42	; 0x2a
 8007d74:	bf02      	ittt	eq
 8007d76:	2310      	moveq	r3, #16
 8007d78:	1c95      	addeq	r5, r2, #2
 8007d7a:	9341      	streq	r3, [sp, #260]	; 0x104
 8007d7c:	220a      	movs	r2, #10
 8007d7e:	46ab      	mov	fp, r5
 8007d80:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8007d84:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007d88:	2b09      	cmp	r3, #9
 8007d8a:	d91d      	bls.n	8007dc8 <__ssvfiscanf_r+0xdc>
 8007d8c:	4891      	ldr	r0, [pc, #580]	; (8007fd4 <__ssvfiscanf_r+0x2e8>)
 8007d8e:	2203      	movs	r2, #3
 8007d90:	f7f8 fa5e 	bl	8000250 <memchr>
 8007d94:	b140      	cbz	r0, 8007da8 <__ssvfiscanf_r+0xbc>
 8007d96:	2301      	movs	r3, #1
 8007d98:	eba0 0009 	sub.w	r0, r0, r9
 8007d9c:	fa03 f000 	lsl.w	r0, r3, r0
 8007da0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007da2:	4318      	orrs	r0, r3
 8007da4:	9041      	str	r0, [sp, #260]	; 0x104
 8007da6:	465d      	mov	r5, fp
 8007da8:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007dac:	2b78      	cmp	r3, #120	; 0x78
 8007dae:	d806      	bhi.n	8007dbe <__ssvfiscanf_r+0xd2>
 8007db0:	2b57      	cmp	r3, #87	; 0x57
 8007db2:	d810      	bhi.n	8007dd6 <__ssvfiscanf_r+0xea>
 8007db4:	2b25      	cmp	r3, #37	; 0x25
 8007db6:	d05c      	beq.n	8007e72 <__ssvfiscanf_r+0x186>
 8007db8:	d856      	bhi.n	8007e68 <__ssvfiscanf_r+0x17c>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d074      	beq.n	8007ea8 <__ssvfiscanf_r+0x1bc>
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	9347      	str	r3, [sp, #284]	; 0x11c
 8007dc2:	230a      	movs	r3, #10
 8007dc4:	9342      	str	r3, [sp, #264]	; 0x108
 8007dc6:	e081      	b.n	8007ecc <__ssvfiscanf_r+0x1e0>
 8007dc8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007dca:	fb02 1303 	mla	r3, r2, r3, r1
 8007dce:	3b30      	subs	r3, #48	; 0x30
 8007dd0:	9343      	str	r3, [sp, #268]	; 0x10c
 8007dd2:	465d      	mov	r5, fp
 8007dd4:	e7d3      	b.n	8007d7e <__ssvfiscanf_r+0x92>
 8007dd6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007dda:	2a20      	cmp	r2, #32
 8007ddc:	d8ef      	bhi.n	8007dbe <__ssvfiscanf_r+0xd2>
 8007dde:	a101      	add	r1, pc, #4	; (adr r1, 8007de4 <__ssvfiscanf_r+0xf8>)
 8007de0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007de4:	08007eb7 	.word	0x08007eb7
 8007de8:	08007dbf 	.word	0x08007dbf
 8007dec:	08007dbf 	.word	0x08007dbf
 8007df0:	08007f15 	.word	0x08007f15
 8007df4:	08007dbf 	.word	0x08007dbf
 8007df8:	08007dbf 	.word	0x08007dbf
 8007dfc:	08007dbf 	.word	0x08007dbf
 8007e00:	08007dbf 	.word	0x08007dbf
 8007e04:	08007dbf 	.word	0x08007dbf
 8007e08:	08007dbf 	.word	0x08007dbf
 8007e0c:	08007dbf 	.word	0x08007dbf
 8007e10:	08007f2b 	.word	0x08007f2b
 8007e14:	08007f01 	.word	0x08007f01
 8007e18:	08007e6f 	.word	0x08007e6f
 8007e1c:	08007e6f 	.word	0x08007e6f
 8007e20:	08007e6f 	.word	0x08007e6f
 8007e24:	08007dbf 	.word	0x08007dbf
 8007e28:	08007f05 	.word	0x08007f05
 8007e2c:	08007dbf 	.word	0x08007dbf
 8007e30:	08007dbf 	.word	0x08007dbf
 8007e34:	08007dbf 	.word	0x08007dbf
 8007e38:	08007dbf 	.word	0x08007dbf
 8007e3c:	08007f3b 	.word	0x08007f3b
 8007e40:	08007f0d 	.word	0x08007f0d
 8007e44:	08007eaf 	.word	0x08007eaf
 8007e48:	08007dbf 	.word	0x08007dbf
 8007e4c:	08007dbf 	.word	0x08007dbf
 8007e50:	08007f37 	.word	0x08007f37
 8007e54:	08007dbf 	.word	0x08007dbf
 8007e58:	08007f01 	.word	0x08007f01
 8007e5c:	08007dbf 	.word	0x08007dbf
 8007e60:	08007dbf 	.word	0x08007dbf
 8007e64:	08007eb7 	.word	0x08007eb7
 8007e68:	3b45      	subs	r3, #69	; 0x45
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d8a7      	bhi.n	8007dbe <__ssvfiscanf_r+0xd2>
 8007e6e:	2305      	movs	r3, #5
 8007e70:	e02b      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007e72:	6863      	ldr	r3, [r4, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	dd0d      	ble.n	8007e94 <__ssvfiscanf_r+0x1a8>
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	781a      	ldrb	r2, [r3, #0]
 8007e7c:	4552      	cmp	r2, sl
 8007e7e:	f040 80a1 	bne.w	8007fc4 <__ssvfiscanf_r+0x2d8>
 8007e82:	3301      	adds	r3, #1
 8007e84:	6862      	ldr	r2, [r4, #4]
 8007e86:	6023      	str	r3, [r4, #0]
 8007e88:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007e8a:	3a01      	subs	r2, #1
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	6062      	str	r2, [r4, #4]
 8007e90:	9345      	str	r3, [sp, #276]	; 0x114
 8007e92:	e755      	b.n	8007d40 <__ssvfiscanf_r+0x54>
 8007e94:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007e96:	4621      	mov	r1, r4
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4798      	blx	r3
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d0eb      	beq.n	8007e78 <__ssvfiscanf_r+0x18c>
 8007ea0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	f040 8084 	bne.w	8007fb0 <__ssvfiscanf_r+0x2c4>
 8007ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8007eac:	e086      	b.n	8007fbc <__ssvfiscanf_r+0x2d0>
 8007eae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007eb0:	f042 0220 	orr.w	r2, r2, #32
 8007eb4:	9241      	str	r2, [sp, #260]	; 0x104
 8007eb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ebc:	9241      	str	r2, [sp, #260]	; 0x104
 8007ebe:	2210      	movs	r2, #16
 8007ec0:	2b6f      	cmp	r3, #111	; 0x6f
 8007ec2:	9242      	str	r2, [sp, #264]	; 0x108
 8007ec4:	bf34      	ite	cc
 8007ec6:	2303      	movcc	r3, #3
 8007ec8:	2304      	movcs	r3, #4
 8007eca:	9347      	str	r3, [sp, #284]	; 0x11c
 8007ecc:	6863      	ldr	r3, [r4, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	dd41      	ble.n	8007f56 <__ssvfiscanf_r+0x26a>
 8007ed2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007ed4:	0659      	lsls	r1, r3, #25
 8007ed6:	d404      	bmi.n	8007ee2 <__ssvfiscanf_r+0x1f6>
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	781a      	ldrb	r2, [r3, #0]
 8007edc:	5cba      	ldrb	r2, [r7, r2]
 8007ede:	0712      	lsls	r2, r2, #28
 8007ee0:	d440      	bmi.n	8007f64 <__ssvfiscanf_r+0x278>
 8007ee2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	dc4f      	bgt.n	8007f88 <__ssvfiscanf_r+0x29c>
 8007ee8:	466b      	mov	r3, sp
 8007eea:	4622      	mov	r2, r4
 8007eec:	a941      	add	r1, sp, #260	; 0x104
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f000 fa08 	bl	8008304 <_scanf_chars>
 8007ef4:	2801      	cmp	r0, #1
 8007ef6:	d065      	beq.n	8007fc4 <__ssvfiscanf_r+0x2d8>
 8007ef8:	2802      	cmp	r0, #2
 8007efa:	f47f af21 	bne.w	8007d40 <__ssvfiscanf_r+0x54>
 8007efe:	e7cf      	b.n	8007ea0 <__ssvfiscanf_r+0x1b4>
 8007f00:	220a      	movs	r2, #10
 8007f02:	e7dd      	b.n	8007ec0 <__ssvfiscanf_r+0x1d4>
 8007f04:	2300      	movs	r3, #0
 8007f06:	9342      	str	r3, [sp, #264]	; 0x108
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e7de      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007f0c:	2308      	movs	r3, #8
 8007f0e:	9342      	str	r3, [sp, #264]	; 0x108
 8007f10:	2304      	movs	r3, #4
 8007f12:	e7da      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007f14:	4629      	mov	r1, r5
 8007f16:	4640      	mov	r0, r8
 8007f18:	f000 fb40 	bl	800859c <__sccl>
 8007f1c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f22:	9341      	str	r3, [sp, #260]	; 0x104
 8007f24:	4605      	mov	r5, r0
 8007f26:	2301      	movs	r3, #1
 8007f28:	e7cf      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007f2a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f30:	9341      	str	r3, [sp, #260]	; 0x104
 8007f32:	2300      	movs	r3, #0
 8007f34:	e7c9      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007f36:	2302      	movs	r3, #2
 8007f38:	e7c7      	b.n	8007eca <__ssvfiscanf_r+0x1de>
 8007f3a:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007f3c:	06c3      	lsls	r3, r0, #27
 8007f3e:	f53f aeff 	bmi.w	8007d40 <__ssvfiscanf_r+0x54>
 8007f42:	9b00      	ldr	r3, [sp, #0]
 8007f44:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007f46:	1d19      	adds	r1, r3, #4
 8007f48:	9100      	str	r1, [sp, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	07c0      	lsls	r0, r0, #31
 8007f4e:	bf4c      	ite	mi
 8007f50:	801a      	strhmi	r2, [r3, #0]
 8007f52:	601a      	strpl	r2, [r3, #0]
 8007f54:	e6f4      	b.n	8007d40 <__ssvfiscanf_r+0x54>
 8007f56:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007f58:	4621      	mov	r1, r4
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	4798      	blx	r3
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d0b7      	beq.n	8007ed2 <__ssvfiscanf_r+0x1e6>
 8007f62:	e79d      	b.n	8007ea0 <__ssvfiscanf_r+0x1b4>
 8007f64:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007f66:	3201      	adds	r2, #1
 8007f68:	9245      	str	r2, [sp, #276]	; 0x114
 8007f6a:	6862      	ldr	r2, [r4, #4]
 8007f6c:	3a01      	subs	r2, #1
 8007f6e:	2a00      	cmp	r2, #0
 8007f70:	6062      	str	r2, [r4, #4]
 8007f72:	dd02      	ble.n	8007f7a <__ssvfiscanf_r+0x28e>
 8007f74:	3301      	adds	r3, #1
 8007f76:	6023      	str	r3, [r4, #0]
 8007f78:	e7ae      	b.n	8007ed8 <__ssvfiscanf_r+0x1ec>
 8007f7a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007f7c:	4621      	mov	r1, r4
 8007f7e:	4630      	mov	r0, r6
 8007f80:	4798      	blx	r3
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d0a8      	beq.n	8007ed8 <__ssvfiscanf_r+0x1ec>
 8007f86:	e78b      	b.n	8007ea0 <__ssvfiscanf_r+0x1b4>
 8007f88:	2b04      	cmp	r3, #4
 8007f8a:	dc06      	bgt.n	8007f9a <__ssvfiscanf_r+0x2ae>
 8007f8c:	466b      	mov	r3, sp
 8007f8e:	4622      	mov	r2, r4
 8007f90:	a941      	add	r1, sp, #260	; 0x104
 8007f92:	4630      	mov	r0, r6
 8007f94:	f000 fa0e 	bl	80083b4 <_scanf_i>
 8007f98:	e7ac      	b.n	8007ef4 <__ssvfiscanf_r+0x208>
 8007f9a:	4b0f      	ldr	r3, [pc, #60]	; (8007fd8 <__ssvfiscanf_r+0x2ec>)
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f43f aecf 	beq.w	8007d40 <__ssvfiscanf_r+0x54>
 8007fa2:	466b      	mov	r3, sp
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	a941      	add	r1, sp, #260	; 0x104
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f3af 8000 	nop.w
 8007fae:	e7a1      	b.n	8007ef4 <__ssvfiscanf_r+0x208>
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007fb6:	bf18      	it	ne
 8007fb8:	f04f 30ff 	movne.w	r0, #4294967295
 8007fbc:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8007fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc4:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007fc6:	e7f9      	b.n	8007fbc <__ssvfiscanf_r+0x2d0>
 8007fc8:	08007c39 	.word	0x08007c39
 8007fcc:	08007cb3 	.word	0x08007cb3
 8007fd0:	08008b9f 	.word	0x08008b9f
 8007fd4:	08008b56 	.word	0x08008b56
 8007fd8:	00000000 	.word	0x00000000

08007fdc <_printf_common>:
 8007fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe0:	4616      	mov	r6, r2
 8007fe2:	4699      	mov	r9, r3
 8007fe4:	688a      	ldr	r2, [r1, #8]
 8007fe6:	690b      	ldr	r3, [r1, #16]
 8007fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fec:	4293      	cmp	r3, r2
 8007fee:	bfb8      	it	lt
 8007ff0:	4613      	movlt	r3, r2
 8007ff2:	6033      	str	r3, [r6, #0]
 8007ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ff8:	4607      	mov	r7, r0
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	b10a      	cbz	r2, 8008002 <_printf_common+0x26>
 8007ffe:	3301      	adds	r3, #1
 8008000:	6033      	str	r3, [r6, #0]
 8008002:	6823      	ldr	r3, [r4, #0]
 8008004:	0699      	lsls	r1, r3, #26
 8008006:	bf42      	ittt	mi
 8008008:	6833      	ldrmi	r3, [r6, #0]
 800800a:	3302      	addmi	r3, #2
 800800c:	6033      	strmi	r3, [r6, #0]
 800800e:	6825      	ldr	r5, [r4, #0]
 8008010:	f015 0506 	ands.w	r5, r5, #6
 8008014:	d106      	bne.n	8008024 <_printf_common+0x48>
 8008016:	f104 0a19 	add.w	sl, r4, #25
 800801a:	68e3      	ldr	r3, [r4, #12]
 800801c:	6832      	ldr	r2, [r6, #0]
 800801e:	1a9b      	subs	r3, r3, r2
 8008020:	42ab      	cmp	r3, r5
 8008022:	dc26      	bgt.n	8008072 <_printf_common+0x96>
 8008024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008028:	1e13      	subs	r3, r2, #0
 800802a:	6822      	ldr	r2, [r4, #0]
 800802c:	bf18      	it	ne
 800802e:	2301      	movne	r3, #1
 8008030:	0692      	lsls	r2, r2, #26
 8008032:	d42b      	bmi.n	800808c <_printf_common+0xb0>
 8008034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008038:	4649      	mov	r1, r9
 800803a:	4638      	mov	r0, r7
 800803c:	47c0      	blx	r8
 800803e:	3001      	adds	r0, #1
 8008040:	d01e      	beq.n	8008080 <_printf_common+0xa4>
 8008042:	6823      	ldr	r3, [r4, #0]
 8008044:	68e5      	ldr	r5, [r4, #12]
 8008046:	6832      	ldr	r2, [r6, #0]
 8008048:	f003 0306 	and.w	r3, r3, #6
 800804c:	2b04      	cmp	r3, #4
 800804e:	bf08      	it	eq
 8008050:	1aad      	subeq	r5, r5, r2
 8008052:	68a3      	ldr	r3, [r4, #8]
 8008054:	6922      	ldr	r2, [r4, #16]
 8008056:	bf0c      	ite	eq
 8008058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800805c:	2500      	movne	r5, #0
 800805e:	4293      	cmp	r3, r2
 8008060:	bfc4      	itt	gt
 8008062:	1a9b      	subgt	r3, r3, r2
 8008064:	18ed      	addgt	r5, r5, r3
 8008066:	2600      	movs	r6, #0
 8008068:	341a      	adds	r4, #26
 800806a:	42b5      	cmp	r5, r6
 800806c:	d11a      	bne.n	80080a4 <_printf_common+0xc8>
 800806e:	2000      	movs	r0, #0
 8008070:	e008      	b.n	8008084 <_printf_common+0xa8>
 8008072:	2301      	movs	r3, #1
 8008074:	4652      	mov	r2, sl
 8008076:	4649      	mov	r1, r9
 8008078:	4638      	mov	r0, r7
 800807a:	47c0      	blx	r8
 800807c:	3001      	adds	r0, #1
 800807e:	d103      	bne.n	8008088 <_printf_common+0xac>
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008088:	3501      	adds	r5, #1
 800808a:	e7c6      	b.n	800801a <_printf_common+0x3e>
 800808c:	18e1      	adds	r1, r4, r3
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	2030      	movs	r0, #48	; 0x30
 8008092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008096:	4422      	add	r2, r4
 8008098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800809c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080a0:	3302      	adds	r3, #2
 80080a2:	e7c7      	b.n	8008034 <_printf_common+0x58>
 80080a4:	2301      	movs	r3, #1
 80080a6:	4622      	mov	r2, r4
 80080a8:	4649      	mov	r1, r9
 80080aa:	4638      	mov	r0, r7
 80080ac:	47c0      	blx	r8
 80080ae:	3001      	adds	r0, #1
 80080b0:	d0e6      	beq.n	8008080 <_printf_common+0xa4>
 80080b2:	3601      	adds	r6, #1
 80080b4:	e7d9      	b.n	800806a <_printf_common+0x8e>
	...

080080b8 <_printf_i>:
 80080b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080bc:	460c      	mov	r4, r1
 80080be:	4691      	mov	r9, r2
 80080c0:	7e27      	ldrb	r7, [r4, #24]
 80080c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80080c4:	2f78      	cmp	r7, #120	; 0x78
 80080c6:	4680      	mov	r8, r0
 80080c8:	469a      	mov	sl, r3
 80080ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080ce:	d807      	bhi.n	80080e0 <_printf_i+0x28>
 80080d0:	2f62      	cmp	r7, #98	; 0x62
 80080d2:	d80a      	bhi.n	80080ea <_printf_i+0x32>
 80080d4:	2f00      	cmp	r7, #0
 80080d6:	f000 80d8 	beq.w	800828a <_printf_i+0x1d2>
 80080da:	2f58      	cmp	r7, #88	; 0x58
 80080dc:	f000 80a3 	beq.w	8008226 <_printf_i+0x16e>
 80080e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80080e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080e8:	e03a      	b.n	8008160 <_printf_i+0xa8>
 80080ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080ee:	2b15      	cmp	r3, #21
 80080f0:	d8f6      	bhi.n	80080e0 <_printf_i+0x28>
 80080f2:	a001      	add	r0, pc, #4	; (adr r0, 80080f8 <_printf_i+0x40>)
 80080f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80080f8:	08008151 	.word	0x08008151
 80080fc:	08008165 	.word	0x08008165
 8008100:	080080e1 	.word	0x080080e1
 8008104:	080080e1 	.word	0x080080e1
 8008108:	080080e1 	.word	0x080080e1
 800810c:	080080e1 	.word	0x080080e1
 8008110:	08008165 	.word	0x08008165
 8008114:	080080e1 	.word	0x080080e1
 8008118:	080080e1 	.word	0x080080e1
 800811c:	080080e1 	.word	0x080080e1
 8008120:	080080e1 	.word	0x080080e1
 8008124:	08008271 	.word	0x08008271
 8008128:	08008195 	.word	0x08008195
 800812c:	08008253 	.word	0x08008253
 8008130:	080080e1 	.word	0x080080e1
 8008134:	080080e1 	.word	0x080080e1
 8008138:	08008293 	.word	0x08008293
 800813c:	080080e1 	.word	0x080080e1
 8008140:	08008195 	.word	0x08008195
 8008144:	080080e1 	.word	0x080080e1
 8008148:	080080e1 	.word	0x080080e1
 800814c:	0800825b 	.word	0x0800825b
 8008150:	680b      	ldr	r3, [r1, #0]
 8008152:	1d1a      	adds	r2, r3, #4
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	600a      	str	r2, [r1, #0]
 8008158:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800815c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008160:	2301      	movs	r3, #1
 8008162:	e0a3      	b.n	80082ac <_printf_i+0x1f4>
 8008164:	6825      	ldr	r5, [r4, #0]
 8008166:	6808      	ldr	r0, [r1, #0]
 8008168:	062e      	lsls	r6, r5, #24
 800816a:	f100 0304 	add.w	r3, r0, #4
 800816e:	d50a      	bpl.n	8008186 <_printf_i+0xce>
 8008170:	6805      	ldr	r5, [r0, #0]
 8008172:	600b      	str	r3, [r1, #0]
 8008174:	2d00      	cmp	r5, #0
 8008176:	da03      	bge.n	8008180 <_printf_i+0xc8>
 8008178:	232d      	movs	r3, #45	; 0x2d
 800817a:	426d      	negs	r5, r5
 800817c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008180:	485e      	ldr	r0, [pc, #376]	; (80082fc <_printf_i+0x244>)
 8008182:	230a      	movs	r3, #10
 8008184:	e019      	b.n	80081ba <_printf_i+0x102>
 8008186:	f015 0f40 	tst.w	r5, #64	; 0x40
 800818a:	6805      	ldr	r5, [r0, #0]
 800818c:	600b      	str	r3, [r1, #0]
 800818e:	bf18      	it	ne
 8008190:	b22d      	sxthne	r5, r5
 8008192:	e7ef      	b.n	8008174 <_printf_i+0xbc>
 8008194:	680b      	ldr	r3, [r1, #0]
 8008196:	6825      	ldr	r5, [r4, #0]
 8008198:	1d18      	adds	r0, r3, #4
 800819a:	6008      	str	r0, [r1, #0]
 800819c:	0628      	lsls	r0, r5, #24
 800819e:	d501      	bpl.n	80081a4 <_printf_i+0xec>
 80081a0:	681d      	ldr	r5, [r3, #0]
 80081a2:	e002      	b.n	80081aa <_printf_i+0xf2>
 80081a4:	0669      	lsls	r1, r5, #25
 80081a6:	d5fb      	bpl.n	80081a0 <_printf_i+0xe8>
 80081a8:	881d      	ldrh	r5, [r3, #0]
 80081aa:	4854      	ldr	r0, [pc, #336]	; (80082fc <_printf_i+0x244>)
 80081ac:	2f6f      	cmp	r7, #111	; 0x6f
 80081ae:	bf0c      	ite	eq
 80081b0:	2308      	moveq	r3, #8
 80081b2:	230a      	movne	r3, #10
 80081b4:	2100      	movs	r1, #0
 80081b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081ba:	6866      	ldr	r6, [r4, #4]
 80081bc:	60a6      	str	r6, [r4, #8]
 80081be:	2e00      	cmp	r6, #0
 80081c0:	bfa2      	ittt	ge
 80081c2:	6821      	ldrge	r1, [r4, #0]
 80081c4:	f021 0104 	bicge.w	r1, r1, #4
 80081c8:	6021      	strge	r1, [r4, #0]
 80081ca:	b90d      	cbnz	r5, 80081d0 <_printf_i+0x118>
 80081cc:	2e00      	cmp	r6, #0
 80081ce:	d04d      	beq.n	800826c <_printf_i+0x1b4>
 80081d0:	4616      	mov	r6, r2
 80081d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80081d6:	fb03 5711 	mls	r7, r3, r1, r5
 80081da:	5dc7      	ldrb	r7, [r0, r7]
 80081dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081e0:	462f      	mov	r7, r5
 80081e2:	42bb      	cmp	r3, r7
 80081e4:	460d      	mov	r5, r1
 80081e6:	d9f4      	bls.n	80081d2 <_printf_i+0x11a>
 80081e8:	2b08      	cmp	r3, #8
 80081ea:	d10b      	bne.n	8008204 <_printf_i+0x14c>
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	07df      	lsls	r7, r3, #31
 80081f0:	d508      	bpl.n	8008204 <_printf_i+0x14c>
 80081f2:	6923      	ldr	r3, [r4, #16]
 80081f4:	6861      	ldr	r1, [r4, #4]
 80081f6:	4299      	cmp	r1, r3
 80081f8:	bfde      	ittt	le
 80081fa:	2330      	movle	r3, #48	; 0x30
 80081fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008200:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008204:	1b92      	subs	r2, r2, r6
 8008206:	6122      	str	r2, [r4, #16]
 8008208:	f8cd a000 	str.w	sl, [sp]
 800820c:	464b      	mov	r3, r9
 800820e:	aa03      	add	r2, sp, #12
 8008210:	4621      	mov	r1, r4
 8008212:	4640      	mov	r0, r8
 8008214:	f7ff fee2 	bl	8007fdc <_printf_common>
 8008218:	3001      	adds	r0, #1
 800821a:	d14c      	bne.n	80082b6 <_printf_i+0x1fe>
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	b004      	add	sp, #16
 8008222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008226:	4835      	ldr	r0, [pc, #212]	; (80082fc <_printf_i+0x244>)
 8008228:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	680e      	ldr	r6, [r1, #0]
 8008230:	061f      	lsls	r7, r3, #24
 8008232:	f856 5b04 	ldr.w	r5, [r6], #4
 8008236:	600e      	str	r6, [r1, #0]
 8008238:	d514      	bpl.n	8008264 <_printf_i+0x1ac>
 800823a:	07d9      	lsls	r1, r3, #31
 800823c:	bf44      	itt	mi
 800823e:	f043 0320 	orrmi.w	r3, r3, #32
 8008242:	6023      	strmi	r3, [r4, #0]
 8008244:	b91d      	cbnz	r5, 800824e <_printf_i+0x196>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	f023 0320 	bic.w	r3, r3, #32
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	2310      	movs	r3, #16
 8008250:	e7b0      	b.n	80081b4 <_printf_i+0xfc>
 8008252:	6823      	ldr	r3, [r4, #0]
 8008254:	f043 0320 	orr.w	r3, r3, #32
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	2378      	movs	r3, #120	; 0x78
 800825c:	4828      	ldr	r0, [pc, #160]	; (8008300 <_printf_i+0x248>)
 800825e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008262:	e7e3      	b.n	800822c <_printf_i+0x174>
 8008264:	065e      	lsls	r6, r3, #25
 8008266:	bf48      	it	mi
 8008268:	b2ad      	uxthmi	r5, r5
 800826a:	e7e6      	b.n	800823a <_printf_i+0x182>
 800826c:	4616      	mov	r6, r2
 800826e:	e7bb      	b.n	80081e8 <_printf_i+0x130>
 8008270:	680b      	ldr	r3, [r1, #0]
 8008272:	6826      	ldr	r6, [r4, #0]
 8008274:	6960      	ldr	r0, [r4, #20]
 8008276:	1d1d      	adds	r5, r3, #4
 8008278:	600d      	str	r5, [r1, #0]
 800827a:	0635      	lsls	r5, r6, #24
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	d501      	bpl.n	8008284 <_printf_i+0x1cc>
 8008280:	6018      	str	r0, [r3, #0]
 8008282:	e002      	b.n	800828a <_printf_i+0x1d2>
 8008284:	0671      	lsls	r1, r6, #25
 8008286:	d5fb      	bpl.n	8008280 <_printf_i+0x1c8>
 8008288:	8018      	strh	r0, [r3, #0]
 800828a:	2300      	movs	r3, #0
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	4616      	mov	r6, r2
 8008290:	e7ba      	b.n	8008208 <_printf_i+0x150>
 8008292:	680b      	ldr	r3, [r1, #0]
 8008294:	1d1a      	adds	r2, r3, #4
 8008296:	600a      	str	r2, [r1, #0]
 8008298:	681e      	ldr	r6, [r3, #0]
 800829a:	6862      	ldr	r2, [r4, #4]
 800829c:	2100      	movs	r1, #0
 800829e:	4630      	mov	r0, r6
 80082a0:	f7f7 ffd6 	bl	8000250 <memchr>
 80082a4:	b108      	cbz	r0, 80082aa <_printf_i+0x1f2>
 80082a6:	1b80      	subs	r0, r0, r6
 80082a8:	6060      	str	r0, [r4, #4]
 80082aa:	6863      	ldr	r3, [r4, #4]
 80082ac:	6123      	str	r3, [r4, #16]
 80082ae:	2300      	movs	r3, #0
 80082b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082b4:	e7a8      	b.n	8008208 <_printf_i+0x150>
 80082b6:	6923      	ldr	r3, [r4, #16]
 80082b8:	4632      	mov	r2, r6
 80082ba:	4649      	mov	r1, r9
 80082bc:	4640      	mov	r0, r8
 80082be:	47d0      	blx	sl
 80082c0:	3001      	adds	r0, #1
 80082c2:	d0ab      	beq.n	800821c <_printf_i+0x164>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	079b      	lsls	r3, r3, #30
 80082c8:	d413      	bmi.n	80082f2 <_printf_i+0x23a>
 80082ca:	68e0      	ldr	r0, [r4, #12]
 80082cc:	9b03      	ldr	r3, [sp, #12]
 80082ce:	4298      	cmp	r0, r3
 80082d0:	bfb8      	it	lt
 80082d2:	4618      	movlt	r0, r3
 80082d4:	e7a4      	b.n	8008220 <_printf_i+0x168>
 80082d6:	2301      	movs	r3, #1
 80082d8:	4632      	mov	r2, r6
 80082da:	4649      	mov	r1, r9
 80082dc:	4640      	mov	r0, r8
 80082de:	47d0      	blx	sl
 80082e0:	3001      	adds	r0, #1
 80082e2:	d09b      	beq.n	800821c <_printf_i+0x164>
 80082e4:	3501      	adds	r5, #1
 80082e6:	68e3      	ldr	r3, [r4, #12]
 80082e8:	9903      	ldr	r1, [sp, #12]
 80082ea:	1a5b      	subs	r3, r3, r1
 80082ec:	42ab      	cmp	r3, r5
 80082ee:	dcf2      	bgt.n	80082d6 <_printf_i+0x21e>
 80082f0:	e7eb      	b.n	80082ca <_printf_i+0x212>
 80082f2:	2500      	movs	r5, #0
 80082f4:	f104 0619 	add.w	r6, r4, #25
 80082f8:	e7f5      	b.n	80082e6 <_printf_i+0x22e>
 80082fa:	bf00      	nop
 80082fc:	08008b61 	.word	0x08008b61
 8008300:	08008b72 	.word	0x08008b72

08008304 <_scanf_chars>:
 8008304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008308:	4615      	mov	r5, r2
 800830a:	688a      	ldr	r2, [r1, #8]
 800830c:	4680      	mov	r8, r0
 800830e:	460c      	mov	r4, r1
 8008310:	b932      	cbnz	r2, 8008320 <_scanf_chars+0x1c>
 8008312:	698a      	ldr	r2, [r1, #24]
 8008314:	2a00      	cmp	r2, #0
 8008316:	bf0c      	ite	eq
 8008318:	2201      	moveq	r2, #1
 800831a:	f04f 32ff 	movne.w	r2, #4294967295
 800831e:	608a      	str	r2, [r1, #8]
 8008320:	6822      	ldr	r2, [r4, #0]
 8008322:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80083b0 <_scanf_chars+0xac>
 8008326:	06d1      	lsls	r1, r2, #27
 8008328:	bf5f      	itttt	pl
 800832a:	681a      	ldrpl	r2, [r3, #0]
 800832c:	1d11      	addpl	r1, r2, #4
 800832e:	6019      	strpl	r1, [r3, #0]
 8008330:	6816      	ldrpl	r6, [r2, #0]
 8008332:	2700      	movs	r7, #0
 8008334:	69a0      	ldr	r0, [r4, #24]
 8008336:	b188      	cbz	r0, 800835c <_scanf_chars+0x58>
 8008338:	2801      	cmp	r0, #1
 800833a:	d107      	bne.n	800834c <_scanf_chars+0x48>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	781a      	ldrb	r2, [r3, #0]
 8008340:	6963      	ldr	r3, [r4, #20]
 8008342:	5c9b      	ldrb	r3, [r3, r2]
 8008344:	b953      	cbnz	r3, 800835c <_scanf_chars+0x58>
 8008346:	bb27      	cbnz	r7, 8008392 <_scanf_chars+0x8e>
 8008348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800834c:	2802      	cmp	r0, #2
 800834e:	d120      	bne.n	8008392 <_scanf_chars+0x8e>
 8008350:	682b      	ldr	r3, [r5, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008358:	071b      	lsls	r3, r3, #28
 800835a:	d41a      	bmi.n	8008392 <_scanf_chars+0x8e>
 800835c:	6823      	ldr	r3, [r4, #0]
 800835e:	06da      	lsls	r2, r3, #27
 8008360:	bf5e      	ittt	pl
 8008362:	682b      	ldrpl	r3, [r5, #0]
 8008364:	781b      	ldrbpl	r3, [r3, #0]
 8008366:	f806 3b01 	strbpl.w	r3, [r6], #1
 800836a:	682a      	ldr	r2, [r5, #0]
 800836c:	686b      	ldr	r3, [r5, #4]
 800836e:	3201      	adds	r2, #1
 8008370:	602a      	str	r2, [r5, #0]
 8008372:	68a2      	ldr	r2, [r4, #8]
 8008374:	3b01      	subs	r3, #1
 8008376:	3a01      	subs	r2, #1
 8008378:	606b      	str	r3, [r5, #4]
 800837a:	3701      	adds	r7, #1
 800837c:	60a2      	str	r2, [r4, #8]
 800837e:	b142      	cbz	r2, 8008392 <_scanf_chars+0x8e>
 8008380:	2b00      	cmp	r3, #0
 8008382:	dcd7      	bgt.n	8008334 <_scanf_chars+0x30>
 8008384:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008388:	4629      	mov	r1, r5
 800838a:	4640      	mov	r0, r8
 800838c:	4798      	blx	r3
 800838e:	2800      	cmp	r0, #0
 8008390:	d0d0      	beq.n	8008334 <_scanf_chars+0x30>
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	f013 0310 	ands.w	r3, r3, #16
 8008398:	d105      	bne.n	80083a6 <_scanf_chars+0xa2>
 800839a:	68e2      	ldr	r2, [r4, #12]
 800839c:	3201      	adds	r2, #1
 800839e:	60e2      	str	r2, [r4, #12]
 80083a0:	69a2      	ldr	r2, [r4, #24]
 80083a2:	b102      	cbz	r2, 80083a6 <_scanf_chars+0xa2>
 80083a4:	7033      	strb	r3, [r6, #0]
 80083a6:	6923      	ldr	r3, [r4, #16]
 80083a8:	441f      	add	r7, r3
 80083aa:	6127      	str	r7, [r4, #16]
 80083ac:	2000      	movs	r0, #0
 80083ae:	e7cb      	b.n	8008348 <_scanf_chars+0x44>
 80083b0:	08008b9f 	.word	0x08008b9f

080083b4 <_scanf_i>:
 80083b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b8:	4698      	mov	r8, r3
 80083ba:	4b74      	ldr	r3, [pc, #464]	; (800858c <_scanf_i+0x1d8>)
 80083bc:	460c      	mov	r4, r1
 80083be:	4682      	mov	sl, r0
 80083c0:	4616      	mov	r6, r2
 80083c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80083c6:	b087      	sub	sp, #28
 80083c8:	ab03      	add	r3, sp, #12
 80083ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80083ce:	4b70      	ldr	r3, [pc, #448]	; (8008590 <_scanf_i+0x1dc>)
 80083d0:	69a1      	ldr	r1, [r4, #24]
 80083d2:	4a70      	ldr	r2, [pc, #448]	; (8008594 <_scanf_i+0x1e0>)
 80083d4:	2903      	cmp	r1, #3
 80083d6:	bf18      	it	ne
 80083d8:	461a      	movne	r2, r3
 80083da:	68a3      	ldr	r3, [r4, #8]
 80083dc:	9201      	str	r2, [sp, #4]
 80083de:	1e5a      	subs	r2, r3, #1
 80083e0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80083e4:	bf88      	it	hi
 80083e6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80083ea:	4627      	mov	r7, r4
 80083ec:	bf82      	ittt	hi
 80083ee:	eb03 0905 	addhi.w	r9, r3, r5
 80083f2:	f240 135d 	movwhi	r3, #349	; 0x15d
 80083f6:	60a3      	strhi	r3, [r4, #8]
 80083f8:	f857 3b1c 	ldr.w	r3, [r7], #28
 80083fc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008400:	bf98      	it	ls
 8008402:	f04f 0900 	movls.w	r9, #0
 8008406:	6023      	str	r3, [r4, #0]
 8008408:	463d      	mov	r5, r7
 800840a:	f04f 0b00 	mov.w	fp, #0
 800840e:	6831      	ldr	r1, [r6, #0]
 8008410:	ab03      	add	r3, sp, #12
 8008412:	7809      	ldrb	r1, [r1, #0]
 8008414:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008418:	2202      	movs	r2, #2
 800841a:	f7f7 ff19 	bl	8000250 <memchr>
 800841e:	b328      	cbz	r0, 800846c <_scanf_i+0xb8>
 8008420:	f1bb 0f01 	cmp.w	fp, #1
 8008424:	d159      	bne.n	80084da <_scanf_i+0x126>
 8008426:	6862      	ldr	r2, [r4, #4]
 8008428:	b92a      	cbnz	r2, 8008436 <_scanf_i+0x82>
 800842a:	6822      	ldr	r2, [r4, #0]
 800842c:	2308      	movs	r3, #8
 800842e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008432:	6063      	str	r3, [r4, #4]
 8008434:	6022      	str	r2, [r4, #0]
 8008436:	6822      	ldr	r2, [r4, #0]
 8008438:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800843c:	6022      	str	r2, [r4, #0]
 800843e:	68a2      	ldr	r2, [r4, #8]
 8008440:	1e51      	subs	r1, r2, #1
 8008442:	60a1      	str	r1, [r4, #8]
 8008444:	b192      	cbz	r2, 800846c <_scanf_i+0xb8>
 8008446:	6832      	ldr	r2, [r6, #0]
 8008448:	1c51      	adds	r1, r2, #1
 800844a:	6031      	str	r1, [r6, #0]
 800844c:	7812      	ldrb	r2, [r2, #0]
 800844e:	f805 2b01 	strb.w	r2, [r5], #1
 8008452:	6872      	ldr	r2, [r6, #4]
 8008454:	3a01      	subs	r2, #1
 8008456:	2a00      	cmp	r2, #0
 8008458:	6072      	str	r2, [r6, #4]
 800845a:	dc07      	bgt.n	800846c <_scanf_i+0xb8>
 800845c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008460:	4631      	mov	r1, r6
 8008462:	4650      	mov	r0, sl
 8008464:	4790      	blx	r2
 8008466:	2800      	cmp	r0, #0
 8008468:	f040 8085 	bne.w	8008576 <_scanf_i+0x1c2>
 800846c:	f10b 0b01 	add.w	fp, fp, #1
 8008470:	f1bb 0f03 	cmp.w	fp, #3
 8008474:	d1cb      	bne.n	800840e <_scanf_i+0x5a>
 8008476:	6863      	ldr	r3, [r4, #4]
 8008478:	b90b      	cbnz	r3, 800847e <_scanf_i+0xca>
 800847a:	230a      	movs	r3, #10
 800847c:	6063      	str	r3, [r4, #4]
 800847e:	6863      	ldr	r3, [r4, #4]
 8008480:	4945      	ldr	r1, [pc, #276]	; (8008598 <_scanf_i+0x1e4>)
 8008482:	6960      	ldr	r0, [r4, #20]
 8008484:	1ac9      	subs	r1, r1, r3
 8008486:	f000 f889 	bl	800859c <__sccl>
 800848a:	f04f 0b00 	mov.w	fp, #0
 800848e:	68a3      	ldr	r3, [r4, #8]
 8008490:	6822      	ldr	r2, [r4, #0]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d03d      	beq.n	8008512 <_scanf_i+0x15e>
 8008496:	6831      	ldr	r1, [r6, #0]
 8008498:	6960      	ldr	r0, [r4, #20]
 800849a:	f891 c000 	ldrb.w	ip, [r1]
 800849e:	f810 000c 	ldrb.w	r0, [r0, ip]
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d035      	beq.n	8008512 <_scanf_i+0x15e>
 80084a6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80084aa:	d124      	bne.n	80084f6 <_scanf_i+0x142>
 80084ac:	0510      	lsls	r0, r2, #20
 80084ae:	d522      	bpl.n	80084f6 <_scanf_i+0x142>
 80084b0:	f10b 0b01 	add.w	fp, fp, #1
 80084b4:	f1b9 0f00 	cmp.w	r9, #0
 80084b8:	d003      	beq.n	80084c2 <_scanf_i+0x10e>
 80084ba:	3301      	adds	r3, #1
 80084bc:	f109 39ff 	add.w	r9, r9, #4294967295
 80084c0:	60a3      	str	r3, [r4, #8]
 80084c2:	6873      	ldr	r3, [r6, #4]
 80084c4:	3b01      	subs	r3, #1
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	6073      	str	r3, [r6, #4]
 80084ca:	dd1b      	ble.n	8008504 <_scanf_i+0x150>
 80084cc:	6833      	ldr	r3, [r6, #0]
 80084ce:	3301      	adds	r3, #1
 80084d0:	6033      	str	r3, [r6, #0]
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	3b01      	subs	r3, #1
 80084d6:	60a3      	str	r3, [r4, #8]
 80084d8:	e7d9      	b.n	800848e <_scanf_i+0xda>
 80084da:	f1bb 0f02 	cmp.w	fp, #2
 80084de:	d1ae      	bne.n	800843e <_scanf_i+0x8a>
 80084e0:	6822      	ldr	r2, [r4, #0]
 80084e2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80084e6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80084ea:	d1bf      	bne.n	800846c <_scanf_i+0xb8>
 80084ec:	2310      	movs	r3, #16
 80084ee:	6063      	str	r3, [r4, #4]
 80084f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084f4:	e7a2      	b.n	800843c <_scanf_i+0x88>
 80084f6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80084fa:	6022      	str	r2, [r4, #0]
 80084fc:	780b      	ldrb	r3, [r1, #0]
 80084fe:	f805 3b01 	strb.w	r3, [r5], #1
 8008502:	e7de      	b.n	80084c2 <_scanf_i+0x10e>
 8008504:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008508:	4631      	mov	r1, r6
 800850a:	4650      	mov	r0, sl
 800850c:	4798      	blx	r3
 800850e:	2800      	cmp	r0, #0
 8008510:	d0df      	beq.n	80084d2 <_scanf_i+0x11e>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	05d9      	lsls	r1, r3, #23
 8008516:	d50d      	bpl.n	8008534 <_scanf_i+0x180>
 8008518:	42bd      	cmp	r5, r7
 800851a:	d909      	bls.n	8008530 <_scanf_i+0x17c>
 800851c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008520:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008524:	4632      	mov	r2, r6
 8008526:	4650      	mov	r0, sl
 8008528:	4798      	blx	r3
 800852a:	f105 39ff 	add.w	r9, r5, #4294967295
 800852e:	464d      	mov	r5, r9
 8008530:	42bd      	cmp	r5, r7
 8008532:	d028      	beq.n	8008586 <_scanf_i+0x1d2>
 8008534:	6822      	ldr	r2, [r4, #0]
 8008536:	f012 0210 	ands.w	r2, r2, #16
 800853a:	d113      	bne.n	8008564 <_scanf_i+0x1b0>
 800853c:	702a      	strb	r2, [r5, #0]
 800853e:	6863      	ldr	r3, [r4, #4]
 8008540:	9e01      	ldr	r6, [sp, #4]
 8008542:	4639      	mov	r1, r7
 8008544:	4650      	mov	r0, sl
 8008546:	47b0      	blx	r6
 8008548:	f8d8 3000 	ldr.w	r3, [r8]
 800854c:	6821      	ldr	r1, [r4, #0]
 800854e:	1d1a      	adds	r2, r3, #4
 8008550:	f8c8 2000 	str.w	r2, [r8]
 8008554:	f011 0f20 	tst.w	r1, #32
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	d00f      	beq.n	800857c <_scanf_i+0x1c8>
 800855c:	6018      	str	r0, [r3, #0]
 800855e:	68e3      	ldr	r3, [r4, #12]
 8008560:	3301      	adds	r3, #1
 8008562:	60e3      	str	r3, [r4, #12]
 8008564:	1bed      	subs	r5, r5, r7
 8008566:	44ab      	add	fp, r5
 8008568:	6925      	ldr	r5, [r4, #16]
 800856a:	445d      	add	r5, fp
 800856c:	6125      	str	r5, [r4, #16]
 800856e:	2000      	movs	r0, #0
 8008570:	b007      	add	sp, #28
 8008572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008576:	f04f 0b00 	mov.w	fp, #0
 800857a:	e7ca      	b.n	8008512 <_scanf_i+0x15e>
 800857c:	07ca      	lsls	r2, r1, #31
 800857e:	bf4c      	ite	mi
 8008580:	8018      	strhmi	r0, [r3, #0]
 8008582:	6018      	strpl	r0, [r3, #0]
 8008584:	e7eb      	b.n	800855e <_scanf_i+0x1aa>
 8008586:	2001      	movs	r0, #1
 8008588:	e7f2      	b.n	8008570 <_scanf_i+0x1bc>
 800858a:	bf00      	nop
 800858c:	08008b2c 	.word	0x08008b2c
 8008590:	08008815 	.word	0x08008815
 8008594:	08008719 	.word	0x08008719
 8008598:	08008b9c 	.word	0x08008b9c

0800859c <__sccl>:
 800859c:	b570      	push	{r4, r5, r6, lr}
 800859e:	780b      	ldrb	r3, [r1, #0]
 80085a0:	4604      	mov	r4, r0
 80085a2:	2b5e      	cmp	r3, #94	; 0x5e
 80085a4:	bf0b      	itete	eq
 80085a6:	784b      	ldrbeq	r3, [r1, #1]
 80085a8:	1c48      	addne	r0, r1, #1
 80085aa:	1c88      	addeq	r0, r1, #2
 80085ac:	2200      	movne	r2, #0
 80085ae:	bf08      	it	eq
 80085b0:	2201      	moveq	r2, #1
 80085b2:	1e61      	subs	r1, r4, #1
 80085b4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80085b8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80085bc:	42a9      	cmp	r1, r5
 80085be:	d1fb      	bne.n	80085b8 <__sccl+0x1c>
 80085c0:	b90b      	cbnz	r3, 80085c6 <__sccl+0x2a>
 80085c2:	3801      	subs	r0, #1
 80085c4:	bd70      	pop	{r4, r5, r6, pc}
 80085c6:	f082 0101 	eor.w	r1, r2, #1
 80085ca:	54e1      	strb	r1, [r4, r3]
 80085cc:	1c42      	adds	r2, r0, #1
 80085ce:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80085d2:	2d2d      	cmp	r5, #45	; 0x2d
 80085d4:	f102 36ff 	add.w	r6, r2, #4294967295
 80085d8:	4610      	mov	r0, r2
 80085da:	d006      	beq.n	80085ea <__sccl+0x4e>
 80085dc:	2d5d      	cmp	r5, #93	; 0x5d
 80085de:	d0f1      	beq.n	80085c4 <__sccl+0x28>
 80085e0:	b90d      	cbnz	r5, 80085e6 <__sccl+0x4a>
 80085e2:	4630      	mov	r0, r6
 80085e4:	e7ee      	b.n	80085c4 <__sccl+0x28>
 80085e6:	462b      	mov	r3, r5
 80085e8:	e7ef      	b.n	80085ca <__sccl+0x2e>
 80085ea:	7816      	ldrb	r6, [r2, #0]
 80085ec:	2e5d      	cmp	r6, #93	; 0x5d
 80085ee:	d0fa      	beq.n	80085e6 <__sccl+0x4a>
 80085f0:	42b3      	cmp	r3, r6
 80085f2:	dcf8      	bgt.n	80085e6 <__sccl+0x4a>
 80085f4:	4618      	mov	r0, r3
 80085f6:	3001      	adds	r0, #1
 80085f8:	4286      	cmp	r6, r0
 80085fa:	5421      	strb	r1, [r4, r0]
 80085fc:	dcfb      	bgt.n	80085f6 <__sccl+0x5a>
 80085fe:	43d8      	mvns	r0, r3
 8008600:	4430      	add	r0, r6
 8008602:	1c5d      	adds	r5, r3, #1
 8008604:	42b3      	cmp	r3, r6
 8008606:	bfa8      	it	ge
 8008608:	2000      	movge	r0, #0
 800860a:	182b      	adds	r3, r5, r0
 800860c:	3202      	adds	r2, #2
 800860e:	e7de      	b.n	80085ce <__sccl+0x32>

08008610 <_strtol_l.isra.0>:
 8008610:	2b01      	cmp	r3, #1
 8008612:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008616:	d001      	beq.n	800861c <_strtol_l.isra.0+0xc>
 8008618:	2b24      	cmp	r3, #36	; 0x24
 800861a:	d906      	bls.n	800862a <_strtol_l.isra.0+0x1a>
 800861c:	f7ff f922 	bl	8007864 <__errno>
 8008620:	2316      	movs	r3, #22
 8008622:	6003      	str	r3, [r0, #0]
 8008624:	2000      	movs	r0, #0
 8008626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800862a:	4f3a      	ldr	r7, [pc, #232]	; (8008714 <_strtol_l.isra.0+0x104>)
 800862c:	468e      	mov	lr, r1
 800862e:	4676      	mov	r6, lr
 8008630:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008634:	5de5      	ldrb	r5, [r4, r7]
 8008636:	f015 0508 	ands.w	r5, r5, #8
 800863a:	d1f8      	bne.n	800862e <_strtol_l.isra.0+0x1e>
 800863c:	2c2d      	cmp	r4, #45	; 0x2d
 800863e:	d134      	bne.n	80086aa <_strtol_l.isra.0+0x9a>
 8008640:	f89e 4000 	ldrb.w	r4, [lr]
 8008644:	f04f 0801 	mov.w	r8, #1
 8008648:	f106 0e02 	add.w	lr, r6, #2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d05c      	beq.n	800870a <_strtol_l.isra.0+0xfa>
 8008650:	2b10      	cmp	r3, #16
 8008652:	d10c      	bne.n	800866e <_strtol_l.isra.0+0x5e>
 8008654:	2c30      	cmp	r4, #48	; 0x30
 8008656:	d10a      	bne.n	800866e <_strtol_l.isra.0+0x5e>
 8008658:	f89e 4000 	ldrb.w	r4, [lr]
 800865c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008660:	2c58      	cmp	r4, #88	; 0x58
 8008662:	d14d      	bne.n	8008700 <_strtol_l.isra.0+0xf0>
 8008664:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008668:	2310      	movs	r3, #16
 800866a:	f10e 0e02 	add.w	lr, lr, #2
 800866e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008672:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008676:	2600      	movs	r6, #0
 8008678:	fbbc f9f3 	udiv	r9, ip, r3
 800867c:	4635      	mov	r5, r6
 800867e:	fb03 ca19 	mls	sl, r3, r9, ip
 8008682:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008686:	2f09      	cmp	r7, #9
 8008688:	d818      	bhi.n	80086bc <_strtol_l.isra.0+0xac>
 800868a:	463c      	mov	r4, r7
 800868c:	42a3      	cmp	r3, r4
 800868e:	dd24      	ble.n	80086da <_strtol_l.isra.0+0xca>
 8008690:	2e00      	cmp	r6, #0
 8008692:	db1f      	blt.n	80086d4 <_strtol_l.isra.0+0xc4>
 8008694:	45a9      	cmp	r9, r5
 8008696:	d31d      	bcc.n	80086d4 <_strtol_l.isra.0+0xc4>
 8008698:	d101      	bne.n	800869e <_strtol_l.isra.0+0x8e>
 800869a:	45a2      	cmp	sl, r4
 800869c:	db1a      	blt.n	80086d4 <_strtol_l.isra.0+0xc4>
 800869e:	fb05 4503 	mla	r5, r5, r3, r4
 80086a2:	2601      	movs	r6, #1
 80086a4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80086a8:	e7eb      	b.n	8008682 <_strtol_l.isra.0+0x72>
 80086aa:	2c2b      	cmp	r4, #43	; 0x2b
 80086ac:	bf08      	it	eq
 80086ae:	f89e 4000 	ldrbeq.w	r4, [lr]
 80086b2:	46a8      	mov	r8, r5
 80086b4:	bf08      	it	eq
 80086b6:	f106 0e02 	addeq.w	lr, r6, #2
 80086ba:	e7c7      	b.n	800864c <_strtol_l.isra.0+0x3c>
 80086bc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80086c0:	2f19      	cmp	r7, #25
 80086c2:	d801      	bhi.n	80086c8 <_strtol_l.isra.0+0xb8>
 80086c4:	3c37      	subs	r4, #55	; 0x37
 80086c6:	e7e1      	b.n	800868c <_strtol_l.isra.0+0x7c>
 80086c8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80086cc:	2f19      	cmp	r7, #25
 80086ce:	d804      	bhi.n	80086da <_strtol_l.isra.0+0xca>
 80086d0:	3c57      	subs	r4, #87	; 0x57
 80086d2:	e7db      	b.n	800868c <_strtol_l.isra.0+0x7c>
 80086d4:	f04f 36ff 	mov.w	r6, #4294967295
 80086d8:	e7e4      	b.n	80086a4 <_strtol_l.isra.0+0x94>
 80086da:	2e00      	cmp	r6, #0
 80086dc:	da05      	bge.n	80086ea <_strtol_l.isra.0+0xda>
 80086de:	2322      	movs	r3, #34	; 0x22
 80086e0:	6003      	str	r3, [r0, #0]
 80086e2:	4665      	mov	r5, ip
 80086e4:	b942      	cbnz	r2, 80086f8 <_strtol_l.isra.0+0xe8>
 80086e6:	4628      	mov	r0, r5
 80086e8:	e79d      	b.n	8008626 <_strtol_l.isra.0+0x16>
 80086ea:	f1b8 0f00 	cmp.w	r8, #0
 80086ee:	d000      	beq.n	80086f2 <_strtol_l.isra.0+0xe2>
 80086f0:	426d      	negs	r5, r5
 80086f2:	2a00      	cmp	r2, #0
 80086f4:	d0f7      	beq.n	80086e6 <_strtol_l.isra.0+0xd6>
 80086f6:	b10e      	cbz	r6, 80086fc <_strtol_l.isra.0+0xec>
 80086f8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80086fc:	6011      	str	r1, [r2, #0]
 80086fe:	e7f2      	b.n	80086e6 <_strtol_l.isra.0+0xd6>
 8008700:	2430      	movs	r4, #48	; 0x30
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1b3      	bne.n	800866e <_strtol_l.isra.0+0x5e>
 8008706:	2308      	movs	r3, #8
 8008708:	e7b1      	b.n	800866e <_strtol_l.isra.0+0x5e>
 800870a:	2c30      	cmp	r4, #48	; 0x30
 800870c:	d0a4      	beq.n	8008658 <_strtol_l.isra.0+0x48>
 800870e:	230a      	movs	r3, #10
 8008710:	e7ad      	b.n	800866e <_strtol_l.isra.0+0x5e>
 8008712:	bf00      	nop
 8008714:	08008b9f 	.word	0x08008b9f

08008718 <_strtol_r>:
 8008718:	f7ff bf7a 	b.w	8008610 <_strtol_l.isra.0>

0800871c <_strtoul_l.isra.0>:
 800871c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008720:	4e3b      	ldr	r6, [pc, #236]	; (8008810 <_strtoul_l.isra.0+0xf4>)
 8008722:	4686      	mov	lr, r0
 8008724:	468c      	mov	ip, r1
 8008726:	4660      	mov	r0, ip
 8008728:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800872c:	5da5      	ldrb	r5, [r4, r6]
 800872e:	f015 0508 	ands.w	r5, r5, #8
 8008732:	d1f8      	bne.n	8008726 <_strtoul_l.isra.0+0xa>
 8008734:	2c2d      	cmp	r4, #45	; 0x2d
 8008736:	d134      	bne.n	80087a2 <_strtoul_l.isra.0+0x86>
 8008738:	f89c 4000 	ldrb.w	r4, [ip]
 800873c:	f04f 0801 	mov.w	r8, #1
 8008740:	f100 0c02 	add.w	ip, r0, #2
 8008744:	2b00      	cmp	r3, #0
 8008746:	d05e      	beq.n	8008806 <_strtoul_l.isra.0+0xea>
 8008748:	2b10      	cmp	r3, #16
 800874a:	d10c      	bne.n	8008766 <_strtoul_l.isra.0+0x4a>
 800874c:	2c30      	cmp	r4, #48	; 0x30
 800874e:	d10a      	bne.n	8008766 <_strtoul_l.isra.0+0x4a>
 8008750:	f89c 0000 	ldrb.w	r0, [ip]
 8008754:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008758:	2858      	cmp	r0, #88	; 0x58
 800875a:	d14f      	bne.n	80087fc <_strtoul_l.isra.0+0xe0>
 800875c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8008760:	2310      	movs	r3, #16
 8008762:	f10c 0c02 	add.w	ip, ip, #2
 8008766:	f04f 37ff 	mov.w	r7, #4294967295
 800876a:	2500      	movs	r5, #0
 800876c:	fbb7 f7f3 	udiv	r7, r7, r3
 8008770:	fb03 f907 	mul.w	r9, r3, r7
 8008774:	ea6f 0909 	mvn.w	r9, r9
 8008778:	4628      	mov	r0, r5
 800877a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800877e:	2e09      	cmp	r6, #9
 8008780:	d818      	bhi.n	80087b4 <_strtoul_l.isra.0+0x98>
 8008782:	4634      	mov	r4, r6
 8008784:	42a3      	cmp	r3, r4
 8008786:	dd24      	ble.n	80087d2 <_strtoul_l.isra.0+0xb6>
 8008788:	2d00      	cmp	r5, #0
 800878a:	db1f      	blt.n	80087cc <_strtoul_l.isra.0+0xb0>
 800878c:	4287      	cmp	r7, r0
 800878e:	d31d      	bcc.n	80087cc <_strtoul_l.isra.0+0xb0>
 8008790:	d101      	bne.n	8008796 <_strtoul_l.isra.0+0x7a>
 8008792:	45a1      	cmp	r9, r4
 8008794:	db1a      	blt.n	80087cc <_strtoul_l.isra.0+0xb0>
 8008796:	fb00 4003 	mla	r0, r0, r3, r4
 800879a:	2501      	movs	r5, #1
 800879c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80087a0:	e7eb      	b.n	800877a <_strtoul_l.isra.0+0x5e>
 80087a2:	2c2b      	cmp	r4, #43	; 0x2b
 80087a4:	bf08      	it	eq
 80087a6:	f89c 4000 	ldrbeq.w	r4, [ip]
 80087aa:	46a8      	mov	r8, r5
 80087ac:	bf08      	it	eq
 80087ae:	f100 0c02 	addeq.w	ip, r0, #2
 80087b2:	e7c7      	b.n	8008744 <_strtoul_l.isra.0+0x28>
 80087b4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80087b8:	2e19      	cmp	r6, #25
 80087ba:	d801      	bhi.n	80087c0 <_strtoul_l.isra.0+0xa4>
 80087bc:	3c37      	subs	r4, #55	; 0x37
 80087be:	e7e1      	b.n	8008784 <_strtoul_l.isra.0+0x68>
 80087c0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80087c4:	2e19      	cmp	r6, #25
 80087c6:	d804      	bhi.n	80087d2 <_strtoul_l.isra.0+0xb6>
 80087c8:	3c57      	subs	r4, #87	; 0x57
 80087ca:	e7db      	b.n	8008784 <_strtoul_l.isra.0+0x68>
 80087cc:	f04f 35ff 	mov.w	r5, #4294967295
 80087d0:	e7e4      	b.n	800879c <_strtoul_l.isra.0+0x80>
 80087d2:	2d00      	cmp	r5, #0
 80087d4:	da07      	bge.n	80087e6 <_strtoul_l.isra.0+0xca>
 80087d6:	2322      	movs	r3, #34	; 0x22
 80087d8:	f8ce 3000 	str.w	r3, [lr]
 80087dc:	f04f 30ff 	mov.w	r0, #4294967295
 80087e0:	b942      	cbnz	r2, 80087f4 <_strtoul_l.isra.0+0xd8>
 80087e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087e6:	f1b8 0f00 	cmp.w	r8, #0
 80087ea:	d000      	beq.n	80087ee <_strtoul_l.isra.0+0xd2>
 80087ec:	4240      	negs	r0, r0
 80087ee:	2a00      	cmp	r2, #0
 80087f0:	d0f7      	beq.n	80087e2 <_strtoul_l.isra.0+0xc6>
 80087f2:	b10d      	cbz	r5, 80087f8 <_strtoul_l.isra.0+0xdc>
 80087f4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80087f8:	6011      	str	r1, [r2, #0]
 80087fa:	e7f2      	b.n	80087e2 <_strtoul_l.isra.0+0xc6>
 80087fc:	2430      	movs	r4, #48	; 0x30
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1b1      	bne.n	8008766 <_strtoul_l.isra.0+0x4a>
 8008802:	2308      	movs	r3, #8
 8008804:	e7af      	b.n	8008766 <_strtoul_l.isra.0+0x4a>
 8008806:	2c30      	cmp	r4, #48	; 0x30
 8008808:	d0a2      	beq.n	8008750 <_strtoul_l.isra.0+0x34>
 800880a:	230a      	movs	r3, #10
 800880c:	e7ab      	b.n	8008766 <_strtoul_l.isra.0+0x4a>
 800880e:	bf00      	nop
 8008810:	08008b9f 	.word	0x08008b9f

08008814 <_strtoul_r>:
 8008814:	f7ff bf82 	b.w	800871c <_strtoul_l.isra.0>

08008818 <__submore>:
 8008818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800881c:	460c      	mov	r4, r1
 800881e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008820:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008824:	4299      	cmp	r1, r3
 8008826:	d11d      	bne.n	8008864 <__submore+0x4c>
 8008828:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800882c:	f000 f89a 	bl	8008964 <_malloc_r>
 8008830:	b918      	cbnz	r0, 800883a <__submore+0x22>
 8008832:	f04f 30ff 	mov.w	r0, #4294967295
 8008836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800883a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800883e:	63a3      	str	r3, [r4, #56]	; 0x38
 8008840:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008844:	6360      	str	r0, [r4, #52]	; 0x34
 8008846:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800884a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800884e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008852:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008856:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800885a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800885e:	6020      	str	r0, [r4, #0]
 8008860:	2000      	movs	r0, #0
 8008862:	e7e8      	b.n	8008836 <__submore+0x1e>
 8008864:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008866:	0077      	lsls	r7, r6, #1
 8008868:	463a      	mov	r2, r7
 800886a:	f000 f8d5 	bl	8008a18 <_realloc_r>
 800886e:	4605      	mov	r5, r0
 8008870:	2800      	cmp	r0, #0
 8008872:	d0de      	beq.n	8008832 <__submore+0x1a>
 8008874:	eb00 0806 	add.w	r8, r0, r6
 8008878:	4601      	mov	r1, r0
 800887a:	4632      	mov	r2, r6
 800887c:	4640      	mov	r0, r8
 800887e:	f7ff f81b 	bl	80078b8 <memcpy>
 8008882:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008886:	f8c4 8000 	str.w	r8, [r4]
 800888a:	e7e9      	b.n	8008860 <__submore+0x48>

0800888c <__retarget_lock_acquire_recursive>:
 800888c:	4770      	bx	lr

0800888e <__retarget_lock_release_recursive>:
 800888e:	4770      	bx	lr

08008890 <memmove>:
 8008890:	4288      	cmp	r0, r1
 8008892:	b510      	push	{r4, lr}
 8008894:	eb01 0402 	add.w	r4, r1, r2
 8008898:	d902      	bls.n	80088a0 <memmove+0x10>
 800889a:	4284      	cmp	r4, r0
 800889c:	4623      	mov	r3, r4
 800889e:	d807      	bhi.n	80088b0 <memmove+0x20>
 80088a0:	1e43      	subs	r3, r0, #1
 80088a2:	42a1      	cmp	r1, r4
 80088a4:	d008      	beq.n	80088b8 <memmove+0x28>
 80088a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088ae:	e7f8      	b.n	80088a2 <memmove+0x12>
 80088b0:	4402      	add	r2, r0
 80088b2:	4601      	mov	r1, r0
 80088b4:	428a      	cmp	r2, r1
 80088b6:	d100      	bne.n	80088ba <memmove+0x2a>
 80088b8:	bd10      	pop	{r4, pc}
 80088ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088c2:	e7f7      	b.n	80088b4 <memmove+0x24>

080088c4 <_free_r>:
 80088c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088c6:	2900      	cmp	r1, #0
 80088c8:	d048      	beq.n	800895c <_free_r+0x98>
 80088ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088ce:	9001      	str	r0, [sp, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f1a1 0404 	sub.w	r4, r1, #4
 80088d6:	bfb8      	it	lt
 80088d8:	18e4      	addlt	r4, r4, r3
 80088da:	f000 f8d3 	bl	8008a84 <__malloc_lock>
 80088de:	4a20      	ldr	r2, [pc, #128]	; (8008960 <_free_r+0x9c>)
 80088e0:	9801      	ldr	r0, [sp, #4]
 80088e2:	6813      	ldr	r3, [r2, #0]
 80088e4:	4615      	mov	r5, r2
 80088e6:	b933      	cbnz	r3, 80088f6 <_free_r+0x32>
 80088e8:	6063      	str	r3, [r4, #4]
 80088ea:	6014      	str	r4, [r2, #0]
 80088ec:	b003      	add	sp, #12
 80088ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088f2:	f000 b8cd 	b.w	8008a90 <__malloc_unlock>
 80088f6:	42a3      	cmp	r3, r4
 80088f8:	d90b      	bls.n	8008912 <_free_r+0x4e>
 80088fa:	6821      	ldr	r1, [r4, #0]
 80088fc:	1862      	adds	r2, r4, r1
 80088fe:	4293      	cmp	r3, r2
 8008900:	bf04      	itt	eq
 8008902:	681a      	ldreq	r2, [r3, #0]
 8008904:	685b      	ldreq	r3, [r3, #4]
 8008906:	6063      	str	r3, [r4, #4]
 8008908:	bf04      	itt	eq
 800890a:	1852      	addeq	r2, r2, r1
 800890c:	6022      	streq	r2, [r4, #0]
 800890e:	602c      	str	r4, [r5, #0]
 8008910:	e7ec      	b.n	80088ec <_free_r+0x28>
 8008912:	461a      	mov	r2, r3
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	b10b      	cbz	r3, 800891c <_free_r+0x58>
 8008918:	42a3      	cmp	r3, r4
 800891a:	d9fa      	bls.n	8008912 <_free_r+0x4e>
 800891c:	6811      	ldr	r1, [r2, #0]
 800891e:	1855      	adds	r5, r2, r1
 8008920:	42a5      	cmp	r5, r4
 8008922:	d10b      	bne.n	800893c <_free_r+0x78>
 8008924:	6824      	ldr	r4, [r4, #0]
 8008926:	4421      	add	r1, r4
 8008928:	1854      	adds	r4, r2, r1
 800892a:	42a3      	cmp	r3, r4
 800892c:	6011      	str	r1, [r2, #0]
 800892e:	d1dd      	bne.n	80088ec <_free_r+0x28>
 8008930:	681c      	ldr	r4, [r3, #0]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	6053      	str	r3, [r2, #4]
 8008936:	4421      	add	r1, r4
 8008938:	6011      	str	r1, [r2, #0]
 800893a:	e7d7      	b.n	80088ec <_free_r+0x28>
 800893c:	d902      	bls.n	8008944 <_free_r+0x80>
 800893e:	230c      	movs	r3, #12
 8008940:	6003      	str	r3, [r0, #0]
 8008942:	e7d3      	b.n	80088ec <_free_r+0x28>
 8008944:	6825      	ldr	r5, [r4, #0]
 8008946:	1961      	adds	r1, r4, r5
 8008948:	428b      	cmp	r3, r1
 800894a:	bf04      	itt	eq
 800894c:	6819      	ldreq	r1, [r3, #0]
 800894e:	685b      	ldreq	r3, [r3, #4]
 8008950:	6063      	str	r3, [r4, #4]
 8008952:	bf04      	itt	eq
 8008954:	1949      	addeq	r1, r1, r5
 8008956:	6021      	streq	r1, [r4, #0]
 8008958:	6054      	str	r4, [r2, #4]
 800895a:	e7c7      	b.n	80088ec <_free_r+0x28>
 800895c:	b003      	add	sp, #12
 800895e:	bd30      	pop	{r4, r5, pc}
 8008960:	2000011c 	.word	0x2000011c

08008964 <_malloc_r>:
 8008964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008966:	1ccd      	adds	r5, r1, #3
 8008968:	f025 0503 	bic.w	r5, r5, #3
 800896c:	3508      	adds	r5, #8
 800896e:	2d0c      	cmp	r5, #12
 8008970:	bf38      	it	cc
 8008972:	250c      	movcc	r5, #12
 8008974:	2d00      	cmp	r5, #0
 8008976:	4606      	mov	r6, r0
 8008978:	db01      	blt.n	800897e <_malloc_r+0x1a>
 800897a:	42a9      	cmp	r1, r5
 800897c:	d903      	bls.n	8008986 <_malloc_r+0x22>
 800897e:	230c      	movs	r3, #12
 8008980:	6033      	str	r3, [r6, #0]
 8008982:	2000      	movs	r0, #0
 8008984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008986:	f000 f87d 	bl	8008a84 <__malloc_lock>
 800898a:	4921      	ldr	r1, [pc, #132]	; (8008a10 <_malloc_r+0xac>)
 800898c:	680a      	ldr	r2, [r1, #0]
 800898e:	4614      	mov	r4, r2
 8008990:	b99c      	cbnz	r4, 80089ba <_malloc_r+0x56>
 8008992:	4f20      	ldr	r7, [pc, #128]	; (8008a14 <_malloc_r+0xb0>)
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	b923      	cbnz	r3, 80089a2 <_malloc_r+0x3e>
 8008998:	4621      	mov	r1, r4
 800899a:	4630      	mov	r0, r6
 800899c:	f000 f862 	bl	8008a64 <_sbrk_r>
 80089a0:	6038      	str	r0, [r7, #0]
 80089a2:	4629      	mov	r1, r5
 80089a4:	4630      	mov	r0, r6
 80089a6:	f000 f85d 	bl	8008a64 <_sbrk_r>
 80089aa:	1c43      	adds	r3, r0, #1
 80089ac:	d123      	bne.n	80089f6 <_malloc_r+0x92>
 80089ae:	230c      	movs	r3, #12
 80089b0:	6033      	str	r3, [r6, #0]
 80089b2:	4630      	mov	r0, r6
 80089b4:	f000 f86c 	bl	8008a90 <__malloc_unlock>
 80089b8:	e7e3      	b.n	8008982 <_malloc_r+0x1e>
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	1b5b      	subs	r3, r3, r5
 80089be:	d417      	bmi.n	80089f0 <_malloc_r+0x8c>
 80089c0:	2b0b      	cmp	r3, #11
 80089c2:	d903      	bls.n	80089cc <_malloc_r+0x68>
 80089c4:	6023      	str	r3, [r4, #0]
 80089c6:	441c      	add	r4, r3
 80089c8:	6025      	str	r5, [r4, #0]
 80089ca:	e004      	b.n	80089d6 <_malloc_r+0x72>
 80089cc:	6863      	ldr	r3, [r4, #4]
 80089ce:	42a2      	cmp	r2, r4
 80089d0:	bf0c      	ite	eq
 80089d2:	600b      	streq	r3, [r1, #0]
 80089d4:	6053      	strne	r3, [r2, #4]
 80089d6:	4630      	mov	r0, r6
 80089d8:	f000 f85a 	bl	8008a90 <__malloc_unlock>
 80089dc:	f104 000b 	add.w	r0, r4, #11
 80089e0:	1d23      	adds	r3, r4, #4
 80089e2:	f020 0007 	bic.w	r0, r0, #7
 80089e6:	1ac2      	subs	r2, r0, r3
 80089e8:	d0cc      	beq.n	8008984 <_malloc_r+0x20>
 80089ea:	1a1b      	subs	r3, r3, r0
 80089ec:	50a3      	str	r3, [r4, r2]
 80089ee:	e7c9      	b.n	8008984 <_malloc_r+0x20>
 80089f0:	4622      	mov	r2, r4
 80089f2:	6864      	ldr	r4, [r4, #4]
 80089f4:	e7cc      	b.n	8008990 <_malloc_r+0x2c>
 80089f6:	1cc4      	adds	r4, r0, #3
 80089f8:	f024 0403 	bic.w	r4, r4, #3
 80089fc:	42a0      	cmp	r0, r4
 80089fe:	d0e3      	beq.n	80089c8 <_malloc_r+0x64>
 8008a00:	1a21      	subs	r1, r4, r0
 8008a02:	4630      	mov	r0, r6
 8008a04:	f000 f82e 	bl	8008a64 <_sbrk_r>
 8008a08:	3001      	adds	r0, #1
 8008a0a:	d1dd      	bne.n	80089c8 <_malloc_r+0x64>
 8008a0c:	e7cf      	b.n	80089ae <_malloc_r+0x4a>
 8008a0e:	bf00      	nop
 8008a10:	2000011c 	.word	0x2000011c
 8008a14:	20000120 	.word	0x20000120

08008a18 <_realloc_r>:
 8008a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a1a:	4607      	mov	r7, r0
 8008a1c:	4614      	mov	r4, r2
 8008a1e:	460e      	mov	r6, r1
 8008a20:	b921      	cbnz	r1, 8008a2c <_realloc_r+0x14>
 8008a22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a26:	4611      	mov	r1, r2
 8008a28:	f7ff bf9c 	b.w	8008964 <_malloc_r>
 8008a2c:	b922      	cbnz	r2, 8008a38 <_realloc_r+0x20>
 8008a2e:	f7ff ff49 	bl	80088c4 <_free_r>
 8008a32:	4625      	mov	r5, r4
 8008a34:	4628      	mov	r0, r5
 8008a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a38:	f000 f830 	bl	8008a9c <_malloc_usable_size_r>
 8008a3c:	42a0      	cmp	r0, r4
 8008a3e:	d20f      	bcs.n	8008a60 <_realloc_r+0x48>
 8008a40:	4621      	mov	r1, r4
 8008a42:	4638      	mov	r0, r7
 8008a44:	f7ff ff8e 	bl	8008964 <_malloc_r>
 8008a48:	4605      	mov	r5, r0
 8008a4a:	2800      	cmp	r0, #0
 8008a4c:	d0f2      	beq.n	8008a34 <_realloc_r+0x1c>
 8008a4e:	4631      	mov	r1, r6
 8008a50:	4622      	mov	r2, r4
 8008a52:	f7fe ff31 	bl	80078b8 <memcpy>
 8008a56:	4631      	mov	r1, r6
 8008a58:	4638      	mov	r0, r7
 8008a5a:	f7ff ff33 	bl	80088c4 <_free_r>
 8008a5e:	e7e9      	b.n	8008a34 <_realloc_r+0x1c>
 8008a60:	4635      	mov	r5, r6
 8008a62:	e7e7      	b.n	8008a34 <_realloc_r+0x1c>

08008a64 <_sbrk_r>:
 8008a64:	b538      	push	{r3, r4, r5, lr}
 8008a66:	4d06      	ldr	r5, [pc, #24]	; (8008a80 <_sbrk_r+0x1c>)
 8008a68:	2300      	movs	r3, #0
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	4608      	mov	r0, r1
 8008a6e:	602b      	str	r3, [r5, #0]
 8008a70:	f7f8 fbf0 	bl	8001254 <_sbrk>
 8008a74:	1c43      	adds	r3, r0, #1
 8008a76:	d102      	bne.n	8008a7e <_sbrk_r+0x1a>
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	b103      	cbz	r3, 8008a7e <_sbrk_r+0x1a>
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	20000308 	.word	0x20000308

08008a84 <__malloc_lock>:
 8008a84:	4801      	ldr	r0, [pc, #4]	; (8008a8c <__malloc_lock+0x8>)
 8008a86:	f7ff bf01 	b.w	800888c <__retarget_lock_acquire_recursive>
 8008a8a:	bf00      	nop
 8008a8c:	20000310 	.word	0x20000310

08008a90 <__malloc_unlock>:
 8008a90:	4801      	ldr	r0, [pc, #4]	; (8008a98 <__malloc_unlock+0x8>)
 8008a92:	f7ff befc 	b.w	800888e <__retarget_lock_release_recursive>
 8008a96:	bf00      	nop
 8008a98:	20000310 	.word	0x20000310

08008a9c <_malloc_usable_size_r>:
 8008a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aa0:	1f18      	subs	r0, r3, #4
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	bfbc      	itt	lt
 8008aa6:	580b      	ldrlt	r3, [r1, r0]
 8008aa8:	18c0      	addlt	r0, r0, r3
 8008aaa:	4770      	bx	lr

08008aac <_init>:
 8008aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aae:	bf00      	nop
 8008ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ab2:	bc08      	pop	{r3}
 8008ab4:	469e      	mov	lr, r3
 8008ab6:	4770      	bx	lr

08008ab8 <_fini>:
 8008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aba:	bf00      	nop
 8008abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008abe:	bc08      	pop	{r3}
 8008ac0:	469e      	mov	lr, r3
 8008ac2:	4770      	bx	lr
